--IP Functional Simulation Model
--VERSION_BEGIN 15.0 cbx_mgl 2015:04:22:18:06:50:SJ cbx_simgen 2015:04:22:18:04:08:SJ  VERSION_END


-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Altera disclaims all warranties of any kind).


--synopsys translate_off

 LIBRARY sgate;
 USE sgate.sgate_pack.all;

--synthesis_resources = lut 190 mux21 155 oper_add 2 oper_decoder 1 oper_mux 18 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo IS 
	 PORT 
	 ( 
		 clk	:	IN  STD_LOGIC;
		 in_data	:	IN  STD_LOGIC_VECTOR (17 DOWNTO 0);
		 in_ready	:	OUT  STD_LOGIC;
		 in_valid	:	IN  STD_LOGIC;
		 out_data	:	OUT  STD_LOGIC_VECTOR (17 DOWNTO 0);
		 out_ready	:	IN  STD_LOGIC;
		 out_valid	:	OUT  STD_LOGIC;
		 reset	:	IN  STD_LOGIC
	 ); 
 END wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo;

 ARCHITECTURE RTL OF wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_full_111q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_valid_131q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_0_102q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_1_86q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_2_85q	:	STD_LOGIC := '0';
	 SIGNAL  wire_ni_w1w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_0_84q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_1_83q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_2_82q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_0_182q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_10_140q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_11_139q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_12_138q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_13_137q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_14_136q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_15_135q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_16_134q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_17_133q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_1_149q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_2_148q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_3_147q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_4_146q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_5_145q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_6_144q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_7_143q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_8_142q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_9_141q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_valid_132q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nll_w64w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_empty_103q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nlO_w66w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_0_80q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_10_223q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_11_224q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_12_225q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_13_226q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_14_227q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_15_228q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_16_229q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_17_230q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_1_81q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_2_215q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_3_216q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_4_217q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_5_218q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_6_219q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_7_220q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_8_221q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_9_222q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_381q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_383q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_385q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_387q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_389q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_391q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_393q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_395q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_397q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_399q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_401q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_403q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_405q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_407q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_409q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_411q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_413q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_415q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_417q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_419q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_421q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_423q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_425q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_427q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_429q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_431q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_433q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_435q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_437q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_439q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_441q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_443q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_445q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_447q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_449q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_451q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_453q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_455q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_457q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_459q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_461q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_463q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_465q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_467q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_469q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_471q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_473q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_475q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_477q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_479q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_481q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_483q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_485q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_487q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_489q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_491q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_493q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_495q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_497q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_499q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_501q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_503q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_505q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_507q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_509q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_511q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_513q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_515q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_517q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_519q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_521q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_523q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_525q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_527q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_529q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_531q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_533q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_535q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_537q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_539q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_541q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_543q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_545q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_547q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_549q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_551q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_553q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_555q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_557q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_559q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_561q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_563q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_565q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_567q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_569q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_571q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_573q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_575q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_577q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_579q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_581q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_583q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_585q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_587q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_589q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_591q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_593q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_595q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_597q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_599q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_601q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_603q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_605q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_607q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_609q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_611q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_613q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_615q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_617q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_619q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_621q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_623q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_625q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_627q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_629q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_631q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_633q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_635q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_637q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_639q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_641q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_643q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_645q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_647q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_649q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_651q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_653q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_655q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_657q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_659q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_661q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_663q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_665q	:	STD_LOGIC := '0';
	 SIGNAL	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_667q	:	STD_LOGIC := '0';
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_382m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_384m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_386m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_388m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_390m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_392m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_394m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_396m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_398m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_400m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_402m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_404m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_406m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_408m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_410m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_412m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_414m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_416m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_418m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_420m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_422m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_424m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_426m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_428m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_430m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_432m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_434m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_436m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_438m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_440m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_442m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_444m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_446m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_448m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_450m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_452m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_454m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_456m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_458m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_460m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_462m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_464m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_466m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_468m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_470m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_472m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_474m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_476m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_478m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_480m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_482m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_484m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_486m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_488m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_490m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_492m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_494m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_496m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_498m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_500m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_502m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_504m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_506m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_508m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_510m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_512m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_514m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_516m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_518m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_520m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_522m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_524m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_526m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_528m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_530m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_532m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_534m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_536m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_538m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_540m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_542m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_544m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_546m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_548m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_550m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_552m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_554m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_556m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_558m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_560m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_562m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_564m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_566m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_568m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_570m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_572m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_574m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_576m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_578m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_580m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_582m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_584m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_586m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_588m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_590m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_592m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_594m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_596m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_598m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_600m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_602m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_604m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_606m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_608m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_610m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_612m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_614m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_616m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_618m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_620m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_622m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_624m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_626m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_628m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_630m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_632m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_634m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_636m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_638m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_640m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_642m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_644m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_646m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_648m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_650m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_652m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_654m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_656m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_658m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_660m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_662m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_664m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_666m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_668m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_valid_109m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_valid_110m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_empty_90m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_empty_92m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_empty_97m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_full_91m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_full_96m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_full_98m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69_a	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69_b	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_gnd	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69_o	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70_a	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70_b	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70_o	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_354_i	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_354_o	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_363_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_363_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_363_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_364_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_364_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_364_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_365_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_365_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_365_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_366_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_366_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_366_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_367_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_367_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_367_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_368_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_368_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_368_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_369_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_369_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_369_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_370_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_370_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_370_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_371_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_371_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_371_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_372_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_372_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_372_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_373_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_373_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_373_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_374_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_374_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_374_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_375_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_375_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_375_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_376_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_376_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_376_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_377_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_377_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_377_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_378_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_378_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_378_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_379_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_379_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_379_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_380_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_380_o	:	STD_LOGIC;
	 SIGNAL  wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_380_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_w_lg_reset49w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w54w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w52w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
	 SIGNAL  s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_always2_88_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_always2_94_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_ready_106_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_empty_0_672_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_read_66_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_write_68_dataout :	STD_LOGIC;
 BEGIN

	wire_gnd <= '0';
	wire_w_lg_reset49w(0) <= NOT reset;
	wire_w54w(0) <= NOT s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_read_66_dataout;
	wire_w52w(0) <= NOT s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_write_68_dataout;
	in_ready <= wire_ni_w1w(0);
	out_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_17_133q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_16_134q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_15_135q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_14_136q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_13_137q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_12_138q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_11_139q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_10_140q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_9_141q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_8_142q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_7_143q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_6_144q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_5_145q
 & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_4_146q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_3_147q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_2_148q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_1_149q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_0_182q);
	out_valid <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_valid_132q;
	s_wire_vcc <= '1';
	s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout <= (s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_write_68_dataout AND wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_354_o(0));
	s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout <= (s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_write_68_dataout AND wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_354_o(1));
	s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout <= (s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_write_68_dataout AND wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_354_o(2));
	s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout <= (s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_write_68_dataout AND wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_354_o(3));
	s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout <= (s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_write_68_dataout AND wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_354_o(4));
	s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout <= (s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_write_68_dataout AND wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_354_o(5));
	s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout <= (s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_write_68_dataout AND wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_354_o(6));
	s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout <= (s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_write_68_dataout AND wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_354_o(7));
	s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_always2_88_dataout <= (s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_read_66_dataout AND wire_w52w(0));
	s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_always2_94_dataout <= (wire_w54w(0) AND s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_write_68_dataout);
	s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_ready_106_dataout <= (out_ready OR wire_nll_w64w(0));
	s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_empty_0_672_dataout <= (((NOT (wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70_o(0) XOR wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_0_84q)) AND (NOT (wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70_o(1) XOR wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_1_83q))) AND (NOT (wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70_o(2) XOR wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_2_82q)));
	s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_read_66_dataout <= (s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_ready_106_dataout AND wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_valid_131q);
	s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_write_68_dataout <= (in_valid AND wire_ni_w1w(0));
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_full_111q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_valid_131q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_0_102q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_1_86q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_2_85q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_full_111q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_full_98m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_valid_131q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_valid_110m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_0_102q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_1_86q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_2_85q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout;
		END IF;
	END PROCESS;
	wire_ni_w1w(0) <= NOT wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_full_111q;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_0_84q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_1_83q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_2_82q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
			IF (s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_write_68_dataout = '1') THEN
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_0_84q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69_o(0);
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_1_83q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69_o(1);
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_2_82q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69_o(2);
			END IF;
		END IF;
	END PROCESS;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_0_182q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_10_140q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_11_139q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_12_138q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_13_137q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_14_136q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_15_135q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_16_134q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_17_133q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_1_149q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_2_148q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_3_147q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_4_146q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_5_145q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_6_144q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_7_143q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_8_142q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_9_141q <= '0';
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_valid_132q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
			IF (s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_ready_106_dataout = '1') THEN
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_0_182q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_0_80q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_10_140q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_10_223q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_11_139q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_11_224q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_12_138q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_12_225q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_13_137q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_13_226q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_14_136q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_14_227q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_15_135q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_15_228q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_16_134q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_16_229q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_17_133q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_17_230q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_1_149q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_1_81q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_2_148q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_2_215q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_3_147q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_3_216q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_4_146q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_4_217q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_5_145q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_5_218q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_6_144q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_6_219q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_7_143q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_7_220q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_8_142q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_8_221q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_payload_9_141q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_9_222q;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_valid_132q <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_valid_131q;
			END IF;
		END IF;
	END PROCESS;
	wire_nll_w64w(0) <= NOT wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_out_valid_132q;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_empty_103q <= '1';
		ELSIF (clk = '1' AND clk'event) THEN
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_empty_103q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_empty_97m_dataout;
		END IF;
		if (now = 0 ns) then
			wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_empty_103q <= '1' after 1 ps;
		end if;
	END PROCESS;
	wire_nlO_w66w(0) <= NOT wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_empty_103q;
	PROCESS (clk)
	BEGIN
		IF (clk = '1' AND clk'event) THEN
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_0_80q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_363_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_10_223q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_373_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_11_224q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_374_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_12_225q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_375_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_13_226q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_376_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_14_227q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_377_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_15_228q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_378_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_16_229q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_379_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_17_230q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_380_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_1_81q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_364_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_2_215q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_365_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_3_216q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_366_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_4_217q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_367_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_5_218q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_368_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_6_219q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_369_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_7_220q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_370_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_8_221q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_371_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_payload_9_222q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_372_o;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_381q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_382m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_383q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_384m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_385q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_386m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_387q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_388m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_389q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_390m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_391q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_392m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_393q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_394m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_395q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_396m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_397q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_398m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_399q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_400m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_401q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_402m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_403q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_404m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_405q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_406m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_407q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_408m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_409q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_410m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_411q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_412m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_413q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_414m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_415q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_416m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_417q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_418m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_419q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_420m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_421q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_422m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_423q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_424m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_425q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_426m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_427q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_428m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_429q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_430m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_431q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_432m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_433q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_434m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_435q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_436m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_437q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_438m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_439q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_440m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_441q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_442m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_443q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_444m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_445q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_446m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_447q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_448m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_449q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_450m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_451q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_452m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_453q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_454m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_455q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_456m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_457q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_458m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_459q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_460m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_461q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_462m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_463q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_464m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_465q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_466m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_467q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_468m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_469q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_470m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_471q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_472m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_473q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_474m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_475q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_476m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_477q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_478m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_479q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_480m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_481q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_482m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_483q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_484m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_485q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_486m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_487q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_488m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_489q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_490m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_491q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_492m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_493q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_494m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_495q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_496m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_497q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_498m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_499q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_500m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_501q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_502m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_503q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_504m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_505q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_506m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_507q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_508m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_509q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_510m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_511q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_512m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_513q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_514m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_515q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_516m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_517q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_518m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_519q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_520m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_521q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_522m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_523q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_524m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_525q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_526m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_527q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_528m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_529q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_530m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_531q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_532m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_533q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_534m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_535q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_536m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_537q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_538m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_539q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_540m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_541q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_542m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_543q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_544m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_545q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_546m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_547q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_548m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_549q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_550m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_551q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_552m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_553q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_554m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_555q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_556m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_557q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_558m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_559q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_560m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_561q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_562m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_563q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_564m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_565q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_566m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_567q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_568m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_569q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_570m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_571q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_572m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_573q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_574m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_575q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_576m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_577q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_578m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_579q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_580m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_581q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_582m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_583q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_584m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_585q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_586m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_587q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_588m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_589q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_590m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_591q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_592m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_593q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_594m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_595q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_596m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_597q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_598m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_599q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_600m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_601q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_602m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_603q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_604m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_605q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_606m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_607q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_608m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_609q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_610m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_611q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_612m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_613q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_614m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_615q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_616m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_617q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_618m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_619q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_620m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_621q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_622m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_623q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_624m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_625q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_626m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_627q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_628m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_629q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_630m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_631q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_632m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_633q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_634m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_635q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_636m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_637q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_638m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_639q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_640m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_641q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_642m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_643q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_644m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_645q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_646m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_647q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_648m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_649q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_650m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_651q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_652m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_653q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_654m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_655q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_656m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_657q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_658m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_659q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_660m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_661q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_662m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_663q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_664m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_665q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_666m_dataout;
				wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_667q <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_668m_dataout;
		END IF;
	END PROCESS;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_382m_dataout <= in_data(0) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_381q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_384m_dataout <= in_data(1) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_383q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_386m_dataout <= in_data(2) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_385q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_388m_dataout <= in_data(3) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_387q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_390m_dataout <= in_data(4) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_389q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_392m_dataout <= in_data(5) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_391q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_394m_dataout <= in_data(6) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_393q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_396m_dataout <= in_data(7) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_395q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_398m_dataout <= in_data(8) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_397q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_400m_dataout <= in_data(9) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_399q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_402m_dataout <= in_data(10) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_401q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_404m_dataout <= in_data(11) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_403q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_406m_dataout <= in_data(12) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_405q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_408m_dataout <= in_data(13) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_407q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_410m_dataout <= in_data(14) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_409q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_412m_dataout <= in_data(15) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_411q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_414m_dataout <= in_data(16) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_413q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_416m_dataout <= in_data(17) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_355_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_415q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_418m_dataout <= in_data(0) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_417q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_420m_dataout <= in_data(1) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_419q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_422m_dataout <= in_data(2) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_421q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_424m_dataout <= in_data(3) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_423q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_426m_dataout <= in_data(4) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_425q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_428m_dataout <= in_data(5) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_427q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_430m_dataout <= in_data(6) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_429q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_432m_dataout <= in_data(7) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_431q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_434m_dataout <= in_data(8) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_433q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_436m_dataout <= in_data(9) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_435q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_438m_dataout <= in_data(10) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_437q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_440m_dataout <= in_data(11) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_439q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_442m_dataout <= in_data(12) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_441q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_444m_dataout <= in_data(13) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_443q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_446m_dataout <= in_data(14) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_445q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_448m_dataout <= in_data(15) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_447q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_450m_dataout <= in_data(16) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_449q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_452m_dataout <= in_data(17) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_356_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_451q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_454m_dataout <= in_data(0) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_453q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_456m_dataout <= in_data(1) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_455q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_458m_dataout <= in_data(2) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_457q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_460m_dataout <= in_data(3) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_459q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_462m_dataout <= in_data(4) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_461q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_464m_dataout <= in_data(5) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_463q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_466m_dataout <= in_data(6) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_465q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_468m_dataout <= in_data(7) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_467q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_470m_dataout <= in_data(8) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_469q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_472m_dataout <= in_data(9) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_471q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_474m_dataout <= in_data(10) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_473q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_476m_dataout <= in_data(11) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_475q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_478m_dataout <= in_data(12) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_477q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_480m_dataout <= in_data(13) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_479q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_482m_dataout <= in_data(14) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_481q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_484m_dataout <= in_data(15) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_483q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_486m_dataout <= in_data(16) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_485q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_488m_dataout <= in_data(17) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_357_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_487q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_490m_dataout <= in_data(0) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_489q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_492m_dataout <= in_data(1) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_491q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_494m_dataout <= in_data(2) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_493q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_496m_dataout <= in_data(3) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_495q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_498m_dataout <= in_data(4) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_497q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_500m_dataout <= in_data(5) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_499q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_502m_dataout <= in_data(6) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_501q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_504m_dataout <= in_data(7) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_503q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_506m_dataout <= in_data(8) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_505q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_508m_dataout <= in_data(9) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_507q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_510m_dataout <= in_data(10) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_509q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_512m_dataout <= in_data(11) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_511q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_514m_dataout <= in_data(12) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_513q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_516m_dataout <= in_data(13) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_515q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_518m_dataout <= in_data(14) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_517q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_520m_dataout <= in_data(15) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_519q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_522m_dataout <= in_data(16) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_521q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_524m_dataout <= in_data(17) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_358_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_523q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_526m_dataout <= in_data(0) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_525q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_528m_dataout <= in_data(1) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_527q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_530m_dataout <= in_data(2) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_529q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_532m_dataout <= in_data(3) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_531q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_534m_dataout <= in_data(4) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_533q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_536m_dataout <= in_data(5) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_535q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_538m_dataout <= in_data(6) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_537q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_540m_dataout <= in_data(7) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_539q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_542m_dataout <= in_data(8) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_541q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_544m_dataout <= in_data(9) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_543q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_546m_dataout <= in_data(10) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_545q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_548m_dataout <= in_data(11) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_547q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_550m_dataout <= in_data(12) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_549q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_552m_dataout <= in_data(13) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_551q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_554m_dataout <= in_data(14) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_553q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_556m_dataout <= in_data(15) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_555q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_558m_dataout <= in_data(16) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_557q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_560m_dataout <= in_data(17) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_359_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_559q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_562m_dataout <= in_data(0) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_561q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_564m_dataout <= in_data(1) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_563q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_566m_dataout <= in_data(2) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_565q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_568m_dataout <= in_data(3) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_567q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_570m_dataout <= in_data(4) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_569q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_572m_dataout <= in_data(5) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_571q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_574m_dataout <= in_data(6) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_573q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_576m_dataout <= in_data(7) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_575q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_578m_dataout <= in_data(8) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_577q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_580m_dataout <= in_data(9) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_579q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_582m_dataout <= in_data(10) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_581q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_584m_dataout <= in_data(11) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_583q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_586m_dataout <= in_data(12) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_585q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_588m_dataout <= in_data(13) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_587q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_590m_dataout <= in_data(14) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_589q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_592m_dataout <= in_data(15) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_591q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_594m_dataout <= in_data(16) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_593q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_596m_dataout <= in_data(17) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_360_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_595q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_598m_dataout <= in_data(0) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_597q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_600m_dataout <= in_data(1) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_599q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_602m_dataout <= in_data(2) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_601q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_604m_dataout <= in_data(3) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_603q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_606m_dataout <= in_data(4) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_605q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_608m_dataout <= in_data(5) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_607q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_610m_dataout <= in_data(6) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_609q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_612m_dataout <= in_data(7) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_611q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_614m_dataout <= in_data(8) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_613q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_616m_dataout <= in_data(9) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_615q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_618m_dataout <= in_data(10) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_617q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_620m_dataout <= in_data(11) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_619q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_622m_dataout <= in_data(12) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_621q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_624m_dataout <= in_data(13) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_623q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_626m_dataout <= in_data(14) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_625q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_628m_dataout <= in_data(15) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_627q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_630m_dataout <= in_data(16) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_629q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_632m_dataout <= in_data(17) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_361_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_631q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_634m_dataout <= in_data(0) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_633q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_636m_dataout <= in_data(1) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_635q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_638m_dataout <= in_data(2) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_637q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_640m_dataout <= in_data(3) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_639q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_642m_dataout <= in_data(4) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_641q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_644m_dataout <= in_data(5) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_643q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_646m_dataout <= in_data(6) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_645q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_648m_dataout <= in_data(7) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_647q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_650m_dataout <= in_data(8) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_649q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_652m_dataout <= in_data(9) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_651q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_654m_dataout <= in_data(10) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_653q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_656m_dataout <= in_data(11) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_655q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_658m_dataout <= in_data(12) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_657q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_660m_dataout <= in_data(13) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_659q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_662m_dataout <= in_data(14) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_661q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_664m_dataout <= in_data(15) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_663q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_666m_dataout <= in_data(16) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_665q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_668m_dataout <= in_data(17) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_362_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_667q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_valid_109m_dataout <= wire_nlO_w66w(0) AND NOT(s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_empty_0_672_dataout);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_valid_110m_dataout <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_internal_out_valid_109m_dataout WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_read_66_dataout = '1'  ELSE wire_nlO_w66w(0);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70_o(0) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_read_66_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_0_102q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70_o(1) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_read_66_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_1_86q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70_o(2) WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_read_66_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_2_85q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_empty_90m_dataout <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_empty_103q OR s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_empty_0_672_dataout;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_empty_92m_dataout <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_empty_90m_dataout WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_always2_88_dataout = '1'  ELSE wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_empty_103q;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_empty_97m_dataout <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_empty_92m_dataout AND NOT(s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_always2_94_dataout);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_full_91m_dataout <= wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_full_111q AND NOT(s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_always2_88_dataout);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_full_96m_dataout <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_full_91m_dataout OR (((NOT (wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69_o(0) XOR wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_0_102q)) AND (NOT (wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69_o(1) XOR wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_1_86q))) AND (NOT (wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69_o(2) XOR wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_2_85q)));
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_full_98m_dataout <= wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_full_96m_dataout WHEN s_wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_always2_94_dataout = '1'  ELSE wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_next_full_91m_dataout;
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69_a <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_2_82q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_1_83q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_0_84q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69_b <= ( "0" & "0" & "1");
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 3,
		width_b => 3,
		width_o => 3
	  )
	  PORT MAP ( 
		a => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69_a,
		b => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69_b,
		cin => wire_gnd,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add0_69_o
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70_a <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_2_85q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_1_86q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_rd_ptr_0_102q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70_b <= ( "0" & "0" & "1");
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 3,
		width_b => 3,
		width_o => 3
	  )
	  PORT MAP ( 
		a => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70_a,
		b => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70_b,
		cin => wire_gnd,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_add1_70_o
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_354_i <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_2_82q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_1_83q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_wr_ptr_0_84q);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_354 :  oper_decoder
	  GENERIC MAP (
		width_i => 3,
		width_o => 8
	  )
	  PORT MAP ( 
		i => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_354_i,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_354_o
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_363_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_633q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_597q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_561q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_525q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_489q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_453q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_417q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_381q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_363_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_363 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_363_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_363_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_363_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_364_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_635q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_599q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_563q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_527q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_491q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_455q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_419q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_383q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_364_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_364 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_364_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_364_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_364_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_365_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_637q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_601q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_565q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_529q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_493q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_457q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_421q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_385q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_365_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_365 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_365_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_365_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_365_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_366_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_639q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_603q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_567q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_531q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_495q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_459q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_423q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_387q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_366_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_366 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_366_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_366_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_366_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_367_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_641q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_605q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_569q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_533q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_497q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_461q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_425q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_389q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_367_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_367 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_367_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_367_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_367_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_368_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_643q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_607q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_571q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_535q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_499q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_463q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_427q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_391q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_368_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_368 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_368_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_368_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_368_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_369_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_645q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_609q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_573q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_537q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_501q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_465q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_429q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_393q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_369_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_369 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_369_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_369_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_369_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_370_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_647q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_611q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_575q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_539q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_503q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_467q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_431q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_395q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_370_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_370 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_370_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_370_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_370_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_371_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_649q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_613q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_577q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_541q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_505q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_469q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_433q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_397q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_371_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_371 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_371_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_371_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_371_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_372_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_651q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_615q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_579q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_543q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_507q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_471q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_435q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_399q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_372_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_372 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_372_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_372_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_372_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_373_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_653q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_617q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_581q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_545q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_509q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_473q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_437q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_401q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_373_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_373 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_373_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_373_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_373_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_374_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_655q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_619q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_583q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_547q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_511q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_475q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_439q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_403q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_374_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_374 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_374_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_374_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_374_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_375_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_657q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_621q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_585q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_549q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_513q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_477q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_441q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_405q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_375_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_375 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_375_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_375_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_375_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_376_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_659q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_623q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_587q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_551q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_515q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_479q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_443q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_407q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_376_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_376 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_376_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_376_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_376_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_377_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_661q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_625q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_589q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_553q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_517q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_481q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_445q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_409q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_377_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_377 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_377_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_377_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_377_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_378_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_663q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_627q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_591q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_555q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_519q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_483q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_447q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_411q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_378_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_378 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_378_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_378_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_378_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_379_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_665q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_629q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_593q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_557q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_521q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_485q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_449q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_413q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_379_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_379 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_379_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_379_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_379_sel
	  );
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_380_data <= ( wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_667q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_631q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_595q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_559q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_523q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_487q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_451q & wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_415q);
	wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_380_sel <= ( wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_2_77m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_1_78m_dataout & wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_rd_ptr_0_79m_dataout);
	wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_380 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_380_data,
		o => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_380_o,
		sel => wire_wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo_altera_avalon_sc_fifo_external_sdram_controller_s1_agent_rdata_fifo_mem_380_sel
	  );

 END RTL; --wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo
--synopsys translate_on
--VALID FILE
