/*
Developer   - Sriram Venkata Krishna
Date        - 24-02-2026
Platform    - HDL Bits
*/

//144. 3C - FSM Logic

module top_module 
    (
        input clk,
        input [2:0] y,
        input x,
        output Y0,
        output z
    );
    
    parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010;
    parameter S3 = 3'b011, S4 = 3'b100;
    
    reg [2:0] next_state;
    
    always @(*) begin
        case(y)
            S0 : next_state = (x) ? S1 : S0;
            S1 : next_state = (x) ? S4 : S1;
            S2 : next_state = (x) ? S1 : S2;
            S3 : next_state = (x) ? S2 : S1;
            S4 : next_state = (x) ? S4 : S3;
        endcase 
    end
    
    assign Y0 = next_state[0];
    assign z = (y >= 3'b011);

endmodule
