# compile verilog/system verilog design source files
verilog xil_defaultlib  "cpu_test_time_impl.v"
verilog xil_defaultlib  "../../../../cpu_31.srcs/sources_1/new/cpu_test.v"

# Do not sort compile order
nosort
