+ export MF=/ADATA2T/debug/fsic_0929_rtl_sim
+ MF=/ADATA2T/debug/fsic_0929_rtl_sim
+ export PRECHECK_ROOT=/ADATA2T/debug/fsic_0929_rtl_sim/mpw_precheck
+ PRECHECK_ROOT=/ADATA2T/debug/fsic_0929_rtl_sim/mpw_precheck
+ export LF=/ADATA2T/debug/fsic_0929_rtl_sim/log
+ LF=/ADATA2T/debug/fsic_0929_rtl_sim/log
+ export CLF=/ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab
+ CLF=/ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab
+ export CUPF=/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project
+ CUPF=/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project
+ '[' '!' -d /ADATA2T/debug/fsic_0929_rtl_sim ']'
+ cd /ADATA2T/debug/fsic_0929_rtl_sim
+ '[' '!' -d /ADATA2T/debug/fsic_0929_rtl_sim/log ']'
+ '[' -d /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab ']'
+ echo '/ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab exist, remove it'
/ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab exist, remove it
+ rm -rf /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab
+ '[' '!' -d /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab ']'
+ echo '/ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab not exist, git clone it'
/ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab not exist, git clone it
+ git clone -b 0926_AA_update https://github.com/TonyHo722/caravel-lab
Cloning into 'caravel-lab'...
+ '[' '!' -d /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project ']'
+ cd /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab
+ git log -1
+ tee /ADATA2T/debug/fsic_0929_rtl_sim/log/mpw-8c-CLF-git-log.log
commit 98dacaf698ce62c7a99d3e1f49250bddc451d356
Author: tonyho <TonyHo@via.com.tw>
Date:   Fri Sep 29 20:30:36 2023 +0800

    roll back axi_ctrl_logic.sv to get the error log
+ cd /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project
+ git log -1
+ tee /ADATA2T/debug/fsic_0929_rtl_sim/log/mpw-8c-CUPF-git-log.log
commit a4ecba90bd78c797ab3f4cee61586635d4a33ced
Author: tonyho <TonyHo@via.com.tw>
Date:   Sat Sep 9 11:52:23 2023 +0800

    roll back user_project_wrapper.v for auto_bash script - run for la_test1
+ '[' '!' -d '/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/dependencies]'
./run_fsic: line 53: [: missing `]'
++ pwd
+ export OPENLANE_ROOT=/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/dependencies/openlane_src
+ OPENLANE_ROOT=/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/dependencies/openlane_src
++ pwd
+ export PDK_ROOT=/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/dependencies/pdks
+ PDK_ROOT=/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/dependencies/pdks
+ export PDK=sky130A
+ PDK=sky130A
+ '[' '!' -d /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/caravel ']'
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/user_project_wrapper.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/user_project_wrapper.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/user_proj_example.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/user_proj_example.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/fsic.vo /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/fsic.vo
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/axilite_master.sv /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/axilite_master.sv
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/axilite_slave.sv /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/axilite_slave.sv
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/axis_master.sv /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/axis_master.sv
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/axis_slave.sv /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/axis_slave.sv
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/axi_ctrl_logic.sv /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/axil_axis.sv /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/axil_axis.sv
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/sw_caravel.v.patch /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/sw_caravel.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/config_ctrl.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/config_ctrl.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/fsic_clkrst.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/fsic_clkrst.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/io_serdes.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/io_serdes.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/fsic_coreclk_phase_cnt.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/fsic_coreclk_phase_cnt.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/fsic_io_serdes_rx.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/fsic_io_serdes_rx.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/mprj_io.sv /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/mprj_io.sv
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/user_subsys.all.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/user_subsys.all.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/logic_anlz.dummy_io.vd /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/logic_anlz.dummy_io.vd
+ '[' '!' -d /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111 ']'
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/verify-system_test111-rtl/Makefile /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111/Makefile
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/verify-system_test111-rtl/system_test111.c /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111/system_test111.c
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/verify-system_test111-rtl/system_test111_tb.v.patch /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111/system_test111_tb.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/verify-system_test111-rtl/bench_ini.svh /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111/bench_ini.svh
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/verify-system_test111-rtl/bench_vec.svh /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111/bench_vec.svh
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/verify-system_test111-rtl/project_define.svh /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111/project_define.svh
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/verify-system_test111-rtl/cpu_trace.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111/cpu_trace.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/verify-system_test111-rtl/dasm.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111/dasm.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/verify-system_test111-rtl/fpga.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111/fpga.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/verify-system_test111-rtl/fsic_clock.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111/fsic_clock.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/fsic_coreclk_phase_cnt.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111/fsic_coreclk_phase_cnt.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/fsic_io_serdes_rx.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111/fsic_io_serdes_rx.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/io_serdes.v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111/io_serdes.v
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/includes/includes.rtl.caravel_user_project /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/includes/includes.rtl.caravel_user_project
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/includes/includes.gl.caravel_user_project /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/includes/includes.gl.caravel_user_project
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/user_proj_example/includes/includes.gl+sdf.caravel_user_project /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/includes/includes.gl+sdf.caravel_user_project
+ rm -f '/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/gl/*'
+ cp /ADATA2T/debug/fsic_0929_rtl_sim/caravel-lab/custom_design/fsic/verify-system_test111-rtl/sim.makefile /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile
+ make -d simenv
+ tee /ADATA2T/debug/fsic_0929_rtl_sim/log/mpw-8c-simenv.log
GNU Make 4.2.1
Built for x86_64-pc-linux-gnu
Copyright (C) 1988-2016 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile 'Makefile'...
Updating makefiles....
 Considering target file 'Makefile'.
  Looking for an implicit rule for 'Makefile'.
  Trying pattern rule with stem 'Makefile'.
  Found an implicit rule for 'Makefile'.
  Finished prerequisites of target file 'Makefile'.
 No need to remake target 'Makefile'.
Updating goal targets....
Considering target file 'simenv'.
 File 'simenv' does not exist.
 Finished prerequisites of target file 'simenv'.
Must remake target 'simenv'.
docker pull efabless/dv:latest
Putting child 0x55bb44e1a500 (simenv) PID 506337 on the chain.
Live child 0x55bb44e1a500 (simenv) PID 506337 
latest: Pulling from efabless/dv
Digest: sha256:06497b070c8578fbbe87170c9f4dfa61c2c9a9d9f665a637c4d822ea98a7f1b7
Status: Image is up to date for efabless/dv:latest
docker.io/efabless/dv:latest
Reaping winning child 0x55bb44e1a500 PID 506337 
Removing child 0x55bb44e1a500 PID 506337 from chain.
Successfully remade target file 'simenv'.
+ make -d verify-system_test111-rtl
+ tee /ADATA2T/debug/fsic_0929_rtl_sim/log/mpw-8c-verify-system_test111-rtl.log
GNU Make 4.2.1
Built for x86_64-pc-linux-gnu
Copyright (C) 1988-2016 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile 'Makefile'...
Updating makefiles....
 Considering target file 'Makefile'.
  Looking for an implicit rule for 'Makefile'.
  Trying pattern rule with stem 'Makefile'.
  Found an implicit rule for 'Makefile'.
  Finished prerequisites of target file 'Makefile'.
 No need to remake target 'Makefile'.
Updating goal targets....
Considering target file 'verify-system_test111-rtl'.
 File 'verify-system_test111-rtl' does not exist.
  Considering target file 'simenv'.
   File 'simenv' does not exist.
   Finished prerequisites of target file 'simenv'.
  Must remake target 'simenv'.
docker pull efabless/dv:latest
Putting child 0x55c49ea5f510 (simenv) PID 506416 on the chain.
Live child 0x55c49ea5f510 (simenv) PID 506416 
latest: Pulling from efabless/dv
Digest: sha256:06497b070c8578fbbe87170c9f4dfa61c2c9a9d9f665a637c4d822ea98a7f1b7
Status: Image is up to date for efabless/dv:latest
docker.io/efabless/dv:latest
Reaping winning child 0x55c49ea5f510 PID 506416 
Removing child 0x55c49ea5f510 PID 506416 from chain.
  Successfully remade target file 'simenv'.
 Finished prerequisites of target file 'verify-system_test111-rtl'.
Must remake target 'verify-system_test111-rtl'.
docker run -v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project:/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project -v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/dependencies/pdks:/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/dependencies/pdks -v /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/caravel:/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/caravel -e TARGET_PATH=/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project -e PDK_ROOT=/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/dependencies/pdks -e CARAVEL_ROOT=/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/caravel -e TOOLS=/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937 -e DESIGNS=/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project -e USER_PROJECT_VERILOG=/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog -e PDK=sky130A -e CORE_VERILOG_PATH=/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog -e CARAVEL_VERILOG_PATH=/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/caravel/verilog -e MCW_ROOT=/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper -u $(id -u $USER):$(id -g $USER) efabless/dv:latest sh -c "source ~/.bashrc && cd /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/dv/system_test111 && export SIM=RTL && make -d"
Putting child 0x55c49ea64f20 (verify-system_test111-rtl) PID 506469 on the chain.
Live child 0x55c49ea64f20 (verify-system_test111-rtl) PID 506469 
GNU Make 3.82
Built for x86_64-redhat-linux-gnu
Copyright (C) 2010  Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile `Makefile'...
Reading makefile `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile' (search path) (no ~ expansion)...
Reading makefile `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile' (search path) (no ~ expansion)...
Reading makefile `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile' (search path) (no ~ expansion)...
Reading makefile `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile' (search path) (no ~ expansion)...
Updating makefiles....
 Considering target file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
  Looking for an implicit rule for `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile,v'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/sim.makefile,v'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/sim.makefile'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.sim.makefile'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.sim.makefile'.
  No implicit rule found for `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
  Finished prerequisites of target file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
 No need to remake target `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
 Considering target file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
  Looking for an implicit rule for `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile,v'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/cpu.makefile,v'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/cpu.makefile'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.cpu.makefile'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.cpu.makefile'.
  No implicit rule found for `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
  Finished prerequisites of target file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
 No need to remake target `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
 Considering target file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
  Looking for an implicit rule for `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile,v'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/var.makefile,v'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/var.makefile'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.var.makefile'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.var.makefile'.
  No implicit rule found for `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
  Finished prerequisites of target file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
 No need to remake target `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
 Considering target file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
  Looking for an implicit rule for `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile,v'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/env.makefile,v'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/env.makefile'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.env.makefile'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.env.makefile'.
  No implicit rule found for `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
  Finished prerequisites of target file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
 No need to remake target `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
 Considering target file `Makefile'.
  Looking for an implicit rule for `Makefile'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `Makefile,v'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `RCS/Makefile,v'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `RCS/Makefile'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `s.Makefile'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `SCCS/s.Makefile'.
  No implicit rule found for `Makefile'.
  Finished prerequisites of target file `Makefile'.
 No need to remake target `Makefile'.
Updating goal targets....
Considering target file `all'.
 File `all' does not exist.
  Considering target file `system_test111.vcd'.
   File `system_test111.vcd' does not exist.
   Looking for an implicit rule for `system_test111.vcd'.
   Trying pattern rule with stem `system_test111'.
   Trying implicit prerequisite `system_test111.vvp'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `system_test111.vcd,v'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `RCS/system_test111.vcd,v'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `RCS/system_test111.vcd'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `s.system_test111.vcd'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `SCCS/s.system_test111.vcd'.
   Trying pattern rule with stem `system_test111'.
   Trying implicit prerequisite `system_test111.vvp'.
   Looking for a rule with intermediate file `system_test111.vvp'.
    Avoiding implicit rule recursion.
    Trying pattern rule with stem `system_test111'.
    Trying implicit prerequisite `system_test111_tb.v'.
    Trying implicit prerequisite `system_test111.hex'.
   Found an implicit rule for `system_test111.vcd'.
     Considering target file `system_test111_tb.v'.
      Looking for an implicit rule for `system_test111_tb.v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `system_test111_tb.v,v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `RCS/system_test111_tb.v,v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `RCS/system_test111_tb.v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `s.system_test111_tb.v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `SCCS/s.system_test111_tb.v'.
      No implicit rule found for `system_test111_tb.v'.
      Finished prerequisites of target file `system_test111_tb.v'.
     No need to remake target `system_test111_tb.v'.
     Considering target file `system_test111.hex'.
      Looking for an implicit rule for `system_test111.hex'.
      Trying pattern rule with stem `system_test111'.
      Trying implicit prerequisite `system_test111.elf'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `system_test111.hex,v'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `RCS/system_test111.hex,v'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `RCS/system_test111.hex'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `s.system_test111.hex'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `SCCS/s.system_test111.hex'.
      Trying pattern rule with stem `system_test111'.
      Trying implicit prerequisite `system_test111.elf'.
      Looking for a rule with intermediate file `system_test111.elf'.
       Avoiding implicit rule recursion.
       Trying pattern rule with stem `system_test111'.
       Trying implicit prerequisite `system_test111.c'.
       Trying rule prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
       Trying rule prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
       Trying rule prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
      Found an implicit rule for `system_test111.hex'.
        Considering target file `system_test111.c'.
         Looking for an implicit rule for `system_test111.c'.
         Trying pattern rule with stem `system_test111'.
         Trying implicit prerequisite `system_test111.w'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `system_test111.c,v'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `RCS/system_test111.c,v'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `RCS/system_test111.c'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `s.system_test111.c'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `SCCS/s.system_test111.c'.
         Trying pattern rule with stem `system_test111'.
         Trying implicit prerequisite `system_test111.w'.
         Looking for a rule with intermediate file `system_test111.w'.
          Avoiding implicit rule recursion.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `system_test111.w,v'.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `RCS/system_test111.w,v'.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `RCS/system_test111.w'.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `s.system_test111.w'.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `SCCS/s.system_test111.w'.
         No implicit rule found for `system_test111.c'.
         Finished prerequisites of target file `system_test111.c'.
        No need to remake target `system_test111.c'.
        Considering target file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
         Looking for an implicit rule for `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds,v'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/sections.lds,v'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/sections.lds'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.sections.lds'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.sections.lds'.
         No implicit rule found for `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
         Finished prerequisites of target file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
        No need to remake target `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
        Considering target file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
         Looking for an implicit rule for `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S,v'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/crt0_vex.S,v'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/crt0_vex.S'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.crt0_vex.S'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.crt0_vex.S'.
         No implicit rule found for `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
         Finished prerequisites of target file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
        No need to remake target `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
        Considering target file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
         Looking for an implicit rule for `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
         Trying pattern rule with stem `isr'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c,v'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.c,v'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.c'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.isr.c'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.isr.c'.
         Trying pattern rule with stem `isr'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w'.
         Looking for a rule with intermediate file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w'.
          Avoiding implicit rule recursion.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w,v'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.w,v'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.w'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.isr.w'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.isr.w'.
         No implicit rule found for `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
         Finished prerequisites of target file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
        No need to remake target `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
      Considering target file `system_test111.elf'.
       File `system_test111.elf' does not exist.
        Pruning file `system_test111.c'.
        Pruning file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
        Pruning file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
        Pruning file `/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
       Finished prerequisites of target file `system_test111.elf'.
      Must remake target `system_test111.elf'.
Invoking recipe from /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:37 to update target `system_test111.elf'.
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-gcc -g \
-I/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware \
-I/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/generated \
-I/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/ \
-I/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/common \
  -march=rv32i      -mabi=ilp32 -D__vexriscv__ \
-Wl,-Bstatic,-T,/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds,--strip-debug \
-ffreestanding -nostdlib -o system_test111.elf /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c system_test111.c
Putting child 0x1062300 (system_test111.elf) PID 22 on the chain.
Live child 0x1062300 (system_test111.elf) PID 22 
Reaping winning child 0x1062300 PID 22 
Removing child 0x1062300 PID 22 from chain.
      Successfully remade target file `system_test111.elf'.
      Finished prerequisites of target file `system_test111.hex'.
      Prerequisite `system_test111.elf' is newer than target `system_test111.hex'.
     Must remake target `system_test111.hex'.
Invoking recipe from /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:50 to update target `system_test111.hex'.
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-objcopy -O verilog system_test111.elf system_test111.hex 
Putting child 0x1063590 (system_test111.hex) PID 31 on the chain.
Live child 0x1063590 (system_test111.hex) PID 31 
Reaping winning child 0x1063590 PID 31 
# to fix flash base address
Live child 0x1063590 (system_test111.hex) PID 32 
Reaping winning child 0x1063590 PID 32 
sed -ie 's/@10/@00/g' system_test111.hex
Live child 0x1063590 (system_test111.hex) PID 33 
Reaping winning child 0x1063590 PID 33 
Removing child 0x1063590 PID 33 from chain.
     Successfully remade target file `system_test111.hex'.
   Considering target file `system_test111.vvp'.
    File `system_test111.vvp' does not exist.
     Pruning file `system_test111_tb.v'.
     Pruning file `system_test111.hex'.
    Finished prerequisites of target file `system_test111.vvp'.
   Must remake target `system_test111.vvp'.
Invoking recipe from /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:67 to update target `system_test111.vvp'.
iverilog -V 2>&1 | tee iverilog-ver.log
Putting child 0x1064be0 (system_test111.vvp) PID 34 on the chain.
Live child 0x1064be0 (system_test111.vvp) PID 34 
Icarus Verilog version 12.0 (devel) (s20150603-1288-gcc0a8c8-dirty)

Copyright (c) 2000-2021 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

Icarus Verilog Preprocessor version 12.0 (devel) (s20150603-1288-gcc0a8c8-dirty)

Copyright (c) 1999-2021 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

Icarus Verilog Parser/Elaborator version 12.0 (devel) (s20150603-1288-gcc0a8c8-dirty)

Copyright (c) 1998-2021 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

 FLAGS DLL vvp.tgt
vvp.tgt: Icarus Verilog VVP Code Generator 12.0 (devel) (s20150603-1288-gcc0a8c8-dirty)

Copyright (c) 2001-2021 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

Reaping winning child 0x1064be0 PID 34 
iverilog -Ttyp -DFUNCTIONAL -DSIM -DUSE_POWER_PINS -DUNIT_DELAY=#1 \
        -g2012 \
        -f/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/includes/includes.rtl.caravel \
        -f/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/includes/includes.rtl.caravel_user_project -o system_test111.vvp system_test111_tb.v 2>&1 | tee iverilog.log
Live child 0x1064be0 (system_test111.vvp) PID 39 
/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/caravel/verilog/rtl/caravel.v:363: warning: input port clock is coerced to inout.
/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:290: error: This assignment requires an explicit cast.
/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:296: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:296: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:296: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:296: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:771: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:771: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/fsic.vo:397: warning: Port 7 (axi_awaddr) of IO_SERDES expects 12 bits, got 15.
/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/fsic.vo:397:        : Pruning 3 high bits of the expression.
/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/fsic.vo:397: warning: Port 14 (axi_araddr) of IO_SERDES expects 12 bits, got 15.
/ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/verilog/rtl/fsic.vo:397:        : Pruning 3 high bits of the expression.
1 error(s) during elaboration.
Reaping winning child 0x1064be0 PID 39 
Removing child 0x1064be0 PID 39 from chain.
   Successfully remade target file `system_test111.vvp'.
   Finished prerequisites of target file `system_test111.vcd'.
  Must remake target `system_test111.vcd'.
Invoking recipe from /ADATA2T/debug/fsic_0929_rtl_sim/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:113 to update target `system_test111.vcd'.
vvp  system_test111.vvp
Putting child 0x1063a40 (system_test111.vcd) PID 45 on the chain.
Live child 0x1063a40 (system_test111.vcd) PID 45 
system_test111.vvp: Unable to open input file.
Reaping losing child 0x1063a40 PID 45 
Removing child 0x1063a40 PID 45 from chain.
make: *** [system_test111.vcd] Error 255
Removing intermediate files...
rm system_test111.elf
Reaping losing child 0x55c49ea64f20 PID 506469 
make: *** [Makefile:149: verify-system_test111-rtl] Error 2
Removing child 0x55c49ea64f20 PID 506469 from chain.
+ exit 1
