# Systolic-Array
The Implement of the Systolic Array Accelerator Archtecture collections

---

### Eyeriss
The Eyeriss is a typical cnn accelerator arch with

① RS Dataflow

② RLC Compress

③ Whole Arch Accelerator


#### Arch Design



#### Ref
Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks

Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks

CNN-Accelerator-VLSI [link](https://github.com/lirui-shanghaitech/CNN-Accelerator-VLSI) and Clacc [link](https://github.com/taoyilee/clacc)




---
#### Licences
MIT License
