Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Jul  5 07:23:59 2019
| Host         : travis-job-563d8459-37a0-433a-878f-bf9311bce4e1 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.024        0.000                      0                13221        0.036        0.000                      0                13219        0.264        0.000                       0                  4539  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.762        0.000                      0                   13        0.241        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.024        0.000                      0                13206        0.036        0.000                      0                13206        3.750        0.000                       0                  4441  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.644        0.000                      0                    1                                                                        
              sys_clk             2.387        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.773ns (35.449%)  route 1.408ns (64.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y42         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           1.408     8.106    clk200_rst
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.295     8.401 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.401    ic_reset_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X65Y31         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.325    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)        0.029    11.163    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.478ns (38.544%)  route 0.762ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y42         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           0.762     7.461    clk200_rst
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.325    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X64Y31         FDSE (Setup_fdse_C_S)       -0.695    10.439    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.478ns (38.544%)  route 0.762ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y42         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           0.762     7.461    clk200_rst
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.325    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X64Y31         FDSE (Setup_fdse_C_S)       -0.695    10.439    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.478ns (38.544%)  route 0.762ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y42         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           0.762     7.461    clk200_rst
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.325    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X64Y31         FDSE (Setup_fdse_C_S)       -0.695    10.439    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.478ns (38.544%)  route 0.762ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y42         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           0.762     7.461    clk200_rst
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.325    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X64Y31         FDSE (Setup_fdse_C_S)       -0.695    10.439    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.611    reset_counter[2]
    SLICE_X64Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.735 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.925    reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y31         FDSE (Setup_fdse_C_CE)      -0.169    10.989    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.611    reset_counter[2]
    SLICE_X64Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.735 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.925    reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y31         FDSE (Setup_fdse_C_CE)      -0.169    10.989    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.611    reset_counter[2]
    SLICE_X64Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.735 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.925    reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y31         FDSE (Setup_fdse_C_CE)      -0.169    10.989    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.611    reset_counter[2]
    SLICE_X64Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.735 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.925    reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y31         FDSE (Setup_fdse_C_CE)      -0.169    10.989    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.478     6.689 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.761    reset_counter[1]
    SLICE_X64Y31         LUT3 (Prop_lut3_I0_O)        0.295     8.056 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.056    reset_counter[2]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y31         FDSE (Setup_fdse_C_D)        0.081    11.239    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.239    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  3.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.506%)  route 0.136ns (39.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.164     2.027 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.136     2.164    reset_counter[0]
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.045     2.209 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.209    ic_reset_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X65Y31         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.536     1.876    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.091     1.967    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.164     2.027 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.202    reset_counter[2]
    SLICE_X64Y31         LUT4 (Prop_lut4_I0_O)        0.048     2.250 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.250    reset_counter[3]_i_2_n_0
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_D)         0.131     1.994    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.164     2.027 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.202    reset_counter[2]
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.045     2.247 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.247    reset_counter[2]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_D)         0.121     1.984    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.164     2.027 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.186     2.214    reset_counter[0]
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.043     2.257 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.257    reset_counter[1]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_D)         0.131     1.994    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.164     2.027 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.186     2.214    reset_counter[0]
    SLICE_X64Y31         LUT1 (Prop_lut1_I0_O)        0.045     2.259 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.259    reset_counter0[0]
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_D)         0.120     1.983    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.148     2.011 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.135    reset_counter[3]
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.099     2.234 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.290    reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_CE)       -0.016     1.847    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.148     2.011 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.135    reset_counter[3]
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.099     2.234 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.290    reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_CE)       -0.016     1.847    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.148     2.011 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.135    reset_counter[3]
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.099     2.234 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.290    reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_CE)       -0.016     1.847    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.148     2.011 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.135    reset_counter[3]
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.099     2.234 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.290    reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_CE)       -0.016     1.847    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.148ns (32.879%)  route 0.302ns (67.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.869    clk200_clk
    SLICE_X64Y42         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDPE (Prop_fdpe_C_Q)         0.148     2.017 r  FDPE_3/Q
                         net (fo=5, routed)           0.302     2.320    clk200_rst
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.877    
    SLICE_X64Y31         FDSE (Hold_fdse_C_S)        -0.044     1.833    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.486    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y42     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y42     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y31     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y31     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y31     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y31     reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y31     ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y42     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y42     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y42     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y42     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y42     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y42     FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y42     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y42     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine7_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 3.339ns (34.515%)  route 6.335ns (65.485%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        1.573     1.573    sys_clk
    SLICE_X50Y3          FDRE                                         r  basesoc_sdram_bankmachine7_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.518     2.091 r  basesoc_sdram_bankmachine7_row_reg[3]/Q
                         net (fo=1, routed)           0.789     2.881    basesoc_sdram_bankmachine7_row_reg_n_0_[3]
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.005 r  bankmachine7_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.005    bankmachine7_state[1]_i_8_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.555 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.555    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.826 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.309     4.134    basesoc_sdram_bankmachine7_row_hit
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.373     4.507 f  bankmachine7_state[3]_i_16/O
                         net (fo=2, routed)           0.405     4.912    bankmachine7_state[3]_i_16_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I3_O)        0.124     5.036 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_5/O
                         net (fo=4, routed)           0.632     5.668    basesoc_sdram_bankmachine7_twtpcon_ready_i_5_n_0
    SLICE_X49Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.792 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.180     5.972    basesoc_sdram_bankmachine7_twtpcon_ready_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.096 f  basesoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=2, routed)           1.049     7.145    basesoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  basesoc_sdram_dfi_p1_we_n_i_4/O
                         net (fo=1, routed)           0.000     7.269    basesoc_sdram_dfi_p1_we_n_i_4_n_0
    SLICE_X46Y4          MUXF7 (Prop_muxf7_I1_O)      0.214     7.483 r  basesoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.414     7.898    basesoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.297     8.195 r  basesoc_sdram_tfawcon_window[0]_i_2/O
                         net (fo=2, routed)           0.317     8.512    basesoc_sdram_tfawcon_window[0]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.636 f  basesoc_sdram_choose_cmd_grant[2]_i_11/O
                         net (fo=7, routed)           0.531     9.167    basesoc_sdram_choose_cmd_grant[2]_i_11_n_0
    SLICE_X47Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.291 f  basesoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=32, routed)          0.947    10.238    basesoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  bankmachine7_state[3]_i_6/O
                         net (fo=1, routed)           0.430    10.793    bankmachine7_state[3]_i_6_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.917 r  bankmachine7_state[3]_i_1/O
                         net (fo=4, routed)           0.331    11.247    bankmachine7_next_state
    SLICE_X49Y3          FDRE                                         r  bankmachine7_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4442, routed)        1.454    11.454    sys_clk
    SLICE_X49Y3          FDRE                                         r  bankmachine7_state_reg[0]/C
                         clock pessimism              0.079    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X49Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.272    bankmachine7_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine7_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 3.339ns (34.515%)  route 6.335ns (65.485%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        1.573     1.573    sys_clk
    SLICE_X50Y3          FDRE                                         r  basesoc_sdram_bankmachine7_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.518     2.091 r  basesoc_sdram_bankmachine7_row_reg[3]/Q
                         net (fo=1, routed)           0.789     2.881    basesoc_sdram_bankmachine7_row_reg_n_0_[3]
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.005 r  bankmachine7_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.005    bankmachine7_state[1]_i_8_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.555 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.555    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.826 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.309     4.134    basesoc_sdram_bankmachine7_row_hit
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.373     4.507 f  bankmachine7_state[3]_i_16/O
                         net (fo=2, routed)           0.405     4.912    bankmachine7_state[3]_i_16_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I3_O)        0.124     5.036 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_5/O
                         net (fo=4, routed)           0.632     5.668    basesoc_sdram_bankmachine7_twtpcon_ready_i_5_n_0
    SLICE_X49Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.792 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.180     5.972    basesoc_sdram_bankmachine7_twtpcon_ready_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.096 f  basesoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=2, routed)           1.049     7.145    basesoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  basesoc_sdram_dfi_p1_we_n_i_4/O
                         net (fo=1, routed)           0.000     7.269    basesoc_sdram_dfi_p1_we_n_i_4_n_0
    SLICE_X46Y4          MUXF7 (Prop_muxf7_I1_O)      0.214     7.483 r  basesoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.414     7.898    basesoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.297     8.195 r  basesoc_sdram_tfawcon_window[0]_i_2/O
                         net (fo=2, routed)           0.317     8.512    basesoc_sdram_tfawcon_window[0]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.636 f  basesoc_sdram_choose_cmd_grant[2]_i_11/O
                         net (fo=7, routed)           0.531     9.167    basesoc_sdram_choose_cmd_grant[2]_i_11_n_0
    SLICE_X47Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.291 f  basesoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=32, routed)          0.947    10.238    basesoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  bankmachine7_state[3]_i_6/O
                         net (fo=1, routed)           0.430    10.793    bankmachine7_state[3]_i_6_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.917 r  bankmachine7_state[3]_i_1/O
                         net (fo=4, routed)           0.331    11.247    bankmachine7_next_state
    SLICE_X49Y3          FDRE                                         r  bankmachine7_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4442, routed)        1.454    11.454    sys_clk
    SLICE_X49Y3          FDRE                                         r  bankmachine7_state_reg[1]/C
                         clock pessimism              0.079    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X49Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.272    bankmachine7_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine7_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 3.339ns (34.515%)  route 6.335ns (65.485%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        1.573     1.573    sys_clk
    SLICE_X50Y3          FDRE                                         r  basesoc_sdram_bankmachine7_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.518     2.091 r  basesoc_sdram_bankmachine7_row_reg[3]/Q
                         net (fo=1, routed)           0.789     2.881    basesoc_sdram_bankmachine7_row_reg_n_0_[3]
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.005 r  bankmachine7_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.005    bankmachine7_state[1]_i_8_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.555 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.555    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.826 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.309     4.134    basesoc_sdram_bankmachine7_row_hit
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.373     4.507 f  bankmachine7_state[3]_i_16/O
                         net (fo=2, routed)           0.405     4.912    bankmachine7_state[3]_i_16_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I3_O)        0.124     5.036 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_5/O
                         net (fo=4, routed)           0.632     5.668    basesoc_sdram_bankmachine7_twtpcon_ready_i_5_n_0
    SLICE_X49Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.792 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.180     5.972    basesoc_sdram_bankmachine7_twtpcon_ready_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.096 f  basesoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=2, routed)           1.049     7.145    basesoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  basesoc_sdram_dfi_p1_we_n_i_4/O
                         net (fo=1, routed)           0.000     7.269    basesoc_sdram_dfi_p1_we_n_i_4_n_0
    SLICE_X46Y4          MUXF7 (Prop_muxf7_I1_O)      0.214     7.483 r  basesoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.414     7.898    basesoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.297     8.195 r  basesoc_sdram_tfawcon_window[0]_i_2/O
                         net (fo=2, routed)           0.317     8.512    basesoc_sdram_tfawcon_window[0]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.636 f  basesoc_sdram_choose_cmd_grant[2]_i_11/O
                         net (fo=7, routed)           0.531     9.167    basesoc_sdram_choose_cmd_grant[2]_i_11_n_0
    SLICE_X47Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.291 f  basesoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=32, routed)          0.947    10.238    basesoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  bankmachine7_state[3]_i_6/O
                         net (fo=1, routed)           0.430    10.793    bankmachine7_state[3]_i_6_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.917 r  bankmachine7_state[3]_i_1/O
                         net (fo=4, routed)           0.331    11.247    bankmachine7_next_state
    SLICE_X49Y3          FDRE                                         r  bankmachine7_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4442, routed)        1.454    11.454    sys_clk
    SLICE_X49Y3          FDRE                                         r  bankmachine7_state_reg[2]/C
                         clock pessimism              0.079    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X49Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.272    bankmachine7_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine7_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 3.339ns (34.515%)  route 6.335ns (65.485%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        1.573     1.573    sys_clk
    SLICE_X50Y3          FDRE                                         r  basesoc_sdram_bankmachine7_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.518     2.091 r  basesoc_sdram_bankmachine7_row_reg[3]/Q
                         net (fo=1, routed)           0.789     2.881    basesoc_sdram_bankmachine7_row_reg_n_0_[3]
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.005 r  bankmachine7_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.005    bankmachine7_state[1]_i_8_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.555 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.555    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.826 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.309     4.134    basesoc_sdram_bankmachine7_row_hit
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.373     4.507 f  bankmachine7_state[3]_i_16/O
                         net (fo=2, routed)           0.405     4.912    bankmachine7_state[3]_i_16_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I3_O)        0.124     5.036 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_5/O
                         net (fo=4, routed)           0.632     5.668    basesoc_sdram_bankmachine7_twtpcon_ready_i_5_n_0
    SLICE_X49Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.792 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.180     5.972    basesoc_sdram_bankmachine7_twtpcon_ready_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.096 f  basesoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=2, routed)           1.049     7.145    basesoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  basesoc_sdram_dfi_p1_we_n_i_4/O
                         net (fo=1, routed)           0.000     7.269    basesoc_sdram_dfi_p1_we_n_i_4_n_0
    SLICE_X46Y4          MUXF7 (Prop_muxf7_I1_O)      0.214     7.483 r  basesoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.414     7.898    basesoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.297     8.195 r  basesoc_sdram_tfawcon_window[0]_i_2/O
                         net (fo=2, routed)           0.317     8.512    basesoc_sdram_tfawcon_window[0]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.636 f  basesoc_sdram_choose_cmd_grant[2]_i_11/O
                         net (fo=7, routed)           0.531     9.167    basesoc_sdram_choose_cmd_grant[2]_i_11_n_0
    SLICE_X47Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.291 f  basesoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=32, routed)          0.947    10.238    basesoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  bankmachine7_state[3]_i_6/O
                         net (fo=1, routed)           0.430    10.793    bankmachine7_state[3]_i_6_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.917 r  bankmachine7_state[3]_i_1/O
                         net (fo=4, routed)           0.331    11.247    bankmachine7_next_state
    SLICE_X49Y3          FDRE                                         r  bankmachine7_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4442, routed)        1.454    11.454    sys_clk
    SLICE_X49Y3          FDRE                                         r  bankmachine7_state_reg[3]/C
                         clock pessimism              0.079    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X49Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.272    bankmachine7_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine2_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.696ns  (logic 3.339ns (34.437%)  route 6.357ns (65.563%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        1.573     1.573    sys_clk
    SLICE_X50Y3          FDRE                                         r  basesoc_sdram_bankmachine7_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.518     2.091 r  basesoc_sdram_bankmachine7_row_reg[3]/Q
                         net (fo=1, routed)           0.789     2.881    basesoc_sdram_bankmachine7_row_reg_n_0_[3]
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.005 r  bankmachine7_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.005    bankmachine7_state[1]_i_8_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.555 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.555    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.826 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.309     4.134    basesoc_sdram_bankmachine7_row_hit
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.373     4.507 f  bankmachine7_state[3]_i_16/O
                         net (fo=2, routed)           0.405     4.912    bankmachine7_state[3]_i_16_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I3_O)        0.124     5.036 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_5/O
                         net (fo=4, routed)           0.632     5.668    basesoc_sdram_bankmachine7_twtpcon_ready_i_5_n_0
    SLICE_X49Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.792 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.180     5.972    basesoc_sdram_bankmachine7_twtpcon_ready_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.096 f  basesoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=2, routed)           1.049     7.145    basesoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  basesoc_sdram_dfi_p1_we_n_i_4/O
                         net (fo=1, routed)           0.000     7.269    basesoc_sdram_dfi_p1_we_n_i_4_n_0
    SLICE_X46Y4          MUXF7 (Prop_muxf7_I1_O)      0.214     7.483 r  basesoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.414     7.898    basesoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.297     8.195 r  basesoc_sdram_tfawcon_window[0]_i_2/O
                         net (fo=2, routed)           0.317     8.512    basesoc_sdram_tfawcon_window[0]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.636 f  basesoc_sdram_choose_cmd_grant[2]_i_11/O
                         net (fo=7, routed)           0.531     9.167    basesoc_sdram_choose_cmd_grant[2]_i_11_n_0
    SLICE_X47Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.291 f  basesoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=32, routed)          0.775    10.066    basesoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.190 f  bankmachine2_state[3]_i_3/O
                         net (fo=1, routed)           0.413    10.603    bankmachine2_state[3]_i_3_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I1_O)        0.124    10.727 r  bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.542    11.269    bankmachine2_next_state
    SLICE_X42Y3          FDRE                                         r  bankmachine2_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4442, routed)        1.450    11.450    sys_clk
    SLICE_X42Y3          FDRE                                         r  bankmachine2_state_reg[1]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X42Y3          FDRE (Setup_fdre_C_CE)      -0.169    11.304    bankmachine2_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.304    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine2_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.647ns  (logic 3.339ns (34.613%)  route 6.308ns (65.387%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        1.573     1.573    sys_clk
    SLICE_X50Y3          FDRE                                         r  basesoc_sdram_bankmachine7_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.518     2.091 r  basesoc_sdram_bankmachine7_row_reg[3]/Q
                         net (fo=1, routed)           0.789     2.881    basesoc_sdram_bankmachine7_row_reg_n_0_[3]
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.005 r  bankmachine7_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.005    bankmachine7_state[1]_i_8_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.555 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.555    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.826 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.309     4.134    basesoc_sdram_bankmachine7_row_hit
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.373     4.507 f  bankmachine7_state[3]_i_16/O
                         net (fo=2, routed)           0.405     4.912    bankmachine7_state[3]_i_16_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I3_O)        0.124     5.036 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_5/O
                         net (fo=4, routed)           0.632     5.668    basesoc_sdram_bankmachine7_twtpcon_ready_i_5_n_0
    SLICE_X49Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.792 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.180     5.972    basesoc_sdram_bankmachine7_twtpcon_ready_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.096 f  basesoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=2, routed)           1.049     7.145    basesoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  basesoc_sdram_dfi_p1_we_n_i_4/O
                         net (fo=1, routed)           0.000     7.269    basesoc_sdram_dfi_p1_we_n_i_4_n_0
    SLICE_X46Y4          MUXF7 (Prop_muxf7_I1_O)      0.214     7.483 r  basesoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.414     7.898    basesoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.297     8.195 r  basesoc_sdram_tfawcon_window[0]_i_2/O
                         net (fo=2, routed)           0.317     8.512    basesoc_sdram_tfawcon_window[0]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.636 f  basesoc_sdram_choose_cmd_grant[2]_i_11/O
                         net (fo=7, routed)           0.531     9.167    basesoc_sdram_choose_cmd_grant[2]_i_11_n_0
    SLICE_X47Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.291 f  basesoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=32, routed)          0.775    10.066    basesoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.190 f  bankmachine2_state[3]_i_3/O
                         net (fo=1, routed)           0.413    10.603    bankmachine2_state[3]_i_3_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I1_O)        0.124    10.727 r  bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.493    11.220    bankmachine2_next_state
    SLICE_X43Y2          FDRE                                         r  bankmachine2_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4442, routed)        1.451    11.451    sys_clk
    SLICE_X43Y2          FDRE                                         r  bankmachine2_state_reg[2]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X43Y2          FDRE (Setup_fdre_C_CE)      -0.205    11.269    bankmachine2_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine2_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.647ns  (logic 3.339ns (34.613%)  route 6.308ns (65.387%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        1.573     1.573    sys_clk
    SLICE_X50Y3          FDRE                                         r  basesoc_sdram_bankmachine7_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.518     2.091 r  basesoc_sdram_bankmachine7_row_reg[3]/Q
                         net (fo=1, routed)           0.789     2.881    basesoc_sdram_bankmachine7_row_reg_n_0_[3]
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.005 r  bankmachine7_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.005    bankmachine7_state[1]_i_8_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.555 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.555    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.826 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.309     4.134    basesoc_sdram_bankmachine7_row_hit
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.373     4.507 f  bankmachine7_state[3]_i_16/O
                         net (fo=2, routed)           0.405     4.912    bankmachine7_state[3]_i_16_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I3_O)        0.124     5.036 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_5/O
                         net (fo=4, routed)           0.632     5.668    basesoc_sdram_bankmachine7_twtpcon_ready_i_5_n_0
    SLICE_X49Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.792 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.180     5.972    basesoc_sdram_bankmachine7_twtpcon_ready_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.096 f  basesoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=2, routed)           1.049     7.145    basesoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  basesoc_sdram_dfi_p1_we_n_i_4/O
                         net (fo=1, routed)           0.000     7.269    basesoc_sdram_dfi_p1_we_n_i_4_n_0
    SLICE_X46Y4          MUXF7 (Prop_muxf7_I1_O)      0.214     7.483 r  basesoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.414     7.898    basesoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.297     8.195 r  basesoc_sdram_tfawcon_window[0]_i_2/O
                         net (fo=2, routed)           0.317     8.512    basesoc_sdram_tfawcon_window[0]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.636 f  basesoc_sdram_choose_cmd_grant[2]_i_11/O
                         net (fo=7, routed)           0.531     9.167    basesoc_sdram_choose_cmd_grant[2]_i_11_n_0
    SLICE_X47Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.291 f  basesoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=32, routed)          0.775    10.066    basesoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.190 f  bankmachine2_state[3]_i_3/O
                         net (fo=1, routed)           0.413    10.603    bankmachine2_state[3]_i_3_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I1_O)        0.124    10.727 r  bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.493    11.220    bankmachine2_next_state
    SLICE_X43Y2          FDRE                                         r  bankmachine2_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4442, routed)        1.451    11.451    sys_clk
    SLICE_X43Y2          FDRE                                         r  bankmachine2_state_reg[3]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X43Y2          FDRE (Setup_fdre_C_CE)      -0.205    11.269    bankmachine2_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.848ns  (logic 3.470ns (35.236%)  route 6.378ns (64.764%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=2 LUT5=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        1.558     1.558    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/clk100
    SLICE_X46Y31         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_reg[0]/Q
                         net (fo=9, routed)           1.164     3.240    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/Q[0]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124     3.364 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/threestagemultiply.mul_result10__0_i_51/O
                         net (fo=2, routed)           0.448     3.812    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result[0]
    SLICE_X35Y29         LUT5 (Prop_lut5_I0_O)        0.124     3.936 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/div_d[0]_i_2/O
                         net (fo=1, routed)           0.361     4.296    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/div_d[0]_i_2_n_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I4_O)        0.124     4.420 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/div_d[0]_i_1/O
                         net (fo=6, routed)           0.620     5.040    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfb_o[0]
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.164 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/threestagemultiply.mul_result10_i_32/O
                         net (fo=42, routed)          1.010     6.174    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/threestagemultiply.mul_result10_0
    SLICE_X45Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.298 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_lsu_adr_o[3]_i_2/O
                         net (fo=1, routed)           0.195     6.493    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_lsu_adr_o[3]_i_2_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.073 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_lsu_adr_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_lsu_adr_o_reg[3]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_lsu_adr_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_lsu_adr_o_reg[7]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_lsu_adr_o_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_lsu_adr_o_reg[11]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_lsu_adr_o_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_lsu_adr_o_reg[15]_i_1_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.763 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_lsu_adr_o_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.815     8.578    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/D[11]
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.303     8.881 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/ctrl_alu_result_o[17]_i_9/O
                         net (fo=1, routed)           0.642     9.523    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/div_neg_reg_24
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.124     9.647 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[17]_i_6/O
                         net (fo=1, routed)           0.543    10.191    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[17]_i_6_n_0
    SLICE_X39Y36         LUT5 (Prop_lut5_I4_O)        0.124    10.315 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[17]_i_4/O
                         net (fo=1, routed)           0.000    10.315    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[17]_i_4_n_0
    SLICE_X39Y36         MUXF7 (Prop_muxf7_I0_O)      0.212    10.527 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o_reg[17]_i_3/O
                         net (fo=1, routed)           0.581    11.107    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o_reg[17]_i_3_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.299    11.406 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[17]_i_1/O
                         net (fo=1, routed)           0.000    11.406    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_jal_result_o_reg[31][17]
    SLICE_X39Y32         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4442, routed)        1.440    11.440    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X39Y32         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[17]/C
                         clock pessimism              0.079    11.519    
                         clock uncertainty           -0.057    11.463    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)        0.029    11.492    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[17]
  -------------------------------------------------------------------
                         required time                         11.492    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_wdata_ready0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.806ns  (logic 3.535ns (36.048%)  route 6.271ns (63.952%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        1.573     1.573    sys_clk
    SLICE_X50Y3          FDRE                                         r  basesoc_sdram_bankmachine7_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.518     2.091 r  basesoc_sdram_bankmachine7_row_reg[3]/Q
                         net (fo=1, routed)           0.789     2.881    basesoc_sdram_bankmachine7_row_reg_n_0_[3]
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.005 r  bankmachine7_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.005    bankmachine7_state[1]_i_8_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.555 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.555    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.826 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.309     4.134    basesoc_sdram_bankmachine7_row_hit
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.373     4.507 f  bankmachine7_state[3]_i_16/O
                         net (fo=2, routed)           0.405     4.912    bankmachine7_state[3]_i_16_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I3_O)        0.124     5.036 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_5/O
                         net (fo=4, routed)           0.632     5.668    basesoc_sdram_bankmachine7_twtpcon_ready_i_5_n_0
    SLICE_X49Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.792 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.180     5.972    basesoc_sdram_bankmachine7_twtpcon_ready_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.096 f  basesoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=2, routed)           1.049     7.145    basesoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  basesoc_sdram_dfi_p1_we_n_i_4/O
                         net (fo=1, routed)           0.000     7.269    basesoc_sdram_dfi_p1_we_n_i_4_n_0
    SLICE_X46Y4          MUXF7 (Prop_muxf7_I1_O)      0.214     7.483 r  basesoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.414     7.898    basesoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.297     8.195 r  basesoc_sdram_tfawcon_window[0]_i_2/O
                         net (fo=2, routed)           0.317     8.512    basesoc_sdram_tfawcon_window[0]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.636 f  basesoc_sdram_choose_cmd_grant[2]_i_11/O
                         net (fo=7, routed)           0.733     9.369    basesoc_sdram_choose_cmd_grant[2]_i_11_n_0
    SLICE_X47Y4          LUT5 (Prop_lut5_I0_O)        0.118     9.487 f  new_master_wdata_ready0_i_5/O
                         net (fo=1, routed)           0.654    10.140    new_master_wdata_ready0_i_5_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I3_O)        0.326    10.466 r  new_master_wdata_ready0_i_2/O
                         net (fo=1, routed)           0.789    11.256    new_master_wdata_ready0_i_2_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  new_master_wdata_ready0_i_1/O
                         net (fo=1, routed)           0.000    11.380    new_master_wdata_ready00
    SLICE_X45Y3          FDRE                                         r  new_master_wdata_ready0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4442, routed)        1.451    11.451    sys_clk
    SLICE_X45Y3          FDRE                                         r  new_master_wdata_ready0_reg/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X45Y3          FDRE (Setup_fdre_C_D)        0.031    11.505    new_master_wdata_ready0_reg
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.553ns  (logic 3.339ns (34.953%)  route 6.214ns (65.047%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        1.573     1.573    sys_clk
    SLICE_X50Y3          FDRE                                         r  basesoc_sdram_bankmachine7_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.518     2.091 r  basesoc_sdram_bankmachine7_row_reg[3]/Q
                         net (fo=1, routed)           0.789     2.881    basesoc_sdram_bankmachine7_row_reg_n_0_[3]
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.005 r  bankmachine7_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.005    bankmachine7_state[1]_i_8_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.555 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.555    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.826 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.309     4.134    basesoc_sdram_bankmachine7_row_hit
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.373     4.507 f  bankmachine7_state[3]_i_16/O
                         net (fo=2, routed)           0.405     4.912    bankmachine7_state[3]_i_16_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I3_O)        0.124     5.036 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_5/O
                         net (fo=4, routed)           0.632     5.668    basesoc_sdram_bankmachine7_twtpcon_ready_i_5_n_0
    SLICE_X49Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.792 f  basesoc_sdram_bankmachine7_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.180     5.972    basesoc_sdram_bankmachine7_twtpcon_ready_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.096 f  basesoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=2, routed)           1.049     7.145    basesoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  basesoc_sdram_dfi_p1_we_n_i_4/O
                         net (fo=1, routed)           0.000     7.269    basesoc_sdram_dfi_p1_we_n_i_4_n_0
    SLICE_X46Y4          MUXF7 (Prop_muxf7_I1_O)      0.214     7.483 r  basesoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.414     7.898    basesoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.297     8.195 r  basesoc_sdram_tfawcon_window[0]_i_2/O
                         net (fo=2, routed)           0.317     8.512    basesoc_sdram_tfawcon_window[0]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.636 f  basesoc_sdram_choose_cmd_grant[2]_i_11/O
                         net (fo=7, routed)           0.531     9.167    basesoc_sdram_choose_cmd_grant[2]_i_11_n_0
    SLICE_X47Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.291 f  basesoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=32, routed)          0.792    10.083    basesoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.207 f  bankmachine0_state[3]_i_4/O
                         net (fo=1, routed)           0.430    10.638    bankmachine0_state[3]_i_4_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I2_O)        0.124    10.762 r  bankmachine0_state[3]_i_1/O
                         net (fo=4, routed)           0.365    11.126    bankmachine0_next_state
    SLICE_X51Y1          FDRE                                         r  bankmachine0_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4442, routed)        1.456    11.456    sys_clk
    SLICE_X51Y1          FDRE                                         r  bankmachine0_state_reg[0]/C
                         clock pessimism              0.093    11.549    
                         clock uncertainty           -0.057    11.493    
    SLICE_X51Y1          FDRE (Setup_fdre_C_CE)      -0.205    11.288    bankmachine0_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  0.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_phy_phase_accumulator_rx_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_uart_phy_phase_accumulator_rx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.367ns (84.427%)  route 0.068ns (15.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.569     0.569    sys_clk
    SLICE_X52Y49         FDRE                                         r  basesoc_uart_phy_phase_accumulator_rx_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  basesoc_uart_phy_phase_accumulator_rx_reg[25]/Q
                         net (fo=2, routed)           0.067     0.800    basesoc_uart_phy_phase_accumulator_rx[25]
    SLICE_X52Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.950 r  basesoc_uart_phy_phase_accumulator_rx_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.950    basesoc_uart_phy_phase_accumulator_rx_reg[27]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.003 r  basesoc_uart_phy_phase_accumulator_rx_reg[30]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.003    basesoc_uart_phy_phase_accumulator_rx0[28]
    SLICE_X52Y50         FDRE                                         r  basesoc_uart_phy_phase_accumulator_rx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.833     0.833    sys_clk
    SLICE_X52Y50         FDRE                                         r  basesoc_uart_phy_phase_accumulator_rx_reg[28]/C
                         clock pessimism              0.000     0.833    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     0.967    basesoc_uart_phy_phase_accumulator_rx_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 basesoc_uart_phy_phase_accumulator_tx_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_uart_phy_phase_accumulator_tx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.569     0.569    sys_clk
    SLICE_X53Y49         FDRE                                         r  basesoc_uart_phy_phase_accumulator_tx_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  basesoc_uart_phy_phase_accumulator_tx_reg[25]/Q
                         net (fo=2, routed)           0.067     0.777    basesoc_uart_phy_phase_accumulator_tx[25]
    SLICE_X53Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.924 r  basesoc_uart_phy_phase_accumulator_tx_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.924    basesoc_uart_phy_phase_accumulator_tx_reg[27]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.978 r  basesoc_uart_phy_phase_accumulator_tx_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.978    basesoc_uart_phy_phase_accumulator_tx0[28]
    SLICE_X53Y50         FDRE                                         r  basesoc_uart_phy_phase_accumulator_tx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.833     0.833    sys_clk
    SLICE_X53Y50         FDRE                                         r  basesoc_uart_phy_phase_accumulator_tx_reg[28]/C
                         clock pessimism              0.000     0.833    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     0.938    basesoc_uart_phy_phase_accumulator_tx_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.565     0.565    sys_clk
    SLICE_X57Y52         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.935    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y52         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.833     0.833    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y52         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X56Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.565     0.565    sys_clk
    SLICE_X57Y52         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.935    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y52         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.833     0.833    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y52         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X56Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.565     0.565    sys_clk
    SLICE_X57Y52         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.935    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y52         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.833     0.833    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y52         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X56Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.565     0.565    sys_clk
    SLICE_X57Y52         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.935    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y52         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.833     0.833    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y52         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X56Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.565     0.565    sys_clk
    SLICE_X57Y52         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.935    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y52         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.833     0.833    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y52         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X56Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.565     0.565    sys_clk
    SLICE_X57Y52         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.935    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y52         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.833     0.833    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y52         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X56Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.565     0.565    sys_clk
    SLICE_X57Y52         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.935    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y52         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.833     0.833    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y52         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X56Y52         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.888    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.565     0.565    sys_clk
    SLICE_X57Y52         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.935    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y52         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4442, routed)        0.833     0.833    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y52         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X56Y52         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.888    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y16   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y17   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   storage_3_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   storage_3_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   storage_3_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   storage_3_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   storage_3_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   storage_3_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   storage_3_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   storage_3_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y11  storage_3_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y11  storage_3_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y45  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y45  storage_1_reg_0_15_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.644ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y42         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     3.869    clk200_clk
    SLICE_X64Y42         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.869    
                         clock uncertainty           -0.125     3.745    
    SLICE_X64Y42         FDPE (Setup_fdpe_C_D)       -0.035     3.710    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.710    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.644    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X62Y44         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4442, routed)        0.597     2.597    sys_clk
    SLICE_X62Y44         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty           -0.129     2.467    
    SLICE_X62Y44         FDPE (Setup_fdpe_C_D)       -0.005     2.462    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.462    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.387    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |     0.024 (r) | FAST    |     2.215 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     2.925 (r) | SLOW    |    -0.511 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     4.735 (r) | SLOW    |    -1.386 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     2.910 (r) | SLOW    |    -0.484 (r) | FAST    |            |
sys_clk   | user_btn0        | FDRE           | -        |     6.617 (r) | SLOW    |    -1.797 (r) | FAST    |            |
sys_clk   | user_btn1        | FDRE           | -        |     6.105 (r) | SLOW    |    -1.613 (r) | FAST    |            |
sys_clk   | user_btn2        | FDRE           | -        |     5.950 (r) | SLOW    |    -1.660 (r) | FAST    |            |
sys_clk   | user_btn3        | FDRE           | -        |     6.386 (r) | SLOW    |    -1.781 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |     5.346 (r) | SLOW    |    -1.549 (r) | FAST    |            |
sys_clk   | user_sw1         | FDRE           | -        |     5.147 (r) | SLOW    |    -1.435 (r) | FAST    |            |
sys_clk   | user_sw2         | FDRE           | -        |     5.036 (r) | SLOW    |    -1.464 (r) | FAST    |            |
sys_clk   | user_sw3         | FDRE           | -        |     5.094 (r) | SLOW    |    -1.469 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.251 (r) | SLOW    |      1.889 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.706 (r) | SLOW    |      2.098 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      7.718 (r) | SLOW    |      2.111 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.546 (r) | SLOW    |      2.002 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.404 (r) | SLOW    |      1.961 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.859 (r) | SLOW    |      2.182 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.259 (r) | SLOW    |      1.897 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.401 (r) | SLOW    |      1.957 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.563 (r) | SLOW    |      1.618 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.113 (r) | SLOW    |      1.400 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.029 (r) | SLOW    |      1.843 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.713 (r) | SLOW    |      1.677 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      7.179 (r) | SLOW    |      1.895 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.263 (r) | SLOW    |      1.461 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.037 (r) | SLOW    |      1.848 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.413 (r) | SLOW    |      1.525 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.565 (r) | SLOW    |      2.023 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      6.886 (r) | SLOW    |      1.739 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.566 (r) | SLOW    |      2.030 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      6.887 (r) | SLOW    |      1.734 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     10.221 (r) | SLOW    |      3.448 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |      9.660 (r) | SLOW    |      3.039 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     11.242 (r) | SLOW    |      3.046 (r) | FAST    |               |
sys_clk   | user_led0        | FDRE           | -     |      8.115 (r) | SLOW    |      2.506 (r) | FAST    |               |
sys_clk   | user_led1        | FDRE           | -     |      8.096 (r) | SLOW    |      2.464 (r) | FAST    |               |
sys_clk   | user_led2        | FDRE           | -     |     10.159 (r) | SLOW    |      3.528 (r) | FAST    |               |
sys_clk   | user_led3        | FDRE           | -     |      9.665 (r) | SLOW    |      3.230 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.238 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.976 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.745 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.251 (r) | SLOW    |   1.889 (r) | FAST    |    1.138 |
ddram_dq[1]        |   7.706 (r) | SLOW    |   2.098 (r) | FAST    |    1.593 |
ddram_dq[2]        |   7.718 (r) | SLOW    |   2.111 (r) | FAST    |    1.605 |
ddram_dq[3]        |   7.546 (r) | SLOW    |   2.002 (r) | FAST    |    1.433 |
ddram_dq[4]        |   7.404 (r) | SLOW    |   1.961 (r) | FAST    |    1.291 |
ddram_dq[5]        |   7.859 (r) | SLOW    |   2.182 (r) | FAST    |    1.745 |
ddram_dq[6]        |   7.259 (r) | SLOW    |   1.897 (r) | FAST    |    1.146 |
ddram_dq[7]        |   7.401 (r) | SLOW    |   1.957 (r) | FAST    |    1.288 |
ddram_dq[8]        |   6.563 (r) | SLOW    |   1.618 (r) | FAST    |    0.450 |
ddram_dq[9]        |   6.113 (r) | SLOW    |   1.400 (r) | FAST    |    0.000 |
ddram_dq[10]       |   7.029 (r) | SLOW    |   1.843 (r) | FAST    |    0.916 |
ddram_dq[11]       |   6.713 (r) | SLOW    |   1.677 (r) | FAST    |    0.600 |
ddram_dq[12]       |   7.179 (r) | SLOW    |   1.895 (r) | FAST    |    1.066 |
ddram_dq[13]       |   6.263 (r) | SLOW    |   1.461 (r) | FAST    |    0.150 |
ddram_dq[14]       |   7.037 (r) | SLOW    |   1.848 (r) | FAST    |    0.924 |
ddram_dq[15]       |   6.413 (r) | SLOW    |   1.525 (r) | FAST    |    0.300 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.859 (r) | SLOW    |   1.400 (r) | FAST    |    1.745 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.680 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.565 (r) | SLOW    |   2.023 (r) | FAST    |    0.679 |
ddram_dqs_n[1]     |   6.886 (r) | SLOW    |   1.739 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.566 (r) | SLOW    |   2.030 (r) | FAST    |    0.680 |
ddram_dqs_p[1]     |   6.887 (r) | SLOW    |   1.734 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.566 (r) | SLOW    |   1.734 (r) | FAST    |    0.680 |
-------------------+-------------+---------+-------------+---------+----------+




