# VHDLcreator
create VHDL files and it is test benches


![Flow Chart](https://github.com/MhmedRjb/VHDLcreator/blob/main/WhatsApp%20Image%202024-01-22%20at%2022.18.57_ff5ab6a7.jpg)
