vhdl work "C:\mks\projectsXILINX\LAB_2\LAB_2_V6\OREST_LAB2_V6\OUTPUT_LOGIC.vhd"
