#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 23 00:02:41 2021
# Process ID: 9072
# Current directory: C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/design_1_AXI_DNA_0_0_synth_1
# Command line: vivado.exe -log design_1_AXI_DNA_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_DNA_0_0.tcl
# Log file: C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/design_1_AXI_DNA_0_0_synth_1/design_1_AXI_DNA_0_0.vds
# Journal file: C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/design_1_AXI_DNA_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_AXI_DNA_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Project/u200/project_dna_pcie/AXI_DNA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_AXI_DNA_0_0 -part xcu200-fsgd2104-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-1540] The version limit for your license is '2020.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9728 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 385.215 ; gain = 96.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_DNA_0_0' [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_AXI_DNA_0_0/synth/design_1_AXI_DNA_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'AXI_DNA_v1_0' [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/AXI_DNA_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_DNA_v1_0_S00_AXI' [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/AXI_DNA_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/AXI_DNA_v1_0_S00_AXI.v:373]
INFO: [Synth 8-638] synthesizing module 'DNA_Module' [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/DNA_read.vhd:23]
	Parameter SIM_DNA_VALUE bound to: 96'b100000000000000000000000000000001011111011101111000000000000000000000000000000000000000000000010 
	Parameter SIM_DNA_VALUE bound to: 96'b100000000000000000000000000000001011111011101111000000000000000000000000000000000000000000000010 
INFO: [Synth 8-3491] module 'DNA_PORTE2' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3053' bound to instance 'DNA_PORTE2_inst' of component 'DNA_PORTE2' [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/DNA_read.vhd:72]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORTE2' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3053]
	Parameter SIM_DNA_VALUE bound to: 96'b100000000000000000000000000000001011111011101111000000000000000000000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORTE2' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3053]
INFO: [Synth 8-226] default block is never used [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/DNA_read.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'DNA_Module' (2#1) [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/DNA_read.vhd:23]
WARNING: [Synth 8-3848] Net slv_reg0 in module/entity AXI_DNA_v1_0_S00_AXI does not have driver. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/AXI_DNA_v1_0_S00_AXI.v:107]
WARNING: [Synth 8-3848] Net slv_reg1 in module/entity AXI_DNA_v1_0_S00_AXI does not have driver. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/AXI_DNA_v1_0_S00_AXI.v:108]
WARNING: [Synth 8-3848] Net slv_reg2 in module/entity AXI_DNA_v1_0_S00_AXI does not have driver. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/AXI_DNA_v1_0_S00_AXI.v:109]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DNA_v1_0_S00_AXI' (3#1) [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/AXI_DNA_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DNA_v1_0' (4#1) [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/AXI_DNA_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_DNA_0_0' (5#1) [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_AXI_DNA_0_0/synth/design_1_AXI_DNA_0_0.v:57]
WARNING: [Synth 8-3331] design AXI_DNA_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI_DNA_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI_DNA_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI_DNA_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI_DNA_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI_DNA_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 441.109 ; gain = 152.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 441.109 ; gain = 152.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 441.109 ; gain = 152.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1490.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1490.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1494.211 ; gain = 3.289
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1494.211 ; gain = 1205.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu200-fsgd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1494.211 ; gain = 1205.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1494.211 ; gain = 1205.852
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CURR_STATE_reg' in module 'DNA_Module'
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RD" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RESET" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "COUNT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NEXT_STATE_reg' [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/DNA_read.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NEXT_STATE_reg' [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/DNA_read.vhd:93]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_reset |                               00 |                               00
                   s_dna |                               01 |                               01
                  s_done |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURR_STATE_reg' using encoding 'sequential' in module 'DNA_Module'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NEXT_STATE_reg' [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ipshared/80d1/hdl/DNA_read.vhd:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1494.211 ; gain = 1205.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DNA_Module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 9     
Module AXI_DNA_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_AXI_DNA_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_AXI_DNA_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_AXI_DNA_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_AXI_DNA_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_AXI_DNA_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_AXI_DNA_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/AXI_DNA_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/AXI_DNA_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_DNA_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_DNA_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/AXI_DNA_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_DNA_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1494.211 ; gain = 1205.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:16 . Memory (MB): peak = 1874.367 ; gain = 1586.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:16 . Memory (MB): peak = 1874.516 ; gain = 1586.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:17 . Memory (MB): peak = 1894.879 ; gain = 1606.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:21 . Memory (MB): peak = 1894.879 ; gain = 1606.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:21 . Memory (MB): peak = 1894.879 ; gain = 1606.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:21 . Memory (MB): peak = 1894.879 ; gain = 1606.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:21 . Memory (MB): peak = 1894.879 ; gain = 1606.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:21 . Memory (MB): peak = 1894.879 ; gain = 1606.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:21 . Memory (MB): peak = 1894.879 ; gain = 1606.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DNA_PORTE2 |     1|
|2     |LUT1       |     2|
|3     |LUT2       |     6|
|4     |LUT3       |     6|
|5     |LUT4       |    12|
|6     |LUT5       |     4|
|7     |LUT6       |    36|
|8     |FDRE       |   184|
|9     |FDSE       |     1|
|10    |LD         |     2|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   254|
|2     |  inst                        |AXI_DNA_v1_0         |   254|
|3     |    AXI_DNA_v1_0_S00_AXI_inst |AXI_DNA_v1_0_S00_AXI |   254|
|4     |      DNA_i                   |DNA_Module           |   135|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:21 . Memory (MB): peak = 1894.879 ; gain = 1606.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1894.879 ; gain = 553.418
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:21 . Memory (MB): peak = 1894.879 ; gain = 1606.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1961.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:31 . Memory (MB): peak = 1961.766 ; gain = 1673.406
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1961.766 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/design_1_AXI_DNA_0_0_synth_1/design_1_AXI_DNA_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI_DNA_0_0, cache-ID = 95beb5ab31de2644
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1961.766 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/design_1_AXI_DNA_0_0_synth_1/design_1_AXI_DNA_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_DNA_0_0_utilization_synth.rpt -pb design_1_AXI_DNA_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 23 00:04:29 2021...
