

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont'
================================================================
* Date:           Fri Mar 10 17:35:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  31.144 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_298_1    |        ?|        ?|         ?|          -|          -|     4|        no|
        | + VITIS_LOOP_83_1    |        ?|        ?|         ?|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_84_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 3 
5 --> 6 
6 --> 4 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.32ns)   --->   "%store_ln298 = store i3 0, i3 %i" [dilithium2/polyvec.c:298]   --->   Operation 9 'store' 'store_ln298' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln298 = br void %for.inc" [dilithium2/polyvec.c:298]   --->   Operation 10 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.34>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_29 = load i3 %i" [dilithium2/polyvec.c:298]   --->   Operation 11 'load' 'i_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln298 = trunc i3 %i_29" [dilithium2/polyvec.c:298]   --->   Operation 12 'trunc' 'trunc_ln298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.00ns)   --->   "%icmp_ln298 = icmp_eq  i3 %i_29, i3 4" [dilithium2/polyvec.c:298]   --->   Operation 13 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.34ns)   --->   "%add_ln298 = add i3 %i_29, i3 1" [dilithium2/polyvec.c:298]   --->   Operation 15 'add' 'add_ln298' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln298 = br i1 %icmp_ln298, void %for.inc.split, void %for.end" [dilithium2/polyvec.c:298]   --->   Operation 16 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln298, i8 0" [dilithium2/ntt.c:87]   --->   Operation 17 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [dilithium2/polyvec.c:296]   --->   Operation 18 'specloopname' 'specloopname_ln296' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.32ns)   --->   "%br_ln83 = br void %for.cond.i.i" [dilithium2/ntt.c:83]   --->   Operation 19 'br' 'br_ln83' <Predicate = (!icmp_ln298)> <Delay = 1.32>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln300 = ret" [dilithium2/polyvec.c:300]   --->   Operation 20 'ret' 'ret_ln300' <Predicate = (icmp_ln298)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%len = phi i9 1, void %for.inc.split, i9 %len_12, void %for.inc32.i.i"   --->   Operation 21 'phi' 'len' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%k = phi i32 256, void %for.inc.split, i32 %k_15, void %for.inc32.i.i"   --->   Operation 22 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %len, i32 8" [dilithium2/ntt.c:83]   --->   Operation 23 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_102 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 24 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %tmp_15, void %VITIS_LOOP_84_2.i.i, void %for.inc44.i.i.preheader" [dilithium2/ntt.c:83]   --->   Operation 25 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i9 %len" [dilithium2/ntt.c:78]   --->   Operation 26 'zext' 'zext_ln78' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i9 %len" [dilithium2/ntt.c:78]   --->   Operation 27 'trunc' 'trunc_ln78' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [dilithium2/ntt.c:78]   --->   Operation 28 'specloopname' 'specloopname_ln78' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.32ns)   --->   "%br_ln84 = br void %for.cond1.i.i" [dilithium2/ntt.c:84]   --->   Operation 29 'br' 'br_ln84' <Predicate = (!tmp_15)> <Delay = 1.32>
ST_3 : Operation 30 [2/2] (4.52ns)   --->   "%call_ln87 = call void @pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4, i10 %tmp, i32 %v" [dilithium2/ntt.c:87]   --->   Operation 30 'call' 'call_ln87' <Predicate = (tmp_15)> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 31 [1/1] (1.32ns)   --->   "%store_ln298 = store i3 %add_ln298, i3 %i" [dilithium2/polyvec.c:298]   --->   Operation 31 'store' 'store_ln298' <Predicate = (tmp_15)> <Delay = 1.32>

State 4 <SV = 3> <Delay = 4.95>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%start_19 = phi i32 0, void %VITIS_LOOP_84_2.i.i, i32 %start, void %for.inc29.i.i"   --->   Operation 32 'phi' 'start_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%k_15 = phi i32 %k, void %VITIS_LOOP_84_2.i.i, i32 %k_16, void %for.inc29.i.i"   --->   Operation 33 'phi' 'k_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %start_19, i32 8, i32 31" [dilithium2/ntt.c:84]   --->   Operation 34 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.04ns)   --->   "%icmp_ln84 = icmp_eq  i24 %tmp_16, i24 0" [dilithium2/ntt.c:84]   --->   Operation 35 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 2.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc32.i.i, void %VITIS_LOOP_86_3.i.i" [dilithium2/ntt.c:84]   --->   Operation 36 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (2.18ns)   --->   "%k_16 = add i32 %k_15, i32 4294967295" [dilithium2/ntt.c:85]   --->   Operation 37 'add' 'k_16' <Predicate = (icmp_ln84)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i32 %k_16" [dilithium2/ntt.c:85]   --->   Operation 38 'zext' 'zext_ln85' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zetas_addr = getelementptr i23 %zetas, i64 0, i64 %zext_ln85" [dilithium2/ntt.c:85]   --->   Operation 39 'getelementptr' 'zetas_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (2.77ns)   --->   "%zetas_load = load i8 %zetas_addr" [dilithium2/ntt.c:85]   --->   Operation 40 'load' 'zetas_load' <Predicate = (icmp_ln84)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%len_12 = shl i9 %len, i9 1" [dilithium2/ntt.c:83]   --->   Operation 41 'shl' 'len_12' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.cond.i.i" [dilithium2/ntt.c:83]   --->   Operation 42 'br' 'br_ln83' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 11.9>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [dilithium2/ntt.c:85]   --->   Operation 43 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (2.77ns)   --->   "%zetas_load = load i8 %zetas_addr" [dilithium2/ntt.c:85]   --->   Operation 44 'load' 'zetas_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_5 : Operation 45 [1/1] (1.98ns)   --->   "%zeta = sub i23 0, i23 %zetas_load" [dilithium2/ntt.c:85]   --->   Operation 45 'sub' 'zeta' <Predicate = true> <Delay = 1.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%empty_103 = trunc i32 %start_19" [dilithium2/ntt.c:84]   --->   Operation 46 'trunc' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.18ns)   --->   "%add_i_i = add i32 %start_19, i32 %zext_ln78" [dilithium2/ntt.c:84]   --->   Operation 47 'add' 'add_i_i' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (2.11ns)   --->   "%icmp_ln86 = icmp_ult  i32 %start_19, i32 %add_i_i" [dilithium2/ntt.c:86]   --->   Operation 48 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.32ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc29.i.i, void %for.body6.lr.ph.i.i" [dilithium2/ntt.c:86]   --->   Operation 49 'br' 'br_ln86' <Predicate = true> <Delay = 1.32>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %start_19" [dilithium2/ntt.c:86]   --->   Operation 50 'trunc' 'trunc_ln86' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln86 = add i9 %empty_103, i9 %len" [dilithium2/ntt.c:86]   --->   Operation 51 'add' 'add_ln86' <Predicate = (icmp_ln86)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/2] (7.19ns)   --->   "%call_ln86 = call void @pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3, i8 %trunc_ln86, i9 %add_ln86, i10 %tmp, i32 %v, i8 %trunc_ln78, i23 %zeta" [dilithium2/ntt.c:86]   --->   Operation 52 'call' 'call_ln86' <Predicate = (icmp_ln86)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.50>
ST_6 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln86 = call void @pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3, i8 %trunc_ln86, i9 %add_ln86, i10 %tmp, i32 %v, i8 %trunc_ln78, i23 %zeta" [dilithium2/ntt.c:86]   --->   Operation 53 'call' 'call_ln86' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 54 [1/1] (1.32ns)   --->   "%br_ln0 = br void %for.inc29.i.i"   --->   Operation 54 'br' 'br_ln0' <Predicate = (icmp_ln86)> <Delay = 1.32>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node start)   --->   "%j_0_lcssa_i_i = phi i32 %add_i_i, void %for.body6.lr.ph.i.i, i32 %start_19, void %VITIS_LOOP_86_3.i.i"   --->   Operation 55 'phi' 'j_0_lcssa_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (2.18ns) (out node of the LUT)   --->   "%start = add i32 %j_0_lcssa_i_i, i32 %zext_ln78" [dilithium2/ntt.c:84]   --->   Operation 56 'add' 'start' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.cond1.i.i" [dilithium2/ntt.c:84]   --->   Operation 57 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln87 = call void @pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4, i10 %tmp, i32 %v" [dilithium2/ntt.c:87]   --->   Operation 58 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln298 = br void %for.inc" [dilithium2/polyvec.c:298]   --->   Operation 59 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'store' operation ('store_ln298', dilithium2/polyvec.c:298) of constant 0 on local variable 'i' [4]  (1.32 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'load' operation ('i', dilithium2/polyvec.c:298) on local variable 'i' [7]  (0 ns)
	'add' operation ('add_ln298', dilithium2/polyvec.c:298) [11]  (1.35 ns)

 <State 3>: 4.52ns
The critical path consists of the following:
	'call' operation ('call_ln87', dilithium2/ntt.c:87) to 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4' [58]  (4.52 ns)

 <State 4>: 4.95ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', dilithium2/ntt.c:85) [30]  (0 ns)
	'add' operation ('k', dilithium2/ntt.c:85) [36]  (2.18 ns)
	'getelementptr' operation ('zetas_addr', dilithium2/ntt.c:85) [38]  (0 ns)
	'load' operation ('zetas_load', dilithium2/ntt.c:85) on array 'zetas' [39]  (2.77 ns)

 <State 5>: 12ns
The critical path consists of the following:
	'load' operation ('zetas_load', dilithium2/ntt.c:85) on array 'zetas' [39]  (2.77 ns)
	'sub' operation ('zeta', dilithium2/ntt.c:85) [40]  (1.99 ns)
	'call' operation ('call_ln86', dilithium2/ntt.c:86) to 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' [48]  (7.19 ns)

 <State 6>: 3.5ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('start') with incoming values : ('add_i_i', dilithium2/ntt.c:84) ('start', dilithium2/ntt.c:84) [51]  (1.32 ns)
	'phi' operation ('start') with incoming values : ('add_i_i', dilithium2/ntt.c:84) ('start', dilithium2/ntt.c:84) [51]  (0 ns)
	'add' operation ('start', dilithium2/ntt.c:84) [52]  (2.18 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
