Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct  7 17:46:53 2020
| Host         : LAPTOP-83LQR4HA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.820        0.000                      0                  111        0.263        0.000                      0                  111        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.820        0.000                      0                  111        0.263        0.000                      0                  111        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/M_val_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.856ns (22.082%)  route 3.021ns (77.919%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.627     5.211    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.360    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.484 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.806     7.289    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.124     7.413 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=27, routed)          1.134     8.548    dec_ctr/sel
    SLICE_X1Y14          LUT3 (Prop_lut3_I1_O)        0.152     8.700 r  dec_ctr/M_val_q[0]_i_1/O
                         net (fo=1, routed)           0.388     9.088    dec_ctr/M_val_q[0]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  dec_ctr/M_val_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.514    14.919    dec_ctr/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  dec_ctr/M_val_q_reg[0]/C
                         clock pessimism              0.273    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)       -0.249    14.908    dec_ctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.704ns (23.388%)  route 2.306ns (76.612%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.627     5.211    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.360    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.484 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.806     7.289    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.124     7.413 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=27, routed)          0.808     8.221    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.511    14.916    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X3Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.949    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.704ns (23.388%)  route 2.306ns (76.612%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.627     5.211    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.360    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.484 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.806     7.289    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.124     7.413 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=27, routed)          0.808     8.221    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.511    14.916    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X3Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.949    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.704ns (23.388%)  route 2.306ns (76.612%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.627     5.211    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.360    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.484 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.806     7.289    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.124     7.413 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=27, routed)          0.808     8.221    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.511    14.916    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X3Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.949    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.704ns (23.388%)  route 2.306ns (76.612%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.627     5.211    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.360    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.484 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.806     7.289    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.124     7.413 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=27, routed)          0.808     8.221    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.511    14.916    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X3Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.949    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.704ns (23.387%)  route 2.306ns (76.613%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.627     5.211    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.360    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.484 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.806     7.289    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.124     7.413 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=27, routed)          0.808     8.222    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.509    14.914    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism              0.297    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X3Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.971    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.704ns (23.387%)  route 2.306ns (76.613%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.627     5.211    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.360    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.484 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.806     7.289    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.124     7.413 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=27, routed)          0.808     8.222    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.509    14.914    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism              0.297    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X3Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.971    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.704ns (23.387%)  route 2.306ns (76.613%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.627     5.211    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.360    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.484 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.806     7.289    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.124     7.413 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=27, routed)          0.808     8.222    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.509    14.914    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism              0.297    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X3Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.971    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.704ns (23.387%)  route 2.306ns (76.613%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.627     5.211    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.360    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.484 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.806     7.289    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.124     7.413 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=27, routed)          0.808     8.222    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.509    14.914    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism              0.297    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X3Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.971    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.704ns (24.537%)  route 2.165ns (75.463%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.627     5.211    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.360    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.484 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.806     7.289    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.124     7.413 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=27, routed)          0.667     8.081    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X3Y16          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.512    14.917    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.950    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  6.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.589     1.533    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.793    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.858     2.048    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.105     1.638    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.590     1.534    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.794    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X3Y16          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.859     2.049    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.105     1.639    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.535    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.795    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X3Y15          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     2.050    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.105     1.640    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.588     1.532    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.792    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.857     2.047    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.105     1.637    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.535    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.795    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.903    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X3Y14          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.861     2.051    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.105     1.640    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.589     1.533    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.116     1.790    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.905 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.905    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.858     2.048    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.105     1.638    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.590     1.534    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.116     1.791    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X3Y16          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.859     2.049    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.105     1.639    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.535    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.116     1.792    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X3Y15          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     2.050    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.105     1.640    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.588     1.532    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.116     1.789    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.904 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.857     2.047    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.105     1.637    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.589     1.533    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.120     1.794    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.858     2.048    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.105     1.638    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C



