{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450946674970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450946674971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 16:44:34 2015 " "Processing started: Thu Dec 24 16:44:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450946674971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450946674971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450946674971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1450946675895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part1 " "Found entity 1: Part1" {  } { { "Part1.v" "" { Text "C:/Users/lenovo/Desktop/processor/practical 1/Part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450946677061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450946677061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/processor/hardwareprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lenovo/desktop/processor/hardwareprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 HardwareProcessor " "Found entity 1: HardwareProcessor" {  } { { "../HardwareProcessor.v" "" { Text "C:/Users/lenovo/Desktop/processor/HardwareProcessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450946677066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450946677066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/processor/processortestbench/storeram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lenovo/desktop/processor/processortestbench/storeram.v" { { "Info" "ISGN_ENTITY_NAME" "1 storeRAM " "Found entity 1: storeRAM" {  } { { "../ProcessorTestBench/storeRAM.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/storeRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450946677070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450946677070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/processor/processortestbench/register8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lenovo/desktop/processor/processortestbench/register8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register8bit " "Found entity 1: register8bit" {  } { { "../ProcessorTestBench/register8bit.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/register8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450946677075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450946677075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/processor/processortestbench/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lenovo/desktop/processor/processortestbench/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../ProcessorTestBench/RAM.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450946677080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450946677080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/processor/processortestbench/processortb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lenovo/desktop/processor/processortestbench/processortb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorTB " "Found entity 1: ProcessorTB" {  } { { "../ProcessorTestBench/ProcessorTB.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/ProcessorTB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450946677084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450946677084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/processor/processortestbench/processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lenovo/desktop/processor/processortestbench/processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_tb " "Found entity 1: Processor_tb" {  } { { "../ProcessorTestBench/Processor_tb.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/Processor_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450946677089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450946677089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/processor/processortestbench/mux2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lenovo/desktop/processor/processortestbench/mux2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_4 " "Found entity 1: mux2_4" {  } { { "../ProcessorTestBench/mux2_4.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/mux2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450946677092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450946677092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/processor/processortestbench/mux1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lenovo/desktop/processor/processortestbench/mux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2 " "Found entity 1: mux1_2" {  } { { "../ProcessorTestBench/mux1_2.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/mux1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450946677095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450946677095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/processor/processortestbench/ec2_microprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lenovo/desktop/processor/processortestbench/ec2_microprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 EC2_microprocessor " "Found entity 1: EC2_microprocessor" {  } { { "../ProcessorTestBench/EC2_microprocessor.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/EC2_microprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450946677099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450946677099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "JMPmux JMPMux DP.v(5) " "Verilog HDL Declaration information at DP.v(5): object \"JMPmux\" differs only in case from object \"JMPMux\" in the same scope" {  } { { "../ProcessorTestBench/DP.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/DP.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450946677103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/processor/processortestbench/dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lenovo/desktop/processor/processortestbench/dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Found entity 1: DP" {  } { { "../ProcessorTestBench/DP.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/DP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450946677103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450946677103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub CU.v(5) " "Verilog HDL Declaration information at CU.v(5): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450946677106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt CU.v(6) " "Verilog HDL Declaration information at CU.v(6): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450946677107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/processor/processortestbench/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lenovo/desktop/processor/processortestbench/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450946677107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450946677107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/processor/processortestbench/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lenovo/desktop/processor/processortestbench/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../ProcessorTestBench/counter.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450946677110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450946677110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/processor/processortestbench/addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lenovo/desktop/processor/processortestbench/addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../ProcessorTestBench/addsub.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/addsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450946677113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450946677113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCKOUT HardwareProcessor.v(30) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(30): created implicit net for \"CLOCKOUT\"" {  } { { "../HardwareProcessor.v" "" { Text "C:/Users/lenovo/Desktop/processor/HardwareProcessor.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450946677114 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "HardwareProcessor.v(31) " "Verilog HDL Instantiation warning at HardwareProcessor.v(31): instance has no name" {  } { { "../HardwareProcessor.v" "" { Text "C:/Users/lenovo/Desktop/processor/HardwareProcessor.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1450946677116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CU " "Elaborating entity \"CU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450946677182 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRload CU.v(37) " "Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"IRload\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450946677183 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JMPmux CU.v(37) " "Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"JMPmux\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450946677183 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCload CU.v(37) " "Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"PCload\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450946677183 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Meminst CU.v(37) " "Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"Meminst\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450946677183 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWr CU.v(37) " "Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"MemWr\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450946677184 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Asel CU.v(37) " "Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"Asel\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450946677184 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Aload CU.v(37) " "Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"Aload\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450946677184 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sub CU.v(37) " "Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"Sub\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450946677184 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Halt CU.v(37) " "Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"Halt\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450946677184 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Halt CU.v(37) " "Inferred latch for \"Halt\" at CU.v(37)" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450946677184 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sub CU.v(37) " "Inferred latch for \"Sub\" at CU.v(37)" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450946677184 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Aload CU.v(37) " "Inferred latch for \"Aload\" at CU.v(37)" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450946677184 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Asel\[0\] CU.v(37) " "Inferred latch for \"Asel\[0\]\" at CU.v(37)" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450946677184 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Asel\[1\] CU.v(37) " "Inferred latch for \"Asel\[1\]\" at CU.v(37)" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450946677184 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWr CU.v(37) " "Inferred latch for \"MemWr\" at CU.v(37)" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450946677184 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Meminst CU.v(37) " "Inferred latch for \"Meminst\" at CU.v(37)" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450946677185 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCload CU.v(37) " "Inferred latch for \"PCload\" at CU.v(37)" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450946677185 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JMPmux CU.v(37) " "Inferred latch for \"JMPmux\" at CU.v(37)" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450946677185 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRload CU.v(37) " "Inferred latch for \"IRload\" at CU.v(37)" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450946677185 "|HardwareProcessor|EC2_microprocessor:comb_28|CU:ControlUnit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRload\$latch " "Latch IRload\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[3\]~reg0" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450946677595 ""}  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450946677595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Aload\$latch " "Latch Aload\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450946677595 ""}  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450946677595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sub\$latch " "Latch Sub\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[3\]~reg0" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450946677595 ""}  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450946677595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JMPmux\$latch " "Latch JMPmux\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450946677596 ""}  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450946677596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCload\$latch " "Latch PCload\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[3\]~reg0" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450946677596 ""}  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450946677596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Meminst\$latch " "Latch Meminst\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450946677596 ""}  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450946677596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemWr\$latch " "Latch MemWr\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[3\]~reg0" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450946677596 ""}  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450946677596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Halt\$latch " "Latch Halt\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450946677596 ""}  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450946677596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Asel\[0\]\$latch " "Latch Asel\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[2\]~reg0" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450946677596 ""}  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450946677596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Asel\[1\]\$latch " "Latch Asel\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[3\]~reg0" {  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450946677597 ""}  } { { "../ProcessorTestBench/CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/ProcessorTestBench/CU.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450946677597 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lenovo/Desktop/processor/practical 1/lab2.map.smsg " "Generated suppressed messages file C:/Users/lenovo/Desktop/processor/practical 1/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1450946677713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450946677867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450946677867 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450946677905 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450946677905 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450946677905 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450946677905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450946678548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 16:44:38 2015 " "Processing ended: Thu Dec 24 16:44:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450946678548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450946678548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450946678548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450946678548 ""}
