"http://ieeexplore.ieee.org/search/searchresult.jsp?bulkSetSize=2000&queryText%3DISSCC%2C+2006+IEEE+International",2015/06/23 15:29:32
"Document Title",Authors,"Author Affiliations","Publication Title",Date Added To Xplore,"Year","Volume","Issue","Start Page","End Page","Abstract","ISSN","ISBN","EISBN","DOI",PDF Link,"Author Keywords","IEEE Terms","INSPEC Controlled Terms","INSPEC Non-Controlled Terms","MeSH Terms",Article Citation Count,Patent Citation Count,"Reference Count","Copyright Year","Online Date",Issue Date,"Meeting Date","Publisher",Document Identifier
"2006 IEEE International Solid-State Circuits Conference - Digest of Technical Papers - ISSCC","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","i","ii","The following topics are dealt with: CMOS technology; biomedical systems; oversampling analog-to-digital converters; gigabit transceivers; microprocessors; UWB transceivers; non-volatile memory; DRAM and TCAM; SRAM; display drivers; millimeter wave technology; radiofrequency integrated circuits; phase locked loops; optical communication; baseband processing and channel processing; organic devices and circuits; MEMS; RFID; clock and data recovery; wireless local area network; wireless personal area networks; logic design; low power multimedia; high performance digital circuits; intermediate frequency circuits; cellular radio; system on chip; image sensors; power management and distribution; digital to analog converters; voltage controlled oscillators; dividers; mobile television","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696021","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696021","","","CMOS integrated circuits;DRAM chips;SRAM chips;analogue-digital conversion;biomedical electronics;cellular radio;digital video broadcasting;digital-analogue conversion;frequency dividers;image sensors;low-power electronics;micromechanical devices;microprocessor chips;millimetre wave circuits;optical communication;personal area networks;phase locked loops;radiofrequency identification;radiofrequency integrated circuits;synchronisation;system-on-chip;transceivers;voltage-controlled oscillators;wireless LAN","CMOS technology;DRAM;MEMS;RFID;SRAM;TCAM;UWB transceivers;baseband processing;biomedical systems;cellular radio;channel processing;clock and data recovery;digital circuits;digital to analog converters;display drivers;dividers;image sensors;intermediate frequency circuits;logic design;micromechanical devices;microprocessors;millimeter wave technology;mobile television;nonvolatile memory;optical communication;organic circuits;oversampling analog-to-digital converters;phase locked loops;power distribution;power management;radiofrequency identification;radiofrequency integrated circuits;solid-state circuits;system on chip;voltage controlled oscillators;wireless local area network;wireless personal area networks","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"IEEE International Solid-State Circuits Conference (ISSCC 2006)","","","Semiconductor Manufacturing, IEEE Transactions on","20050808","2005","18","3","472","472","Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers.","0894-6507","","","10.1109/TSM.2005.855576","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1492466","","","","","","0","","","","","Aug. 2005","","IEEE","IEEE Journals & Magazines"
"IEEE International Solid-State Circuits Conference (ISSCC 2006)","","","Solid-State Circuits, IEEE Journal of","20050725","2005","40","8","1772","1772","Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers.","0018-9200","","","10.1109/JSSC.2005.854426","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1487622","","","","","","0","","","","","Aug. 2005","","IEEE","IEEE Journals & Magazines"
"Dual-antenna phased-array UWB transceiver in 0.18/spl mu/m CMOS","Lo, S.; Sever, I.; Ssu-Pin Ma; Jang, P.; Zou, A.; Arnott, C.; Ghatak, K.; Schwartz, A.; Huynh, L.; Nguyen, T.","Tzero Technol., Sunnyvale, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","388","397","A dual-antenna UWB transceiver in 0.18mum CMOS for mode 1 OFDM applications employs the techniques of antenna diversity and integrated RF selectivity. The packaged device achieves an overall NF of 4.7dB, an IIP3 of -0.8dBm, a TX P1dB of 3.1dBm, and an EVM of -27.2dB for 480Mb/s. The transmit output spectrum is fully compliant with FCC mask for UWB without any external BPF","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696070","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696070","","Attenuation;Band pass filters;Baseband;Diversity reception;Frequency;Receiving antennas;Robustness;Streaming media;Transceivers;Tunable circuits and devices","CMOS integrated circuits;OFDM modulation;antenna phased arrays;transceivers;ultra wideband technology","0.18 micron;4.7 dB;CMOS;OFDM applications;antenna diversity;dual-antenna UWB transceiver;integrated RF selectivity","","5","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Self-Resonant MEMS-based Electrostatic Field Sensor with 4V/m/Hz Sensitivity","Denison, T.; Jinbo Kuang; Shafran, J.; Judy, M.; Lundberg, K.","Medtronic, Fridley, MN","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1121","1130","An electric-field sensor is presented for applications such as xerography. The sensor architecture combines a vibrating MEMS structure with synchronous detection-based electronics. Prototyped in a MEMS process, the noise floor is 4.0V/m/radicHz and the INL is 20V/m over a range of +/-700kV/m, an order-of-magnitude improvement over existing MEMS devices","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696157","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696157","","Circuits;Electrostatics;Feedback;Force sensors;Geophysical measurements;Micromechanical devices;Resonance;Resonant frequency;Sensor arrays;Voltage","electric fields;electric sensing devices;electrophotography;micromechanical resonators","electric-field sensor;electrostatic field sensor;self-resonant MEMS;sensor architecture;synchronous detection-based electronics;vibrating MEMS structure;xerography applications","","4","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 2.6GHz Dual-Core 64bx86 Microprocessor with DDR2 Memory Support","Golden, M.; Arekapudi, S.; Dabney, G.; Haertel, M.; Hale, S.; Herlinger, L.; Kim, Y.; McGrath, K.; Palisetti, V.; Singh, M.","Adv. Micro Devices, Sunnyvale, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","325","332","A microprocessor featuring 2 Hammer cores and an on-chip DDR2 memory controller implements Pacifica architectural support for virtualization. It is fabricated in a 90nm triple-V<sub>t</sub> partially-depleted SOI process with 9 layers of copper interconnect. The chip achieves a clock frequency of 2.6GHz at 1.35V while dissipating 95W","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696063","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696063","","Clocks;Control systems;Copper;Frequency;Logic arrays;Microprocessors;Repeaters;Routing;Signal design;Timing","DRAM chips;copper;integrated circuit interconnections;microprocessor chips;system-on-chip","1.35 V;2.6 GHz;90 nm;95 W;DDR2 memory controller;Pacifica architectural support;copper interconnect;microprocessor;partially-depleted SOI process;virtualization","","7","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Low Flicker-Noise Quadrature Mixer Topology","Pullela, R.S.; Sowlati, T.; Rozenblit, D.","Skyworks Solutions, Irvine, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1870","1879","A mixer topology that improves NF at low offset frequencies by reducing 1/f noise contributions is fabricated in 0.13mum CMOS. The NF at 10kHz is 9dB, which is 9dB less than a conventional mixer. The mixer also has 2dB higher gain, improved quadrature matching, higher IP2, straightforward implemention, and is robust over PVT","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696244","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696244","","1f noise;Delay;Frequency;Low-frequency noise;Mixers;Noise cancellation;Noise reduction;Switches;Topology;Voltage","1/f noise;CMOS integrated circuits;flicker noise;integrated circuit noise;mixers (circuits);network topology","0.13 micron;1/f noise;10 kHz;9 dB;CMOS process;low flicker noise;quadrature matching;quadrature mixer topology","","13","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An Integrated Magnetic Sensor with Two Continuous-Time /spl Delta//spl Sigma/-Converters and Stress Compensation Capability","Motz, M.; Udo Ausserlechner; Scherr, W.; Schaffer, B.","Infineon, Villach","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1151","1160","A linear 4kHz Hall sensor in 0.6mum BiCMOS has digital 3rd-order temperature compensation, a DR of 90dB and an offset of 50muT. It uses a chopped 3rd-order multibit CT-DeltaSigma ADC including an up/down counter loop and bandgap-based compensation for stability and accuracy. Digital compensation of sensitivity drift caused by package-induced stress is provided","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696160","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696160","","Capacitors;Feedback;Frequency;Magnetic sensors;Magnetic separation;Oscillators;Resistors;Stability;Stress;Transconductance","BiCMOS integrated circuits;analogue-digital conversion;compensation;continuous time systems;delta-sigma modulation;magnetic sensors","0.6 micron;4 kHz;50 muT;BiCMOS;Hall sensor;bandgap-based compensation;continuous-time converters;delta-sigma converters;digital compensation;magnetic sensor;package-induced stress;stress compensation;third-order temperature compensation;up/down counter loop","","4","9","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 4Gb 2b/cell NAND Flash Memory with Embedded 5b BCH ECC for 36MB/s System Read Throughput","Micheloni, R.; Ravasio, R.; Marelli, A.; Alice, E.; Altieri, V.; Bovino, A.; Crippa, L.; Di Martino, E.; D'Onofrio, L.; Gambardella, A.; Grillea, E.; Guerra, G.; Kim, D.; Missiroli, C.; Motta, I.; Prisco, A.; Ragone, G.; Romano, M.; Sangalli, M.; Sauro, P.; Scotti, M.; Won, S.","STMicroelectronics, Agrate Brianza","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","497","506","A 4Gb 2b/cell NAND flash memory designed in a 90nm CMOS technology incorporates a 25MHz BCH ECC architecture, correcting up to 5 errors over a flexible data field (1B to 2102B). Two alternative Chien circuits are used depending on the number of errors (1 to 5) thus minimizing latency time. ECC area overhead is less than 1%","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696082","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696082","","Buffer storage;Costs;Digital audio players;Error correction;Error correction codes;Hardware;Microcontrollers;Polynomials;Throughput;Universal Serial Bus","CMOS memory circuits;NAND circuits;embedded systems;flash memories","25 MHz;36 Mbit/s;90 nm;CMOS technology;Chien circuits;NAND flash memory;embedded 5b BCH ECC;latency time;system read throughput","","14","3","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Fully Integrated UWB PHY in 0.13/spl mu/m CMOS","Aytur, T.; Han-Chang Kang; Mahadevappa, R.; Altintas, M.; Brink, S.; Diep, T.; Cheng-Chung Hsu; Feng Shi; Fei-Ran Yang; Chao-Cheng Lee; Ran-Hong Yan; Razavi, B.","Realtek, Irvine, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","418","427","A direct-conversion RF transceiver and digital PHY are integrated in a single 0.13mum digital CMOS chip. Designed for UWB OFDM operation as proposed by the WiMedia Alliance, the device supports both fixed and frequency-hopped modes in the band of 3.1 to 4.8GHz. The RF transceiver draws 100mA in receive mode and 70mA in transmit mode, and the complete chip occupies 17mm<sup>2</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696073","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696073","","Baseband;Clocks;Coupling circuits;Decoding;Modulation coding;OFDM;Physical layer;Radio frequency;Transceivers;Voltage","CMOS digital integrated circuits;OFDM modulation;transceivers;ultra wideband technology","0.13 micron;100 mA;3.1 to 4.8 GHz;70 mA;UWB OFDM operation;WiMedia Alliance;digital CMOS chip;digital PHY;direct-conversion RF transceiver","","9","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Wireless Bio-MEMS Sensor for C-Reactive Protein Detection Based on Nanomechanics","Chen, C.-H.; Hwang, R.-Z.; Huang, L.-S.; Lin, S.; Chen, H.-C.; Yang, Y.-C.; Lin, Y.-T.; Yu, S.-A.; Wang, Y.-H.; Chou, N.-K.; Lu, S.S.","Nat. Taiwan Univ., Taipei","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2298","2307","A quick (<30min.), label-free detection of disease-related C-reactive proteins (CRP) is achieved using a 200mum MEMS microcantilever housed in a 7times7mm<sup>2</sup> reaction chamber. The deflection of the cantilever due to specific CRP/anti-CRP binding is detected using a position-sensitive photodiode and the converted bio-signal is transmitted by a wireless ASK transceiver IC fabricated in a 0.18mum CMOS process. CRP concentrations from 1mug/mL to 500mug/mL can be detected. A 0.2Hz 1V ac signal is applied to the bio-MEMS sensor to unbind CRP from the cantilever for reuse","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696292","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696292","","Amplitude shift keying;Biosensors;CMOS integrated circuits;CMOS process;Micromechanical devices;Photodiodes;Position sensitive particle detectors;Proteins;Transceivers;Wireless sensor networks","biosensors;cantilevers;microsensors;photodiodes;proteins","0.18 micron;0.2 Hz;1 V;200 micron;C-reactive protein detection;CMOS process;CRP concentrations;MEMS microcantilever;MEMS sensor;biosensor;biosignal;label-free detection;nanomechanics;position-sensitive photodiode;reaction chamber;wireless ASK transceiver;wireless sensor","","10","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 20Gb/s Embedded Clock Transceiver in 90nm CMOS","Casper, B.; Jaussi, J.; O'Mahony, F.; Mansuri, M.; Canagasaby, K.; Kennedy, J.; Yeung, E.; Mooney, R.","Intel Labs, Hillsboro, OR","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1334","1343","A forwarded clock I/O link in 90nm CMOS is capable of passing data at 20Gb/s over 7-inches of FR4 with 2 sockets and packages at a power dissipation of less than 12mW/Gb/s. Passive distribution and AC coupling of the forwarded clock are used to achieve 820 fs<sub>rms</sub> of sample-time uncertainty. Nyquist rate channel losses in excess of -15dB are compensated using a combination of 4-tap transmit equalization and receiver continuous-time equalization","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696181","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696181","","Capacitors;Charge pumps;Clocks;Decoding;Phase locked loops;Sampling methods;Transceivers;Uncertainty;Voltage;Voltage-controlled oscillators","CMOS integrated circuits;clocks;equalisers;transceivers","20 Gbit/s;4-tap transmit equalization;7 in;90 nm;AC coupling;CMOS;FR4;I/O link;forwarded clock transceiver;nyquist rate channel losses;passive distribution;receiver continuous-time equalization;sample-time uncertainty","","2","5","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput","Takeuchi, K.; Kameda, Y.; Fujimura, S.; Otake, H.; Hosono, K.; Shiga, H.; Watanabe, Y.; Futatsuyama, T.; Shindo, Y.; Kojima, M.; Iwai, M.; Shirakawa, M.; Hatakeyama, K.; Tanaka, S.; Kamei, T.; Fu, J.Y.; Cernea, A.; Li, Y.; Higashitani, M.; Hemink, G.; Sato, S.; Oowada, K.; Shih-Chung Lee; Wan, J.; Lutze, J.; Tsao, S.; Mofidi, M.; Sakurai, K.; Tokiwa, N.; Waki, H.; Nozawa, Y.; Kanazawa, K.; Ohshima, S.","Toshiba, Yokohama","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","507","516","Fabricated in 56nm CMOS technology, an 8Gb multi-level NAND Flash memory occupies 98.8mm<sup>2</sup>, with a memory cell size of 0.0075mum/b. The 10MB/s programming and 93ms block copy are also realized by introducing 8kB page, noise-cancellation circuits, external page copy and the dual V<sub>DD</sub> scheme enabling efficient use of 1MB blocks","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696083","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696083","","Cellular phones;Circuit noise;Clocks;Digital audio players;Digital cameras;Image sensors;Motion pictures;Pixel;Throughput;Universal Serial Bus","CMOS memory circuits;NAND circuits;flash memories","10 Mbit/s;56 nm;8 Gbit;CMOS technology;dual V<sub>DD</sub> scheme;external page copy;multi level NAND flash memory;noise-cancellation circuits;program throughput","","2","62","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 4b/cell NROM 1Gb Data-Storage Memory","Polansky, Y.; Lavan, A.; Sahar, R.; Dadashev, O.; Betser, Y.; Cohen, G.; Maayan, E.; Eitan, B.; Ful-Long Ni; Yen-Hui Joseph Ku; Chih-Yuan Lu; Tim Chang-Ting Chen; Chun-Yu Liao; Chin-Hung Chang; Chung-Kuang Chen; Wen-Chiao Ho; Yite Shih; WenChi Ting; Wenpin Lu","Saifun Semicond., Netanya","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","448","458","A 4b/cell 1Gb data flash based on a low-cost NROM process technology is achieved. The design includes a two-phase programming algorithm for supporting a fast and accurate threshold-voltage control. The read scheme incorporates a simple error-detection mechanism combined with an accurate drain-side sensing circuit with a built-in offset cancellation","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696077","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696077","","Capacitors;Costs;Dielectrics;Manufacturing processes;Microcontrollers;Nonvolatile memory;Parallel programming;Radio access networks;Read only memory;Semiconductor device manufacture","fault diagnosis;flash memories;integrated circuit design;logic design;read-only storage","NROM;data flash;data storage memory;drain side sensing circuit;error detection mechanism;offset cancellation;read scheme;threshold voltage control;two phase programming","","5","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 240ps 64b carry-lookahead adder in 90nm CMOS","Kao, S.; Zlatanovici, R.; Nikolic, B.","California Univ., Berkeley, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1735","1744","A 64b adder with a single-execution cycle time of 250ps is fabricated in a 90nm CMOS technology. The adder is designed using an energy-delay optimization framework that can rapidly optimize different microarchitectures in the energy-delay space. The microarchitecture with the lowest delay, a sparse radix-4 Ling parallel prefix tree, is chosen. The carry tree uses footless domino logic to minimize delay while the non-critical paths use minimum-size static logic to reduce energy. The adder consumes 311mW from a 1V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696230","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696230","","Added delay;Adders;CMOS technology;Capacitance;Circuit synthesis;Circuit testing;Design optimization;Energy efficiency;Equations;Microprocessors","CMOS logic circuits;adders;carry logic;logic design","1 V;250 ps;311 mW;64 bit;90 nm;CMOS technology;carry tree;carry-lookahead adder;footless domino logic;sparse radix-4 Ling parallel prefix tree;static logic","","5","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"SE7 Sensors On The Move","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1572","1573","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696210","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696210","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"MEMS and Sensors","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1099","1100","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696154","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696154","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An 8Gb/s/pin 9.6ns Row-Cycle 288Mb Deca-Data Rate SDRAM with an I/O Error-Detection Scheme","Kyu-Hyoun Kim; Uksong Kang; Hoe-Ju Chung; Duk-Ha Park; Woo-Seop Kim; Young-Chan Jang; Moonsook Park; Hoon Lee; Jin-Young Kim; Jung Sunwoo; Hwan-Wook Park; Hyun-Kyung Kim; Su-Jin Chung; Jae-Kwan Kim; Hyung-Seuk Kim; Kee-won Kwon; Young-Taek Lee; Joo Sun Choi; Changhyun Kim","Samsung Electron., Hwasung","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","527","536","A 288Mb deca-data rate SDRAM with an I/O error-detection scheme is developed. Deca-data rate is proposed to include CRC for the higher data-rate beyond 5Gb/s/pin using a conventional DRAM process. Several techniques, including an area-efficient cell array consisting oftwo6F2 cells are adopted to enhance the core cycle speed. Measurement results show that the chip has a peak read or write bandwidth of 6.4GB/S and row-cycle time (tRC) of 9.6ns with a 1.6V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696089","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696089","","Clocks;Consumer electronics;Cyclic redundancy check;Frequency;Logic;Network servers;Random access memory;SDRAM;Sun;Timing","DRAM chips;error detection","1.6 V;288 Mbit;8 Gbit/s;9.6 ns;CRC;I-O error detection;SDRAM;area-efficient cell array;core cycle speed;deca-data rate","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Analog Techniques","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1344","1345","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696182","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696182","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An integrated VCSEL driver for 10Gb ethernet in 0.13/spl mu/m CMOS","Rabii, S.; Acharya, N.; Chau, P.; Dao, J.; Feldman, A.; Liaw, H.-J.; Liu, D.; Loinaz, M.; Luschas, M.; Salleh, A.; Sheth, S.; Sidiropoulos, S.; Stark, D.; Verma, S.","Aeluros, Mountain View, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","930","939","A 10.3Gb/s VCSEL driver is integrated with a complete Ethernet transceiver in a standard 0.13mum CMOS process. When driving a VCSEL differentially, the resulting optical eye exceeds the 10Gb/s Ethernet mask by 35%. Intended for short-reach applications, the driver dissipates 85mW from 1.2V and occupies 0.15mm<sup>2</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696134","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696134","","Distributed feedback devices;Driver circuits;Ethernet networks;Impedance;Optical feedback;Optical modulation;Packaging;Power transmission lines;Surface emitting lasers;Vertical cavity surface emitting lasers","CMOS integrated circuits;driver circuits;local area networks;surface emitting lasers;transceivers","0.13 micron;1.2 V;10 Gbit/s;85 mW;CMOS integrated circuit;Ethernet mask;Ethernet transceiver;integrated VCSEL driver","","4","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 100mW 9.6Gb/s Transceiver in 90nm CMOS for Next-Generation Memory Interfaces","Prete, E.; Scheideler, D.; Sanders, A.","Infineon, Munich","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","253","262","An architecture for next-generation memory interface is demonstrated using 90nm bulk silicon to provide a 2-tap emphasized TX with <19ps jitter at 9.6Gb/s. The circuit uses a programmable PLL to track jitter up to 200MHz. The transceiver consumes 100mW from a 1V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696055","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696055","","Bandwidth;Circuits;Clocks;Detectors;Filters;Jitter;Phase detection;Phase locked loops;Power system reliability;Transceivers","CMOS integrated circuits;clocks;jitter;low-power electronics;phase locked loops;transceivers","1 V;100 mW;9.6 Gbit/s;90 nm;CMOS;jitter;memory interfaces;programmable PLL;transceiver","","9","5","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A UMTS-complaint fully digitally controlled oscillator with 100Mhz fine-tuning range in 0.13/spl mu/m CMOS","Pittorino, T.; Chen, Y.; Neubauer, V.; Mayer, T.; Maurer, L.","Linz Univ.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","770","779","A 0.13mum CMOS fully digitally controlled oscillator is presented. Running at 2GHz, it draws 3.2mA from a 2.5V supply and has a phase noise of -118dBc/Hz at 1MHz offset, as required for UMTS oscillators. A tuning range from 3.45 to 4.45GHz is achieved by using binary-weighted and thermometer-coded switchable capacitors, which allow a maximum frequency step of 200kHz","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696116","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696116","","3G mobile communication;CMOS digital integrated circuits;Digital control;Energy consumption;MIM capacitors;Oscillators;Phase locked loops;Phase noise;Tuning;Varactors","3G mobile communication;CMOS integrated circuits;MMIC oscillators;circuit tuning;phase noise;switched capacitor networks","0.13 micron;100 MHz;2 GHz;2.5 V;200 kHz;3.2 mA;3.45 to 4.45 GHz;CMOS fully digitally controlled oscillator;UMTS;phase noise;thermometer-coded switchable capacitors;tuning range","","5","4","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Redefinition of Write Margin for Next-Generation SRAM and Write-Margin Monitoring Circuit","Takeda, K.; Ikeda, H.; Hagihara, Y.; Nomura, M.; Kobatake, H.","NEC, Sagamihara","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2602","2611","We redefine write margin in order to be able to quantify the effect of both PVT variation and write-margin improvement. A write-margin monitoring circuit based on this definition is implemented in a 90nm CMOS process. This circuit can be applied to an SRAM power supply circuit to improve the write margin","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696326","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696326","","Circuits;Inverters;MOSFETs;Monitoring;National electric code;Performance evaluation;Random access memory;Temperature;Testing;Threshold voltage","CMOS memory circuits;SRAM chips;power supply circuits","90 nm;CMOS process;PVT variation;SRAM power supply circuit;next-generation SRAM;write margin redefinition;write-margin monitoring circuit","","19","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 10b 10GHz digitlly controlled LC oscillator in 65nm CMOS","Da Dalt, N.; Kropf, C.; Burian, M.; Hartig, T.; Eul, H.","Infineon, Villach","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","669","678","A digitally controlled LC oscillator (DCO) is integrated in a digital 65nm CMOS technology. The frequency can be fine tuned with 10b from 9.87 to 10.92GHZ (10%) with a frequency step of 1.03MHz/LSB. The DCO draws 3.0mA from a 1.1V supply and achieves a phase noise of -102dBc/Hz at 1MHz offset (FOM=-177.2dBc/Hz)","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696105","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696105","","Atherosclerosis;Frequency conversion;Frequency measurement;Latches;Noise measurement;Oscillators;Phase measurement;Phase noise;Tuning;Varactors","CMOS integrated circuits;MMIC oscillators;nanotechnology","1.1 V;10 bit;3 mA;65 nm;9.87 to 10.92 GHz;DCO;digital CMOS technology;digitally controlled LC oscillator","","10","5","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"mm-Wave and Beyond","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","627","628","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696100","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696100","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 20gb/s 1:4 DEMUX without inductors in 0.13/spl mu/m CMOS","Byung-Guk Kim; Lee-Sup Kim; Sangjin Byun; Yu, H.","KAIST, Daejeon","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2152","2159","A 20Gb/s 1:4 DEMUX is implemented in a 0.13mum CMOS technology. The chip has no inductors and features a coupled latch with shared-current-source and buffer-insertion scheme, a divide-by-2 circuit with a static frequency divider, and a DLL. The measured eye-opening width and height are 71.3% and 52%, respectively. The 1.05times0.92mm <sup>2</sup> chip consumes 210mW from a 1.2V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696275","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696275","","Bandwidth;CMOS technology;Circuits;Clocks;Delay;Energy consumption;Frequency conversion;Inductors;Latches;Timing","CMOS integrated circuits;delay lock loops;demultiplexing equipment;frequency dividers","0.13 micron;1.2 V;20 Gbit/s;210 mW;CMOS technology;DEMUX;buffer-insertion scheme;coupled latch;delay lock loops;demultiplexer;divide-by-2 circuit;shared-current-source;static frequency divider","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 64b adder using self-calibrating differential output prediction logic","Chong, K.H.; McMurchie, L.; Sechen, C.","Washington Univ., Seattle, WA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1745","1754","A 64b adder based on self-calibrating differential output-prediction logic is fabricated in a 0.13mum 1.2V process. This aggressive dynamic logic circuit family is enhanced with self-calibrating local clock generation using dual-rail completion detection. It has a normalized worst-case delay of 238ps (3.9 FO4 inverter delays) and consumes 30pJ per operation, which is 1.8times faster and 2times lower in energy than previously published 64b adder results, which were based on domino logic","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696231","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696231","","Adders;Clocks;Delay;Driver circuits;Energy consumption;Energy efficiency;Logic design;Pulse inverters;Robustness;Signal generators","CMOS logic circuits;adders;logic design","0.13 micron;1.2 V;238 ps;64 bit;adder design;differential output prediction logic;domino logic;dual-rail completion detection;local clock generation;logic circuits","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Signal-Integrity Self-Test Concept for Debugging Nanometer CMOS ICs","Petrescu, V.; Pelgrom, Marcel; Veendrick, H.; Pavithran, P.; Wieling, J.","Philips Res. Labs., Eindhoven","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2220","2229","A fully integrated signal-integrity self-test concept is implemented in a 90nm CMOS process. The outputs of different analog monitors are locally converted to digital form and then transported through a test-compatible scan chain. The temperature monitor has 4b resolution. The supply-noise monitor detects 10ps-wide pulses of 20mV. The total area overhead is <0.1%","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696283","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696283","","Built-in self-test;CMOS digital integrated circuits;Circuit noise;Debugging;Diodes;Power measurement;Power supplies;Semiconductor device noise;Temperature;Voltage","CMOS integrated circuits;boundary scan testing;built-in self test;integrated circuit testing;nanoelectronics","20 mV;90 nm;nanometer CMOS integrated circuits;signal-integrity self-test;supply-noise monitor;temperature monitor;test-compatible scan chain","","4","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Index to Authors","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2636","2639","The author index contains an entry for each author and coauthor included in the proceedings record.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696332","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696332","","Indexes","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 4.5mW Closed-Loop /spl Delta//spl Sigma/ Micro-Gravity CMOS-SOI Accelerometer","Babak Vakili Amini; Reza Abdolvand; Farrokh Ayazi","Georgia Inst. of Technol., Atlanta, GA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1101","1110","A force-rebalanced high-order DeltaSigma micro-g accelerometer has been implemented in CMOS-SOI. The measured acceleration resolution is 4mug/radicHz, which is equivalent to a capacitive resolution of 2aF with a dynamic range of 95dB at 20Hz (resolution BW=3Hz). Measured sensitivity is 5pF/g (gain of 30V/g). The IC consumes 4.5mW from a 3V supply and uses 2.25mm<sup>2</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696155","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696155","","Acceleration;Accelerometers;Application software;Dynamic range;Force feedback;Gravity;Integrated circuit noise;Noise measurement;Portable computers;Vibration measurement","CMOS integrated circuits;accelerometers;delta-sigma modulation;silicon-on-insulator","3 V;4.5 mW;acceleration resolution;closed-loop DeltaSigma accelerometer;force-rebalanced;micro-gravity CMOS-SOI accelerometer","","1","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 1.2V Dual-Mode GSM/WCDMA - Modulator in 65nm CMOS","Jarvinen, J.; Halonen, K.","Helsinki Univ. of Technol., Espoo","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1972","1981","A dual-mode DeltaSigma ADC for a GSM/WCDMA direct-conversion receiver is implemented in a standard 65nm digital CMOS process and has a core area of 0.1mm<sup>2</sup>. With sampling frequencies of 48MHz and 96MHz, the ADC achieves peak SNDRs of 84dB and 49dB over the 100kHz GSM band and 1.92MHz WCDMA band, respectively. It draws 2.75mA in GSM mode and 3mA in WCDMA mode from a 1.2V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696255","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696255","","Capacitors;Circuits;Clocks;Energy consumption;Feedback;GSM;Multiaccess communication;Sampling methods;Switches;Voltage","CMOS digital integrated circuits;analogue-digital conversion;cellular radio;code division multiple access;delta-sigma modulation;radio receivers","1.2 V;1.92 MHz;2.75 mA;3 mA;65 nm;GSM;digital CMOS process;direct-conversion receiver;dual-mode delta-sigma analogue-digital conversion;wideband code division multiple access","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An asynchronous array of simple processors for dsp applications","Zhiyi Yu; Meeuwsen, M.; Apperson, R.; Sattari, O.; Lai, M.; Webb, J.; Work, E.; Mohsenin, T.; Singh, M.; Baas, B.","California Univ., Davis, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1696","1705","An array of simple programmable processors designed for DSP applications is implemented in 0.18mum CMOS and contains 36 asynchronously clocked independent processors. The processors operate at 475MHz, and each processor has a maximum power of 144mW at 1.8V and occupies 0.66 mm<sup>2</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696225","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696225","","Circuits;Clocks;Computer architecture;Digital signal processing;Embedded computing;Energy efficiency;Frequency;Local oscillators;Multimedia communication;Process design","CMOS integrated circuits;microprocessor chips;parallel processing;programmable circuits;signal processing","0.18 micron;1.8 V;144 mW;475 MHz;CMOS process;asynchronous array processors;digital signal processing;programmable processors","","9","6","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 10Gb/s CMOS AGC Amplifier with 35dB Dynamic Range for 10Gb Ethernet","Chih-Fan Liao; Shen-Iuan Liu","Nat. Taiwan Univ., Taipei","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2092","2101","A 10Gb/s AGC amplifier is implemented in 0.18mum CMOS technology. The circuit uses a linear-in-dB controlled VGA with 58dB tuning range. For input swings from 18mV<sub>pp</sub> to 1V<sub>pp</sub>, the output swing is 430mV<sub>pp</sub> within +0.4 to -0.8dB variations. The measured dynamic range is 35dB with BER <10 <sup>-12</sup>. The AGC consumes 54mW from a 1.8V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696269","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696269","","Bandwidth;CMOS technology;Degradation;Delay;Dynamic range;Equalizers;Ethernet networks;Finite impulse response filter;Linearity;Voltage control","CMOS integrated circuits;amplifiers;automatic gain control;wireless LAN","0.18 micron;1.8 V;10 Gbit;10 Gbit/s;430 mV;54 mW;CMOS AGC amplifier;CMOS technology;Ethernet;automatic gain control;linear-in-dB controlled VGA;variable gain amplifier","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Passive UHF RFID Tag LSI with 36.6% Efficiency CMOS-Only Rectifier and Current-Mode Demodulator in 0.35/spl mu/m FeRAM Technology","Nakamoto, H.; Yamazaki, D.; Yamamoto, T.; Kurata, H.; Yamada, S.; Mukaida, K.; Ninomiya, T.; Ohkawa, T.; Masui, S.; Gotoh, K.","Fujitsu Labs., Kawasaki","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1201","1210","A passive UHF RFID tag LSI in 0.35mum CMOS with 2kb FeRAM enables the 2.9-times higher 32b read-and-write throughput over an EEPROM-based tag. A CMOS full-wave rectifier improves the power efficiency from 16.6% up to 36.6% by lossless internal V<sub>th</sub> cancellation and mirror stack architecture. A current-mode ASK demodulator converts the 15% power modulation into linear current signal over a 27dB dynamic range of the incoming power","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696166","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696166","","CMOS technology;Demodulation;Ferroelectric films;Large scale integration;Mirrors;Nonvolatile memory;Passive RFID tags;Random access memory;Rectifiers;Throughput","CMOS integrated circuits;UHF circuits;amplitude shift keying;current-mode circuits;demodulators;large scale integration;radiofrequency identification;random-access storage;rectifying circuits","0.35 micron;2 kByte;32 bit;CMOS full-wave rectifier;EEPROM-based tag;FeRAM technology;LSI;current-mode ASK demodulator;lossless internal cancellation;mirror stack architecture;passive UHF RFID;power efficiency;power modulation","","16","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 4GS/s 4b Flash ADC in 0.18/spl mu/m CMOS","Sunghyun Park; Palaskas, Y.; Flynn, M.P.","Michigan Univ., Ann Arbor, MI","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2330","2339","A 0.18mum CMOS 4GS/s non-interleaved 4b flash ADC is presented. A comparator with a 32times32mum<sup>2</sup> on-chip inductor extends sampling rate without extra power consumption. DAC trimming and comparator redundancy reduce DNL and INL to less than 0.15LSB and 0.24LSB, respectively. The measured ENOB is 3.84b and 3.48b at 3GS/s and 4GS/s, respectively. The ADC achieves a BER of less than 10<sup>-8</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696296","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696296","","Linearity;Solid state circuits","CMOS integrated circuits;analogue-digital conversion;comparators (circuits);error statistics;inductors","0.18 micron;4 bit;CMOS integrated circuits;DAC trimming;comparator;flash analog-to-digital converter;on-chip inductor","","4","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 1.8GHz Spur-Cancelled Fractional-N Frequency Synthesizer with LMS-Based DAC Gain Calibration","Gupta, M.; Bang-Sup Song","California Univ., San Diego, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1922","1931","A 1.8GHz wideband fractional-N synthesizer achieves the phase noise of an integer-N PLL using a noise-cancellation DAC calibrated with an adaptive LMS spur correlation technique. It exhibits in-band and integrated phase noises of -98dBc/Hz and 0.8deg, respectively. The chip in 0.18mum CMOS occupies 2mm<sup>2</sup>, and consumes 29mW at 1.8V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696250","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696250","","Calibration;Filters;Frequency synthesizers;Least squares approximation;Linearity;Noise shaping;Phase frequency detector;Phase locked loops;Voltage;Voltage-controlled oscillators","CMOS integrated circuits;UHF frequency convertors;UHF integrated circuits;digital-analogue conversion;frequency synthesizers;phase locked loops;phase noise","0.18 micron;1.8 GHz;1.8 V;29 mW;CMOS fractional-N frequency synthesizer;CMOS technology;DAC gain calibration;digital-analogue conversion;integrated phase noise;noise-cancellation DAC;phase locked loops;spur correlation","","7","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"RF/IF circuits","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1798","1799","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696236.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696236","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696236","","CMOS process;Calibration;Circuit noise;Dynamic range;Filtering;Noise cancellation;Power harmonic filters;Radio frequency;Radio transmitters;Wireless LAN","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"1.83ps-Resolution CMOS Dynamic Arbitrary Timing Generator for >4GHz ATE Applications","Okayasu, T.; Suda, M.; Yamamoto, K.; Kantake, S.; Sudou, S.; Watanabe, D.","Advantest, Gunma","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2122","2131","A high-speed high-precision dynamic arbitrary timing generator, fabricated in a 0.18mum CMOS process, for >4GHz ATE applications is demonstrated. It exhibits a maximum operating frequency of 1.066 and 4.266GHz (multiplexed mode), a timing resolution of 1.83ps, an INL of <plusmn4ps excluding the calibration RAM, and a random jitter of <0.7ps<sub>rms</sub>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696272","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696272","","CMOS technology;Calibration;Clocks;Delay;Feedback circuits;Frequency;Switching circuits;Temperature;Timing jitter;Voltage","CMOS integrated circuits;automatic test equipment;integrated circuit testing;timing circuits","0.18 micron;1.066 GHz;1.83 ps;4.266 GHz;CMOS dynamic arbitrary timing generator;CMOS process;automatic test equipment;high-precision dynamic arbitrary timing generator;timing resolution","","7","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Nyquist ADCs","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","780","781","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696117","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696117","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 77GHz 4-Element Phased Array Receiver with On-Chip Dipole Antennas in Silicon","Babakhani, A.; Guan, X.; Komijani, A.; Natarajan, A.; Hajimiri, A.","California Inst. of Technol., Pasadena, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","629","638","On-chip antennas are used in a fully integrated phased-array receiver at 77GHz. The complete down-conversion, power-combining, and phase-generation functions are integrated in silicon with no external mm-wave electrical connections. Each of the 4 receiver elements has 41dB of gain with a NF of 8dB with a system BW of 3GHz","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696101","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696101","","Antenna arrays;Dielectric substrates;Dipole antennas;Frequency;Lenses;Phased arrays;Receiving antennas;Signal generators;Silicon;Surface resistance","antenna phased arrays;dipole antenna arrays;millimetre wave antenna arrays;receiving antennas;silicon;system-on-chip","3 GHz;41 dB;77 GHz;8 dB;down conversion;on-chip dipole antennas;phase generation functions;phased array receiver;power combining","","14","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 1GS/s 11b Time-Interleaved ADC in 0.13/spl mu/m CMOS","Gupta, S.; Choi, M.; Inerfield, M.; Jingbo Wang","Teranetics Inc., Santa Clara, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2360","2369","A time-interleaved ADC architecture that eliminates the need to correct timing offsets and is scalable to high sampling rates is presented. This 1GS/S 11b ADC has 55dB peak SNDR, consumes 250mW power, and occupies 3.5mm<sup>2</sup> area","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696299","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696299","","Bandwidth;Circuits;Clocks;Error correction;Linearity;Sampling methods;Signal processing;Signal sampling;Switches;Timing","CMOS integrated circuits;analogue-digital conversion","0.13 micron;11 bit;250 mW;ADC architecture;CMOS integrated circuits;analog-to-digital converters;sampling rates;timing offsets","","8","10","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An 8.8GHz 198mW 16x64b 1R/1W variationtolerant register file in 65nm CMOS","Hsu, S.; Agarwal, A.; Anders, M.; Mathew, S.; Krishnamurthy, R.; Borkar, S.","Intel, Hillsboro, OR","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1785","1797","A 16times64b 1R/1W register file is fabricated in 65nm CMOS technology. The 0.017mm<sup>2</sup> chip performs 8.8GHz fused decode and read/write operations in a single cycle while dissipating 198mW at 1.2V, 50degC, with frequency scalable to 10.1GHz at 1.4V, 50degC. Variation-tolerant keeper compensation, leakage-tolerant BL/WL architecture and optimal non-minimum channel-length usage enable wide PVT operating range with an active leakage of 25mW and a BL noise droop les8mV","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696235","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696235","","Active noise reduction;CMOS technology;Clocks;Decoding;Delay;Inverters;MOS devices;Noise measurement;Power measurement;Throughput","CMOS digital integrated circuits;microprocessor chips","1.2 V;1.4 V;10.1 GHz;193 mW;1R/1W register file;25 mW;50 C;65 nm;8.8 GHz;BL/WL architecture;CMOS technology;leakage-tolerant architecture;optimal nonminimum channel-length;read/write operations;variation-tolerant keeper compensation;variation-tolerant register file","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Circuit design issues in multi-gate FET CMOS technologies","Pacha, C.; von Arnim, K.; Schulz, T.; Weize Xiong; Gostkowski, M.; Knoblinger, G.; Marshall, A.; Nirschl, T.; Berthold, J.; Russ, C.; Gossner, H.; Duvvury, C.; Patruno, P.; Cleavelin, R.; Schruefer, K.","Infineon, Munich","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1656","1665","Multi-gate FETs are promising for sub-45nm CMOS technologies. To address the link between design and technology, basic digital and analog circuits are fabricated using FinFET and triple-gate FETs. Digital circuit performance, leakage currents, and power dissipation are characterized. The triple-gate FET achieves the lowest gate delay (27ps at 1.2V) and is >30% faster than FinFET with same oxide thickness of 2nm and gate lengths of 80nm. A FinFET-based Miller OpAmp achieves 45dB dc gain at 1.5V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696221","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696221","","CMOS logic circuits;CMOS technology;Circuit optimization;Circuit synthesis;Delay;FETs;FinFETs;Leakage current;Logic devices;Tin","CMOS integrated circuits;MOSFET;integrated circuit design;operational amplifiers","1.2 V;1.5 V;27 ps;45 dB;CMOS technologies;FinFET-based Miller OpAmp;circuit design;digital circuit performance;leakage currents;multigate FET;triple-gate FET","","9","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 2.2GHz sub-harmonic mixer for directconversion receivers in 0.13/spl mu/m CMOS","Jen, H.C.; Rose, S.C.; Meyer, R.G.","California Univ., Berkeley, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1840","1849","A 0.13mum CMOS sub-harmonic mixer uses a passive switching network to achieve a dc offset of 0.7mV and a 2timesLO leakage of -91dBm at the RF port. The LO leakage is -95dBm, and the flicker-noise corner is 100kHz. The mixer requires an LO input power of -18dBm and consumes 13mW from a 1.2V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696241","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696241","","CMOS technology;Circuit topology;Costs;Dynamic range;Filters;Impedance matching;Inductors;Mixers;Preamplifiers;Radio frequency","CMOS integrated circuits;UHF mixers;flicker noise;oscillators;passive networks;radio receivers;switching networks","0.13 micron;0.7 mV;1.2 V;100 kHz;13 mW;2.2 GHz;CMOS sub-harmonic mixer;LO input power;LO leakage;direct-conversion receivers;flicker noise;local oscillator;passive switching network","","4","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Silicon for biology","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2246","2247","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696286","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696286","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A PVT-Tolerant Low-1/f Noise Dual-Loop Hybrid PLL in 0.18/spl mu/m","Hyung-Rok Lee; Kim, Ook; Keewook Jung; Shin, J.; Deog-Kyoon Jeong","Seoul Nat. Univ.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2402","2411","A dual-loop analog-digital hybrid PLL with a small-bandwidth digital loop and large-bandwidth analog loop achieves low jitter by suppressing 1/f noise and does not require off-chip loop filter components. The operating range using a narrow-range VCO is from 10 to 200MHz. The output jitter over this range is <0.028UI<sub>pp</sub>. The chip is implemented in a 0.18mum CMOS process and consumes 50mW from a 1.8V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696304","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696304","","1f noise;Bandwidth;CMOS process;Clocks;Digital control;Digital filters;Frequency;Jitter;Phase locked loops;Voltage-controlled oscillators","1/f noise;CMOS integrated circuits;integrated circuit noise;jitter;phase locked loops;voltage-controlled oscillators","0.18 micron;1.8 V;10 to 200 MHz;50 mW;CMOS process;PVT-tolerant low-1/f noise;dual-loop hybrid PLL;jitter;large-bandwidth analog loop;phase locked loop;small-bandwidth digital loop;voltage controlled oscillator","","4","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 2V Organic Complementary Inverter","De Vusser, S.; Steudel, S.; Myny, K.; Genoe, J.; Heremans, P.","IMEC, Leuven","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1082","1091","A complementary organic thin-film transistor technology uses pentacene and F<sub>16</sub>CuPc as the p-type and n-type materials, respectively. The semiconductors are patterned by vacuum deposition through an integrated shadow mask, while tilting the substrate. Organic complementary inverters are realized that display an almost ideal inverter curve at a supply voltage of 2V, showing a gain of 14 and a noise margin of 0.65V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696152","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696152","","Displays;Inverters;Organic materials;Organic thin film transistors;Pentacene;Semiconductor device noise;Semiconductor materials;Substrates;Thin film transistors;Voltage","copper compounds;fluorine compounds;logic gates;masks;organic semiconductors;thin film transistors;vacuum deposition","2 V;complementary organic thin-film transistor;copper hexadecafluorophtalocyanine;integrated shadow mask;organic complementary inverter;pentacene;vacuum deposition","","2","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A sub-1.5/spl deg/ /sub rms/ Phase-Noise Ring-Oscillator-Based Frequency Synthesizer for Low-IF Single-Chip DBS Satellite Tuner-Demodulator SoC","Maxim, A.; Poorfard, R.; Kao, J.","Silicon Labs., Austin, TX","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2552","2561","A fully integrated 0.13mum CMOS ring-oscillator-based PLL for low-IF single-chip DBS satellite tuner-demodulator IC is presented. A noise-attenuating loop filter reduces the oscillator gain, helping both front-end noise and spur rejection and allowing the on-chip integration of the filter capacitance. The PLL shows <1.5deg<sub>rms</sub> double-sided integrated phase noise, <-60dBc reference spurs, <-50dBc coupled spurs. It occupies 0.3mm<sup>2</sup> die area and consumes 40mA at 3.3V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696320","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696320","","CMOS integrated circuits;Capacitance;Filters;Frequency synthesizers;Integrated circuit noise;Noise reduction;Oscillators;Phase locked loops;Satellite broadcasting;Tuners","CMOS integrated circuits;frequency synthesizers;oscillators;phase locked loops;phase noise;system-on-chip","0.13 micron;3.3 V;40 mA;CMOS ring-oscillator-based PLL;DBS satellite system-on-chip;filter capacitance;noise-attenuating loop filter;phase locked loop;phase noise;ring-oscillator-based frequency synthesizer;tuner-demodulator system-on-chip","","5","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"104Gb/s 2""-1 and 110Gb/s 2-1 PRBS Generator in InP HBT Technology","Kjellberg, T.; Hallin, J.; Swahn, T.","Chalmers Univ. of Technol., Goteborg","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2160","2169","A 2<sup>11</sup>-1 PRBS generator with one output at a maximum data rate of 104Gb/s and 4 parallel outputs at 52Gb/s is presented together with a 2<sup>9</sup>-1 PRBS generator with a single output at 110Gb/s. The ICs are implemented in a 300GHz f<sub>T</sub> InP HBT technology. The generator core is clocked at half the data rate of the high-speed output for both circuits. They dissipate 2.8W and 2.2W from a -3.5V supply, respectively","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696276","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696276","","Clocks;Feedback;Frequency;Heterojunction bipolar transistors;Indium phosphide;Integrated circuit interconnections;Latches;Polynomials;Resistors;Voltage","III-V semiconductors;binary sequences;bipolar digital integrated circuits;indium compounds;random sequences;signal generators","-3.5 V;104 Gbit/s;110 Gbit/s;2.2 W;2.8 W;300 GHz;HBT technology;InP;PRBS generator;generator core;pseudorandom bit sequence generator","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 1/1.8-inch 6.4MPixel 60 frames/s CMOS Image Sensor with Seamless Mode Change","Yoshihara, S.; Kikuchi, M.; Ito, Y.; Inada, Y.; Kuramochi, S.; Wakabayashi, H.; Okano, M.; Koseki, K.; Kuriyama, H.; Inutsuka, J.; Tajima, A.; Nakajima, T.; Kudoh, Y.; Koga, F.; Kasagi, Y.; Watanabe, S.; Nomoto, T.","Sony, Atsugi","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1984","1993","A1/1.8-inch 6.4Mpixel 60frames/s CMOS image sensor fabricated in a 0.18mum 1P3M process is described. A zigzag-shaped 1.75T/pixel architecture and a 10b counter-type column parallel ADC enables 2.5times2.5mum<sup>2</sup> pixels. The resulting pixel has 38% fill factor, 12ke-/lux-s, and random noise of 7e-<sub>rms</sub>. A 10b parallel LVDS interface enables data rates of up to 4.32Gb/s with 216MHz DDR. Full frame and 2times2 binning modes are interchangeable without an extra invalid frame","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696257","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696257","","CMOS image sensors;Clocks;Counting circuits;High speed optical techniques;Latches;Optical filters;Optical imaging;Optical saturation;Optical sensors;Pixel","CMOS image sensors;analogue-digital conversion;random noise","0.18 micron;10 bit;1P3M process;216 MHz;6.4 Mpixel;CMOS image sensor;analog-to-digital converter;counter-type column parallel ADC;parallel LVDS interface;seamless mode change","","3","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Cellular building blocks and SoCs","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1880","1881","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696245.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696245","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696245","","Calibration;GSM;Global Positioning System;Ground penetrating radar;Integrated circuit technology;Marine technology;Multiaccess communication;Radio frequency;Synthesizers;Telephone sets","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 14b 100MS/s DAC with Fully Segmented Dynamic Element Matching","Kok Lim Chan; Galton, I.","California Univ., San Diego, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2390","2399","A 14b 100MS/s Nyquist-rate DAC using a segmented dynamic-element-matching technique involving all the DAC elements is demonstrated. The DAC is implemented in a 0.18mum CMOS process and worst-case SFDRs across Nyquist bands are 74.4dB and 78.9dB for sample-rates of 100MS/s and 70Ms/s, respectively","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696302","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696302","","Calibration;Circuit noise;Driver circuits;Harmonic distortion;Linearity;Noise shaping;Pulse shaping methods;Shape;Switches;Timing","CMOS digital integrated circuits;digital-analogue conversion","0.18 micron;14 bit;CMOS process;Nyquist-rate DAC;digital-analog converter;segmented dynamic-element-matching","","9","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 20Gb/s Bidirectional Transceiver Using a Resistor-Transconductor Hybrid","Tomita, Y.; Tamura, Hirotaka; Kibune, M.; Ogawa, J.; Gotoh, K.; Kuroda, T.","Keio Univ., Yokohama","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2102","2111","A 20Gb/s simultaneous bidirectional transceiver uses a resistor-transconductor hybrid in a standard 0.11 mum CMOS process. The 7mW hybrid works in a continuous-time domain without any replica driver and eliminates the need for the precise matching between the replica- and main-driver characteristics","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696270","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696270","","Bandwidth;Driver circuits;Laboratories;Resistors;Signal generators;Transceivers;Transconductors;Transmission lines;Transmitters;Voltage","CMOS integrated circuits;continuous time systems;resistors;transceivers","0.11 micron;20 Gbit/s;7 mW;CMOS process;bidirectional transceiver;continuous-time domain;resistor-transconductor hybrid","","4","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An 8Gb/s Transformer-Boosted Transmitter with >V/sub 00/ swing","Jintae Kim; Hatamkhani, H.; Chih-Kong Ken Yang","California Univ., Los Angeles, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","283","292","An 8 Gb/s serial-link transmitter that achieves >V<sub>DD</sub> signal swing without stressing the voltage tolerance of the transistors is presented. The high-frequency signal is boosted to large swings above the supply rail through multiple transformer coupling. The design is implemented in 1.2V 0.13mum CMOS technology. The prototype TX achieves 1.42V<sub>PP</sub> output swing with 1.16V on-chip V<sub>DD</sub> and draws 136mA. The S<sub>11</sub> is less than -10dB for frequencies <4GHz","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696058","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696058","","Boosting;Electrostatic discharge;Impedance;Inductance;Inductors;Mutual coupling;Parasitic capacitance;Resistors;Transmitters;Voltage","CMOS integrated circuits;radio transmitters","0.13 micron;1.16 V;1.2 V;1.42 V;136 mA;8 Gbit/s;CMOS technology;high-frequency signal;multiple transformer coupling;serial-link transmitter;signal swing","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Advanced Clocking, Logic and Signaling Techniques","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1500","1501","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696200","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696200","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Baseband and channel processing","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","950","951","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696136","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696136","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 5.4GHz 0.35/spl mu/m BiCMOS FBAR Resonator Oscillator in Above-IC Technology","Aissi, M.; Tournier, E.; Dubois, M.-A.; Parat, G.; Plana, R.","LAAS-CNRS, Toulouse","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1228","1235","A 5.4GHz 0.35mum BiCMOS SiGe FBAR oscillator is presented. The FBAR resonator is directly integrated above the silicon IC, thus eliminating the bond wires and associated parasitics of the classical FBAR oscillators. The oscillator achieves a phase noise of -117.7dBc/Hz at 100kHz offset from 5.46GHz carrier frequency while the oscillator core draws 1.7mA from 2.7V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696169","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696169","","BiCMOS integrated circuits;Capacitance;Capacitors;Film bulk acoustic resonators;Filters;Oscillators;Phase noise;Piezoelectric films;Radio frequency;Substrates","BiCMOS integrated circuits;Ge-Si alloys;acoustic resonators;oscillators;silicon","0.35 micron;1.7 mA;100 kHz;2.7 V;5.4 GHz;5.46 GHz;BiCMOS oscillator;SiGe;bond wires;carrier frequency;film bulk acoustic wave resonator;integrated circuit technology;parasitics;phase noise;silicon integrated circuit","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A PLL for a DVD-16 Write System with 63 Output Phases and 32ps Resolution","Dosho, S.; Sakiyama, S.; Takeda, N.; Tokunaga, Y.; Morie, T.","Matsushita Electr., Osaka","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2422","2431","A current-controlled oscillator (CCO) with 32ps phase resolution is realized by coupling ring oscillators in a 65nm CMOS process. A compact layout method achieves 36times46mum<sup>2</sup> area and multiphase outputs whose timing errors are small. A CCO with 63 output phases is used in the PLL for a DVDtimes16 write system. The measured DNL of the output phases is within 1.0LSB at 490MHz","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696306","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696306","","Circuits;Couplers;DVD;Frequency;Inverters;MOS devices;Optical signal processing;Phase locked loops;Ring oscillators;Signal resolution","CMOS integrated circuits;digital versatile discs;oscillators;phase locked loops","32 ps;490 MHz;65 nm;CMOS process;DVDtimes16 write system;current-controlled oscillator;phase locked loop;phase resolution;ring oscillators","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 90nm CMOS low-power GSM/EDGE multimedia-enhanced baseband processor with 380MHz ARM9 and mixed-signal extensions","Luftner, T.; Berthold, J.; Pacha, C.; Georgakos, G.; Homke, O.; Just, K.; Henzler, S.; Schmitt-Landsiedel, D.; Klein, A.; Knight, R.; Acharya, P.; Mabrouki, H.; Juhoor, G.; Sauer, M.","Infineon, Munich","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","952","961","A 43.56mm<sup>2</sup> GSM/EDGE baseband processor in 90nm triple-well CMOS has multi-media and mixed-signal extensions, including a 16b HiFi audio front end. The ARM9 core with thin-gate devices reaches 380MHz operation at 470muW/MHz. Frequency and voltage scaling reduce active power in slow mode by 40% and there are nine independent power domains","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696137","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696137","","Baseband;CMOS process;CMOS technology;Circuits;Digital signal processing;GSM;Leakage current;Modems;Multiaccess communication;Switches","CMOS integrated circuits;Hi-Fi equipment;cellular radio;low-power electronics;microprocessor chips;mixed analogue-digital integrated circuits","16 bit;380 MHz;90 nm;ARM9 core;GSM/EDGE baseband processor;HiFi audio front end;low-power baseband processor;mixed-signal extensions;multimedia-enhanced baseband processor;triple-well CMOS integrated circuit","","2","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 0.1/spl mu/m 1.8V 256Mb 66MHz Synchronous Burst PRAM","Sangbeom Kang; WooYeong Cho; Beak-Hyung Cho; Kwang-Jin Lee; Chang-Soo Lee; Hyung-Rock Oh; Byung-Gil Choi; Qi Wang; Hye-Jin Kim; Mu-Hui Park; Yu-Hwan Ro; Suyeon Kim; Du-Eung Kim; Kang-Sik Cho; Choong-Duk Ha; Youngran Kim; Ki-Sung Kim; Choong-Ryeol Hwang; Choong-Keun Kwak; Hyun-Geun Byun; Yun Sueng Shin","Samsung, Hwasung","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","487","496","A 256Mb PRAM featuring synchronous burst read operation is developed. Using a charge-pump system, write performance is characterized at 1.8V supply. Measured initial read access time and burst-read access time are 62ns and 10ns, respectively. The maximum write throughput is 3.3MB/S","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696081","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696081","","CMOS technology;Charge pumps;Clocks;Current supplies;Flash memory;Nonvolatile memory;Phase change random access memory;Scalability;Space vector pulse width modulation;Voltage","random-access storage","0.1 micron;1.8 V;10 ns;3.3 Mbit/s;62 ns;66 MHz;burst-read access time;charge pump system;read access time;synchronous burst PRAM;write performance","","9","3","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Paper withdrawn","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1376","1377","The document was not made available for publication as part of the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696186","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696186","","Solid state circuits","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 4.2GHz 0.3mm2 256kb Dual-V/sub cc/ SRAM Building Block in 65nm CMOS","Khellah, M.; Nam Sung Kim; Howard, J.; Ruhl, G.; Yibin Ye; Tschanz, J.; Somasekhar, D.; Borkar, N.; Hamzaoglu, F.; Pandya, G.; Farhang, A.; Zhang, K.; De, V.","Intel, Hillsboro, OR","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2572","2581","An SRAM macro, implemented in a 65nm CMOS process, uses a dual supply to maximize density while enabling the use of low voltage for the processor core. Measurements of a 256kb block show 4.2GHz operation using 29mW from 1.2V at 85degC, with core logic operating down to 0.7V and a sleep biasing scheme that autonomously compensates for PVT and aging","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696323","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696323","","Aging;CMOS technology;Clamps;Delay;Energy efficiency;Frequency;Leakage current;Random access memory;Sleep;Voltage","CMOS memory circuits;SRAM chips;low-power electronics","1.2 V;256 kbytes;29 mW;4.2 GHz;65 nm;85 C;CMOS process;SRAM building block;core logic;processor core","","10","9","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An 800MHz to 5GHz Software-Defined Radio Receiver in 90nm CMOS","Bagheri, R.; Mirzaei, A.; Chehrazi, S.; Heidari, M.; Lee, M.; Mikhemar, M.; Tang, M.; Abidi, A.","California Univ., Los Angeles, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1932","1941","A 90nm CMOS RX operates over the 800MHz to 5GHz band uses a passive FET mixer driven by a capacitively coupled RF transconductor, and a combination of CT and DT analog FIR and MR filters to achieve >100dB of programmable anti-aliasing. The RX chain has 5 to 5.5dB NF, -3.5dBm IIP3, 39dBm IIP2, 10 to 66dB of gain, and draws 11.4mA from 2.5V and 8 to 28mA (depending on RX mode) from 1V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696251","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696251","","Band pass filters;Bandwidth;Circuits;Digital signal processing;Finite impulse response filter;Noise cancellation;Passband;Radio frequency;Receivers;Wideband","CMOS integrated circuits;FIR filters;microwave mixers;radio receivers;software radio","0.8 to 5 GHz;1 V;10 to 66 dB;2.5 V;5 to 5.5 dB;8 to 28 mA;90 nm;CMOS integrated circuits;MR filters;analog FIR filters;passive FET mixer;programmable anti-aliasing;software-defined radio receiver","","39","17","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A complex image rejection circuit with sign detection only","Lerstaveesin, S.; Bang-Sup Song","California Univ., San Diego, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1810","1819","The orthogonal property of I/Q channels is applied to adaptively correct path gain and phase errors using four sign detectors. A complex baseband S/H chip achieves an image rejection of 65dB while sampling at 40MS/s. The chip occupies 0.8times0.45mm<sup>2</sup> in a 0.18mum CMOS process and consumes 23mW at 1.8V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696238","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696238","","Analog-digital conversion;Capacitors;Circuits;Detectors;Digital signal processing;Feedback;Filters;Image resolution;Signal processing algorithms;Signal resolution","CMOS integrated circuits;image sampling;sample and hold circuits","0.18 micron;1.8 V;23 mW;CMOS process;I/Q channels;baseband S/H chip;image-rejection circuit;orthogonal property;phase errors;sign detection;sign detectors","","4","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 60GHz CMOS VCO Using On-Chip Resonator with Embedded Artificial Dielectric for Size, Loss and Noise Reduction","Daquan Huang; Hant, W.; Ning-Yi Wang; Ku, T.W.; Qun Gu; Wong, R.; Chang, M.-C.F.","California Univ., Los Angeles, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1218","1227","An on-chip resonator with artificial dielectric in place of the LC tank yields reduced metal/substrate losses, higher resonator Q and alambda/4 length reduction of 4.7 times. The VCO uses 90nm CMOS, with 0.015mm<sup>2</sup> area, consumes 1.9mW and has a measured phase noise of -100dBc/Hz at 1MHz offset. The FOM is -193dBc/Hz","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696168","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696168","","CMOS technology;Dielectric constant;Dielectric losses;Dielectric substrates;Noise reduction;Propagation losses;Strips;Transmission lines;Varactors;Voltage-controlled oscillators","CMOS integrated circuits;dielectric materials;embedded systems;interference suppression;resonators;voltage-controlled oscillators","1 MHz;1.9 mW;60 GHz;90 nm;CMOS VCO;LC tank;embedded artificial dielectric;loss reduction;metal/substrate losses;noise reduction;on-chip resonator;phase noise;size reduction","","31","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Clock Duty-Cycle Correction and Adjustment Circuit","Humble, J.S.; Zabinski, P.J.; Gilbert, B.K.; Daniel, E.S.","Mayo Clinic, Rochester, MN","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2132","2141","A clock duty-cycle correction circuit that accepts input duty cycles ranging from 30% to 70% and maintains a user-selectable output duty cycle over a frequency range of 500MHz to 6GHz is demonstrated. The output duty cycle is selectable from 41.25% to 58.75% in 1.25% increments. The circuitry is integrated into a clock-distribution chip which provides 10 identical outputs","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696273","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696273","","Charge pumps;Circuits;Clamps;Clocks;Digital communication;Diodes;Frequency;Jitter;Parasitic capacitance;Voltage control","clocks","0.5 to 6 GHz;adjustment circuit;clock duty-cycle correction circuit;clock-distribution chip;input duty cycles;output duty cycle","","2","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 10b 50MS/s pipelined ADC with opamp current reuse","Seung-Tak Ryu; Bang-Sup Song; Bacrania, K.","California Univ., San Diego, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","792","801","Power-saving techniques such as opamp current reuse and capacitive level shift reduce the power consumption of a 10b pipelined ADC to 220muW/MHz. A 50MS/S prototype in 0.18mum CMOS consumes 18mW (11mW for analog) at 1.8V and occupies 1.1times1.3mm<sup>2</sup>. The measured ENOB of the ADC is 9.2b (8.8b) for a 1MHz (20MHz) input","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696119","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696119","","Capacitors;Clocks;Delay;Energy consumption;MOS devices;Output feedback;Sampling methods;Switches;Turning;Voltage","CMOS integrated circuits;analogue-digital conversion;operational amplifiers","0.18 micron;1 MHz;1.8 V;10 bit;11 mW;18 mW;20 MHz;CMOS process;capacitive level shift;opamp current reuse;pipelined ADC;power saving","","2","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 1V 2.3/spl mu/W Biomedical Signal Acquisition IC","Honglei Wu; Yong Ping Xu","Singapore Nat. Univ.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","119","128","A 1V 2.3uW biomedical signal acquisition IC is fabricated in a 0.35muum CMOS process. It consists of an LIMA and an 11b ADC. The OTA achieves an optimum trade-off between noise and power consumption with rail-to-rail output. A pseudo-S/H circuit is incorporated in the OTA. The modified successive-approximation ADC allows rail-to-rail inputs","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696040","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696040","","Batteries;Biomedical monitoring;Capacitors;Circuit noise;Integrated circuit noise;Noise measurement;Noise reduction;Patient monitoring;Signal to noise ratio;Voltage","CMOS integrated circuits;analogue-digital conversion;biomedical electronics;operational amplifiers;sample and hold circuits","0.35 micron;1 V;2.3 muW;ADC;CMOS process;LIMA;OTA;biomedical signal acquisition IC;pseudo S/H circuit","","6","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache","Rusu, S.; Tam, S.; Muljono, H.; Ayers, D.; Chang, J.","Intel, Santa Clara, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","315","324","A dual-core 64b Xeonreg MP processor is implemented in a 65nm 8M process. The 435mm<sup>2</sup> die has 1.328B transistors. Each core has two threads and a unified 1MB L2 cache. The 16MB unified, 16-way set-associative L3 cache implements both sleep and shut-off leakage reduction modes","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696062","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696062","","Circuits;Clocks;Copper;Delay;MOS devices;Packaging;Pins;Power dissipation;Voltage;Yarn","cache storage;microprocessor chips","1 MByte;16 Mbyte;65 nm;L2 cache;L3 cache;dual-core multi-threaded processor;leakage reduction modes","","13","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Thyristor-Based Volatile Memory in Nano-Scale CMOS","Roy, R.; Nemati, F.; Young, K.; Bateman, B.; Chopra, R.; Seong-Ook Jung; Chiming Show; Hyun-Jin Cho","T-RAM Semicond., San Jose, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2612","2621","A thyristor-based memory cell technology provides SRAM-like performance at 2times to 3times the density of conventional 6T SRAM. The technology is readily embedded into conventional nano-scale CMOS and scales into future SOI and FinFET technologies. A 19mm<sup>2</sup> 0.13mum 9Mb SOI test chip has a 0.562mum<sup>2</sup> cell with a cell-R/W time <2ns","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696327","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696327","","CMOS technology;Capacitors;FinFETs;Nanoscale devices;Performance gain;Random access memory;Read-write memory;Scalability;Thyristors;Voltage","CMOS memory circuits;SRAM chips;nanoelectronics;thyristors","0.13 micron;9 MByte;FinFET technologies;SOI test chip;SRAM-like performance;nanoscale CMOS;thyristor-based volatile memory","","2","64","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Storage- and Power-Efficient Range-Matching TCAM for Packet Classification","Young-Deok Kim; Hyun-Seok Ahn; Joon-Young Park; Suhwan Kim; Deog-Kyoon Jeong","Seoul Nat. Univ.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","587","596","A range-matching TCAM using the proposed range-matching cell increases storage efficiency by up to 2.5 times compared to a conventional TCAM. In addition, charge recycling with the proposed static TCAM cell can reduce the search-line power. The 512 times 144b prototype chip, fabricated in a 1.2V 0.13mum CMOS process, achieves a 4.8ns search time at 0.59fJ/b/search","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696095","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696095","","CMOS logic circuits;CMOS process;Delay;Energy consumption;Energy efficiency;Prototypes;Random access memory;Recycling","CMOS memory circuits;content-addressable storage;integrated circuit design;low-power electronics","0.13 micron;1.2 V;4.8 ns;CMOS process;TCAM;charge recycling;packet classification;power efficiency;range matching;search line power;storage efficiency","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 630MHz direct digital frequency synthesizer with 90dBc SFDR in 0.25/spl mu/m CMOS","De Cam, D.; Petra, N.; Strollo, A.G.M.","Naples Univ.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","972","981","Multipartite table methods are used in the implementation of a direct digital frequency synthesizer. Two quadrature 13b outputs are produced with a SFDR >90dB and a frequency resolution of 0.15Hz at a 630MHz clock frequency. The 0.25mum CMOS chip occupies 0.063mm<sup>2 </sup> and dissipates 76mW from a 2.5V supply at 630MHz","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696139","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696139","","Delay;Feeds;Flip-flops;Frequency synthesizers;Hardware;Interpolation;Power dissipation;Read only memory;Table lookup;Topology","CMOS integrated circuits;UHF integrated circuits;direct digital synthesis","0.25 micron;13 bit;2.5 V;630 MHz;76 mW;CMOS;direct digital frequency synthesizer;multipartite table","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An 80/100MS/s 76.3/70.1dB SNDR /spl Delta//spl Sigma/ ADC for Digital TV Receivers","Fujimoto, Y.; Kanazawa, Y.; Lore, P.; Miyamoto, M.","Sharp, Nara","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","201","210","A 4th-order SC DeltaSigma modulator with a 4b quantizer is designed for a low-power direct-conversion receiver SoC for Japanese ISDB-T and European DVB-T. It achieves a 76.3/70.1dB SNDR over a 3.2/4MHz bandwidth with a clock frequency of 80/100MHz. The 1.7mm<sup>2 </sup>chip, fabricated in a 0.18mum CMOS process draws 13.2/19.1mA from a 1.8V supply. It has a FOM of 0.7/1.64pJ/conversion","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696049","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696049","","Bandwidth;Clocks;Communication standards;Data communication;Delta modulation;Digital TV;Digital multimedia broadcasting;Digital video broadcasting;Multiplexing;TV receivers","CMOS integrated circuits;delta-sigma modulation;low-power electronics;quantisation (signal);system-on-chip;television receivers","0.18 micron;1.8 V;13.2 mA;19.1 mA;3.2 MHz;4 MHz;ADC;CMOS process;DeltaSigma;SNDR;digital TV receivers;low power direct conversion receiver SoC;quantizer","","4","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"6.33mW MPEG audio decoding on a multimedia processor","Ueda, Y.; Yamauchi, H.; Mukuno, M.; Furuichi, S.; Fujisawa, M.; Fei Qiao; Huazhong Yang","SANY0 Electr., Gifu","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1636","1645","Low-power implementation techniques are used in the multimedia processor to achieve MPEG audio decoding in 6.33mW with a 1.1V supply. Three techniques are employed: a parallel processing DSP; dynamic voltage control using a multi-power domain; and a conditional pre-charge flip-flop. The processor occupies 6.5times6.5mm<sup>2</sup> in 0.15mum 6M CMOS","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696218","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696218","","Clocks;Decoding;Degradation;Digital audio players;Digital signal processing;Flip-flops;Hardware;Power dissipation;Power supplies;Signal processing","CMOS integrated circuits;audio coding;digital signal processing chips;flip-flops;low-power electronics;multimedia communication;parallel processing","0.15 micron;1.1 V;6.33 mW;CMOS integrated circuit;MPEG audio decoding;conditional pre-charge flip-flop;dynamic voltage control;low-power implementation;multimedia processor;multipower domain;parallel processing DSP","","3","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Reflections","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","iv","iv","Presents reflections from the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696023","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696023","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"CMOS RF Design in 90nm and Beyond","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","521","522","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696086","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696086","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Bandpass /spl Delta//spl Sigma/ RF-DAC with Embedded FIR Reconstruction Filter","Taleie, S.M.; Copani, T.; Bakkaloglu, B.; Kiaei, S.","Arizona State Univ., Tempe, AZ","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2370","2379","A 1b bandpass DeltaSigma DAC followed by a current steering FIR reconstruction filter and an embedded up-conversion mixer is presented. The RF DAC is implemented in 0.25mum digital CMOS, can be used in low-power digital-IF transmitters and eliminates the need for a transimpedance stage and a separate mixer. The RF DAC draws 49mA from a 2.5V supply, achieving -64.7dBc IM3 at 1.03GHz with an SFDR of 72dB in a 15MHz bandwidth","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696300","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696300","","Band pass filters;Circuits;Clocks;Finite impulse response filter;Jitter;Linearity;Phase noise;Quantization;Radio frequency;Transmitters","CMOS digital integrated circuits;FIR filters;band-pass filters;digital-analogue conversion;low-power electronics;mixers (circuits);radiofrequency filters;sigma-delta modulation","0.25 micron;1 bit;1.03 GHz;15 MHz;2.5 V;49 mA;DeltaSigma RF-DAC;FIR reconstruction filter;bandpass filter;digital CMOS;digital-to-analog converter;embedded up-conversion mixer;low-power digital-IF transmitters;transimpedance stage","","3","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Programmable MEMS FSK Transmitter","Wan-Thai Hsu; Brown, A.R.; Cioffi, K.R.","Discera, Ann Arbor, MI","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1111","1120","An FSK transmitter is modulated by changing the polarization voltage of a micromechanical resonator. The transmitter frequency can be programmed from 2 to 437MHz with 1ppm accuracy. The transmitter has 6times greater frequency deviation than quartz-based FSK modulators, 20kb/s data rate, and total 8ppm frequency variation from -40 to 85degC","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696156","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696156","","Digital modulation;Electrodes;Frequency shift keying;Frequency synthesizers;Micromechanical devices;Oscillators;Polarization;Resonant frequency;Transmitters;Voltage","frequency shift keying;micromechanical resonators;transmitters","-40 to 85 C;2 to 437 MHz;20 kbit/s;FSK transmitter;micromechanical resonator;polarization voltage;programmable MEMS","","4","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A multipath technique for canceling harmonics and sidebands in a wideband power upconverter","Shrestha, R.; Mensink, E.; Klumperink, E.A.M.; Wienk, G.; Nauta, B.","Twente Univ., Enschede","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1800","1809","Switching mixers are power-efficient but produce unwanted harmonics and sidebands. A multipath technique to clean up the spectrum using digital circuits and mixers, but no filters, is applied to a 0.13mum CMOS power upconverter. The circuit delivers 8mW from dc to 2.4GHz with 11% drain efficiency, with spurs <-40dBc over more than 4 octaves in frequency, and consumes 228mW from a 1.2V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696237","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696237","","Broadband amplifiers;Filtering;Frequency;Nonlinear circuits;Power harmonic filters;Power system harmonics;Signal generators;Switches;Transconductors;Wideband","CMOS integrated circuits;convertors;harmonics suppression;mixers (circuits)","0 to 2.4 GHz;0.13 micron;1.2 V;228 mW;8 mW;CMOS power upconverter;digital circuits;harmonic cancellation;multipath technique;switching mixers;wideband power upconverter","","6","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Electrical funnel: A broadband signal combining method","Afshari, E.; Bhat, H.; Xiaofeng Li; Hajimiri, A.","California Inst. of Technol., Pasadena, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","751","760","A non-uniform 2D propagation medium is compatible with modern IC processes and is used to produce a 4-to-1 broadband power combiner called an electrical funnel. The combiner is used in a wideband power amplifier in a 0.13mum SiGe BiCMOS process and yields 125mW peak output power at 85GHz with a 24GHz 3dB bandwidth","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696114","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696114","","Frequency;Impedance;Lattices;Millimeter wave integrated circuits;Millimeter wave radar;Millimeter wave technology;Millimeter wave transistors;Power amplifiers;Power generation;Silicon","BiCMOS integrated circuits;Ge-Si alloys;MIMIC;millimetre wave power amplifiers;power combiners;wideband amplifiers","0.13 micron;125 mW;24 GHz;2D propagation medium;85 GHz;BiCMOS process;SiGe;broadband power combiner;broadband signal combining;electrical funnel;wideband power amplifier","","35","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A CMOS-Control Rectifier for DiscontinuousConduction Mode Switching DC-DC Converters","Tsz Yin Man; Mok, P.K.T.; Mansun Chan","Hong Kong Univ. of Sci. & Technol.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1408","1417","A sub-1V boost converter with a CMOS-control rectifier enables adaptive dead-time control and mV-range forward-voltage drop. This converter can operate with <0.9V input and deliver 2.5V and 250mW output with 85% efficiency and is intended for single-cell battery-powered mobile systems","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696190","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696190","","Adaptive control;CMOS technology;Circuits;DC-DC power converters;Power transistors;Programmable control;Pulse width modulation converters;Rectifiers;Switching converters;Voltage","CMOS analogue integrated circuits;DC-DC power convertors;solid-state rectifiers","0.9 V;2.5 V;250 mW;CMOS-control rectifier;adaptive dead-time control;boost converter;discontinuous-conduction mode;forward-voltage drop;switching DC-DC converters","","4","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Serial-Link Transceiver with Transition Equalization","Wong, K.-L.J.; Chih-Kong Ken Yang","California Univ., Los Angeles, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","223","232","Two transition-equalization techniques are proposed. A pulse-overlapping half-symbol tap FIR transmitter is able to equalize a 120-inch 40dB attenuation FR4 with BER of <10<sup>-13</sup>at 3.7Gb/s. A DFE with transition ISI cancellation performs better than traditional DFE and achieves a BER of <10<sup>-12</sup>at 3.6Gb/s with 80-inch FR4","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696052","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696052","","Bandwidth;Bit error rate;Decision feedback equalizers;Delay;Finite impulse response filter;Intersymbol interference;Jitter;Timing;Transceivers;Transmitters","equalisers;intersymbol interference;transceivers","120 in;80 in;FIR transmitter;ISI cancellation;serial-link transceiver;transition equalization techniques","","6","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 20mw 3.24mm2 fully integrated gps radio for cell-phones","Delia Torre, V.; Conta, M.; Chokkalingam, R.; Cusmai, G.; Rossi, P.; Svelto, F.","RFDomus, Newport Beach, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1902","1911","A GPS receiver that can coexist with cellular transceivers is implemented in a 0.18mum SiGe BiCMOS technology and occupies 3.24mm <sup>2</sup>. The device integrates polyphase filters, VGA, ADCs, fractional-N synthesizer, LNA, and mixers, minimizing desensitization and reciprocal mixing. The receiver consumes 20mW from a 1.8V supply and has 1dB gain desensitization with a -8dBm 1.9GHz blocker","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696248","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696248","","Cellular phones;Energy consumption;Filtering;Filters;Global Positioning System;Integrated circuit noise;Radio frequency;Radio transmitters;Receivers;Robustness","BiCMOS integrated circuits;Ge-Si alloys;Global Positioning System;analogue-digital conversion;frequency synthesizers;low noise amplifiers;mobile handsets;radio receivers;transceivers","0.18 micron;1 dB;1.8 V;1.9 GHz;20 mW;A/D converters;BiCMOS technology;GPS radio;GPS receiver;SiGe;cell phones;cellular transceivers;fractional-N synthesizer;global positioning system;low noise amplifiers;polyphase filters;reciprocal mixing","","2","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Neurons to Silicon: Implantable Prosthesis Processor","O'Driscoll, S.; Meng, T.; Shenoy, K.; Kemere, C.","Stanford Univ., CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2248","2257","A processor architecture for neural prosthesis control is described. It implements real-time neural decoding from a permanently implanted electrode array to reduce the data rate from 80Mb/s to 20b/s, minimizing the wireless communication requirements. The neural signals are digitized by a 100-channel 100kS/s adaptive-resolution ADC array consuming 1muW per channel","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696287","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696287","","Data mining;Energy consumption;Energy resolution;MIM capacitors;Neural prosthesis;Neurons;Parasitic capacitance;Prosthetics;Signal processing;Silicon","analogue-digital conversion;biomedical electrodes;microprocessor chips;neural chips;prosthetics","adaptive-resolution ADC array;analog-to-digital converters;implantable prosthesis processor;implanted electrode array;neural decoding;neural prosthesis control;neural signals;processor architecture;wireless communication","","11","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Executive Committee","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2640","2640","Provides a listing of current committee members.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696333","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696333","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Is the Digital Circuit Designer Dead?","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","517","518","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696084","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696084","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 380MHz, 150mW direct digital synthesizer/mixer in 0.25/spl mu/m CMOS","De Cam, D.; Petra, N.; Strollo, A.G.M.","Naples Univ.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","982","991","A direct digital frequency synthesizer/mixer IC processes two 12b quadrature inputs by providing two quadrature 13b outputs with a SFDR greater than 90dB and a frequency resolution of 0.088Hz at 380MHz clock frequency. The IC has an area of 0.22mm<sup>2</sup> in 0.25mum CMOS and dissipates 150mW at 380MHz with a supply of 2.5V. At 1.8V, the power dissipation is 53mW at 270MHz","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696140","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696140","","Circuits;Concurrent computing;Delay;Digital-to-frequency converters;Frequency conversion;Frequency synthesizers;Hardware;Mixers;Table lookup;Tuners","CMOS integrated circuits;UHF integrated circuits;UHF mixers;direct digital synthesis","0.25 micron;1.8 V;12 bit;13 bit;150 mW;2.5 V;270 MHz;380 MHz;53 mW;CMOS integrated circuit;direct digital synthesizer;mixer circuit","","0","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"High-Speed Interconnect for a Multiprocessor Server Using Over 1Tb/s Crossbar","Yamada, J.; Adachi, H.; Mori, Y.; Harada, A.; Okada, S.; Ando, H.","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","343","352","A 170GB/S crossbar for a multiprocessor server is realized with 10 LSIs. High density and low power are achieved with a 1.333 Gb/s single-ended signal transmission, a driver using pre-emphasis, and a receiver using a data-synchronous scheme. The total bandwidth of the address crossbar LSI is 1.23Tb/s with 704 drivers and 352 receivers","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696065","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696065","","Backplanes;Bandwidth;Clocks;Delay lines;Detectors;Feedback loop;Phase detection;Sampling methods;Transceivers;Wiring","large scale integration;microprocessor chips;multiprocessing systems","1.23 Tbit/s;1.333 Gbit/s;170 Gbit/s;LSI;crossbar;data synchronous scheme;drivers;high-speed interconnect;multiprocessor server;receivers;single-ended signal transmission","","5","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Low power multimedia","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1574","1575","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696211.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696211","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696211","","Automatic voltage control;Bandwidth;CMOS process;CMOS technology;Codecs;Decoding;Energy consumption;High definition video;Multimedia systems;Tiles","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 5.6GHz 64kB Dual-Read Data Cache for the POWER6TM Processor","Davis, J.; Plass, D.; Bunce, P.; Chan, Y.; Pelella, A.; Joshi, R.; Chen, A.; Huott, W.; Knips, T.; Patel, P.; Lo, K.; Fluhr, E.","IBM, Poughkeepsie, NY","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2564","2571","A dual-read 8-way set-associative data cache comprising four 16kB SRAMs and 2 set-prediction macros per P0WER6 core is presented. The array utilizes a 0.75mum<sup>2</sup> butted-junction split-word line 6T cell in 65nm SOI. The design features dual power supplies, unidirectional polysilicon, and hierarchical undamped bit lines for enhanced cell stability and performance","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696322","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696322","","Circuits;Clocks;Decoding;MOS devices;Microprocessors;Pipelines;Random access memory;Signal generators;Stability;Timing","SRAM chips;cache storage;microprocessor chips;silicon-on-insulator","5.6 GHz;65 kBytes;POWER6 processor;SRAM;dual power supplies;dual-read data cache;set-associative data cache;silicon-on-insulator;unidirectional polysilicon","","7","7","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Where CMOS is going: trendy hype vs. real technology","Tze-chiang Chen","T.J. Watson Res. Center, Yorktown Heights, NY","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1","18","The development of silicon technology has been, and will continue to be, driven by system needs. Traditionally, these needs have been satisfied by the increase in transistor density and performance, as suggested by 'Moore's Law"" and guided by CMOS scaling theory. As the silicon industry moves towards the 45nm node and beyond, the two most important challenges cited are the growing standby power dissipation and the increasing variability in device characteristics. These complaints are cited as the reason Moore's Law is ""broken"", or why CMOS scaling is coming to an end. Actually, these effects are the embodiments of CMOS technology's approach to atomistic and quantum-mechanical physics boundaries. However, the infusion of new materials and device structures will extend the development lifetime of silicon CMOS by at least ten years. Cooperative circuit/technology co-design, and architectures developed concurrently with these new device innovations will provide a comprehensive solution to the challenges of deep submicron CMOS","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696029","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696029","","CMOS technology;Circuit synthesis;Computer architecture;Moore's Law;Power dissipation;Quantum computing;Silicon;Technological innovation;Temperature;Tunneling","CMOS integrated circuits;semiconductor technology;silicon","CMOS scaling theory;Moore Law;quantum-mechanical physics boundaries;real technology;silicon industry;silicon technology;transistor density","","8","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Power management and distribution","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2170","2171","Start of the above-titled section of the conference proceedings record.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696277","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696277","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 750mV 15kHz 1/f Noise Corner 51dBm IIP2 Direct-Conversion Front-End for GSM in 90nm CMOS","Brandolini, M.; Sosio, M.; Svelto, F.","Universita degli Studi di Pavia","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1882","1891","A direct-conversion front-end using a highly linear mixer is implemented in 90nm CMOS. The front-end shows 15kHz 1/f noise corner, 51dBm IIP2, 31.5dB gain, 3.5dB NF, and draws 15mA from 0.75 V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696246","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696246","","CMOS analog integrated circuits;CMOS process;CMOS technology;Feedback loop;GSM;Linearity;Radio frequency;Resistors;Transconductors;Voltage","1/f noise;CMOS integrated circuits;cellular radio;mixers (circuits)","0.75 V;1/f noise;15 kHz;15 mA;3.5 dB;31.5 dB;90 nm;CMOS process;GSM;direct-conversion front-end;linear mixer","","3","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An on-chip delay- and skew-insensitive multicycle communication scheme","Caputa, P.; Stevenson, C.","Linkoping Univ.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1765","1774","A synchronous latency-insensitive design (SLID) method that mitigates unknown on-chip global wire delays and removes the need for controlling global clock skew is presented. An SLID-based 5.4mm-long on-chip global bus, fabricated in a standard 0.18mum CMOS process, supports 3Gb/s/wire and accepts plusmn2 clock cycles of data-clock skew. This paper focuses on data synchronization for large global on-chip signals, which has become a difficult issue in high-frequency processor designs","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696233","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696233","","CMOS process;Clocks;Communication system control;Delay;Design methodology;Process design;Signal design;Signal processing;Synchronization;Wire","CMOS integrated circuits;delays;integrated circuit design;integrated circuit interconnections;synchronisation","0.18 micron;5.4 mm;CMOS process;data synchronization;data-clock skew;global clock skew;multicycle communication;on-chip global wire delays;synchronous latency-insensitive design","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"PLLs, VCOs, and Dividers","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2400","2401","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696303","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696303","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"ISSCC 2006 Tutorials","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2626","2627","Summary form only for tutorial. Lists tutorial sessions at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696329","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696329","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 77GHz Phased-Array Transmitter with Local LO-Path Phase-Shifting in Silicon","Natarajan, A.; Komijani, A.; Guan, X.; Babakhani, A.; Wang, Y.; Hajimiri, A.","California Inst. of Technol., Pasadena, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","639","648","A fully integrated 77GHz 4-element phased-array transmitter in 0.12mum SiGe BiCMOS based on a continuous local phase shifting approach is presented. Each element generates +12.5dBm output power at 77GHz and has 34dB gain from baseband to RF with a bandwidth of 2.5GHz. The chip demonstrates successful beam-steering at 77GHz","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696102","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696102","","Broadband antennas;Driver circuits;Impedance;Phased arrays;Power generation;Radar antennas;Radio frequency;Silicon;Transmitters;Voltage-controlled oscillators","BiCMOS integrated circuits;Ge-Si alloys;antenna phased arrays;beam steering;millimetre wave antenna arrays;transmitting antennas","0.12 micron;2.5 GHz;34 dB;77 GHz;BiCMOS;SiGe;beam steering;continuous local phase shifting;phased-array transmitter","","7","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor","Nitta, Y.; Muramatsu, Y.; Amano, K.; Toyama, T.; Yamamoto, J.; Mishina, K.; Suzuki, A.; Taura, T.; Kato, A.; Kikuchi, M.; Yasui, Y.; Nomura, H.; Fukushima, N.","Sony, Atsugi","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2024","2031","A progressive 1/1.8-inch 1920times1440 CMOS image sensor with a column-inline dual CDS architecture uses a 0.18mum CMOS process. This sensor implements digital double sampling with analog CDS on a column parallel ADC. Random noise is 5.2e-<sub>rms</sub> and the DR is 68dB at 180frames/s(6.0Gb/s). FPN is <0.5e-<sub>rms</sub> without the correction circuit","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696261","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696261","","Circuit noise;Clocks;Computational Intelligence Society;Counting circuits;Decoding;Image quality;Image sensors;Logic arrays;Phase locked loops;Sampling methods","CMOS image sensors;analogue-digital conversion;integrated circuit noise;random noise","0.18 micron;CMOS image sensor;CMOS process;analog CDS;column parallel ADC architecture;column-inline dual CDS architecture;high-speed digital double sampling;low-noise active pixel sensor;random noise","","23","5","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Spur Suppression Technique for Phase-Locked Frequency Synthesizers","Tai-Cheng Lee; Wei-Liang Lee","National Taiwan Univ., Taipei","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2432","2441","A 4.8GHz integer-N frequency synthesizer with distributed phase-frequency detectors and charge pumps moves spurious tones to higher frequencies and reduces the spur levels. PPM is used to relax the analog circuit accuracy requirement. The circuit is fabricated in a 0.18mum CMOS technology, dissipates 18mW from a 1.8V supply and suppresses sidebands by 10dB","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696307","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696307","","Charge pumps;Delay effects;Delay lines;Error correction;Frequency synthesizers;Phase frequency detector;Phase locked loops;Pulse modulation;Voltage control;Voltage-controlled oscillators","CMOS integrated circuits;detector circuits;frequency synthesizers;interference suppression;phase locked loops","0.18 micron;1.8 V;18 mW;4.8 GHz;CMOS technology;analog circuit;charge pumps;distributed phase-frequency detectors;phase-locked frequency synthesizers;spur suppression","","18","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 0.18/spl mu/m CMOS Dual-Band Direct-Conversion DVB-H Receiver","Vassiliou, I.; Vavelidis, K.; Bouras, S.; Kavadias, S.; Kokolakis, Y.; Kamoulakos, G.; Kyranas, A.; Kapnistis, C.; Haralabidis, N.","Athena Semicond., Athens","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2494","2503","A 0.18mum CMOS direct-conversion dual-band DVB-H receiver occupies 9.7mm<sup>2</sup> and achieves a 4dB/5dB NF at UHF/L-band, eliminating the need for an external LNA. By using a fractional-N synthesizer, the 470 to 890MHz and 1.4 to 1.8GHz bands are supported while achieving an integrated phase noise of <-41dBc. 6th-order LPF support channel bandwidths from 4 to 10 MHz. The overall power consumption is 295mW/280mW for continuous operation in the UHF/L-band, respectively","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696314","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696314","","Digital video broadcasting;Dual band;Gain;L-band;Noise measurement;Phase noise;Radio frequency;Synthesizers;Tuning;Varactors","CMOS integrated circuits;digital video broadcasting;frequency synthesizers;microwave receivers;phase noise;radio receivers;television reception","0.18 micron;1.4 to 1.8 GHz;4 dB;4 to 10 MHz;470 to 890 MHz;5 dB;CMOS DVB-H receiver;UHF/L-band;direct-conversion DVB-H receiver;dual-band DVB-H receiver;fractional-N synthesizer;handheld system","","9","3","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 1ps-Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling","Nose, K.; Kajita, M.; Mizuno, M.","NEC, Kanagawa","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2112","2121","An in-field real-time successive jitter-measurement macro is developed. It features interpolated jitter oversampling and feedforward calibration that help attain 1ps resolution and a hierarchical Vernier jitter-measurement technique that exploits the trade-off between rms and deterministic jitter measurement characteristics","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696271","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696271","","Area measurement;Clocks;Delay lines;Frequency;Jitter;National electric code;Phase measurement;Quantization;Sampling methods;Semiconductor device measurement","electric noise measurement;jitter;signal sampling","1 ps;Vernier jitter-measurement;deterministic jitter measurement characteristics;feedforward calibration;interpolated jitter oversampling;jitter-measurement macro","","10","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 240W Monolithic Class-D Audio Amplifier Output Stage","Nyboe, F.; Kaya, C.; Risbo, L.; Andreani, P.","Texas Instruments, Lyngby","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1346","1355","A single-channel class-D audio amplifier output stage outputs 240W undipped into 4Omega 0.1% open-loop THD+N allows using the device in a fully-digital audio signal path with no feedback. The output current capability is plusmn18A and the part is fabricated in a 0.4mum/1.8mum high-voltage BiCMOS process. Over-current sensing protects the output from short circuits","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696183","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696183","","Bridges;Current measurement;Demodulation;Digital filters;Gain measurement;Loudspeakers;Power filters;Power measurement;Pulse width modulation;Semiconductor device measurement","BiCMOS integrated circuits;audio-frequency amplifiers;overcurrent protection","0.4 micron;1.8 micron;240 W;4 ohm;BiCMOS process;class-D audio amplifier;digital audio signal path;over-current sensing","","10","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 100mW Dual-Band CMOS Mobile-TV Tuner IC for T-DMB/DAB and ISDB-T","Bonkee Kim; Tae Wook Kim; Youngho Cho; Min-Su Jeong; Seyeob Kim; Heeyong Yoo; Seong-Mo Moon; Tae-Ju Lee; Jin-Kyu Lim; Boeun Kim","Integrant Technol., Seongnam","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2534","2543","A 0.18mum CMOS dual-band low-IF mobile-TV tuner IC for T-DMB/DAB that supports Band-III and L-band is presented. By modifying a few metals and via masks, the IC can support VHF and UHF bands for ISDB-T partial reception. The chip meets all the specifications of both applications with a sensitivity of <-98dBm while consuming 100 mW from a 1.8V supply and occupying 3.4times3.3mm<sup>2</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696318","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696318","","CMOS integrated circuits;Communication standards;Data communication;Digital multimedia broadcasting;Dual band;Electronics packaging;Multiplexing;Radio frequency;Satellite broadcasting;Tuners","CMOS integrated circuits;mobile communication;television receivers;television reception","0.18 micron;1.8 V;100 mW;Band-III;CMOS integrated circuit;ISDB-T partial reception;L-band;T-DMB/DAB;dual-band integrated circuit;low-IF integrated circuit;mobile-TV tuner integrated circuit","","4","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Dielectrically Transduced Single-Ended to Differential MEMS Filter","Weinstein, D.; Chandrahalim, H.; Lih Feng Cheow; Bhave, S.A.","Cornell Univ., Ithaca, NY","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1236","1243","A single-ended input to balanced output 425MHz mechanically coupled electromechanical filter is presented. This technology provides 1MHz channel select filtering while eliminating the need for RF switches and baluns in front-end transceivers. The filter achieves 8dB insertion loss with -50dB stop-band rejection and -48dB common-mode suppression","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696170","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696170","","Band pass filters;Capacitance;Coupling circuits;Dielectrics;Electrodes;Frequency;Glass;Micromechanical devices;Resonance;Resonator filters","electromechanical filters;micromechanical devices;transceivers","1 MHz;425 MHz;8 dB;RF switches;baluns;channel select filtering;common-mode suppression;differential MEMS filter;electromechanical filter;front-end transceivers;insertion loss;stop-band rejection","","10","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 6.25GHz 1V LC-PLL in 0.13/spl mu/m CMOS","Gu, R.; Ah-Lyan Yee; Yiqun Xie; Wai Lee","Texas Instruments, Dallas, TX","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2442","2451","A 6.25GHz PLL with integrated LC-tank VCO, on-chip loop filter and quadrature outputs is fabricated in 0.13mum CMOS technology. Operated at 1V supply with 62.5MHz input reference clock frequency, an output clock jitter of 0.5ps<sub>rms</sub> is achieved by using a charge pump with rail-to-rail operation and leakage-current cancellation","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696308","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696308","","CMOS technology;Circuit noise;Clocks;Jitter;Low-frequency noise;Phase frequency detector;Phase locked loops;Rails;Tuning;Voltage-controlled oscillators","CMOS integrated circuits;microwave filters;microwave integrated circuits;phase locked loops;voltage-controlled oscillators","0.13 micron;1 V;6.25 GHz;62.5 MHz;CMOS technology;charge pump;integrated LC-tank VCO;leakage-current cancellation;on-chip loop filter;phase locked loop;quadrature outputs;voltage controlled oscillator","","1","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"IEEE International Solid-State Circuits Conference - Call for Papers","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2645","2645","Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696336","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696336","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 13b linear 40MS/s pipelined ADC with self-configured capacitor matching","Ray, S.; Bang-Sup Song","California Univ., San Diego, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","852","861","Using statistical matching properties of capacitor arrays, a pipelined ADC self-configures the MDAC capacitor array for best matching from many trial combinations. A 0.18mum CMOS prototype achieves 13b linearity and over 80dB SFDR at 43MS/s. The chip consumes 268mW from a 1.8V supply and occupies 3.6mm<sup>2</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696125","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696125","","CMOS process;Calibration;Error correction;MIM capacitors;Measurement standards;Measurement techniques;Resistors;Sampling methods;Space exploration;Temperature","CMOS integrated circuits;analogue-digital conversion;capacitors;pipeline processing","0.18 micron;1.8 V;13 bit;268 mW;CMOS prototype;pipelined ADC;self-configured capacitor matching;statistical matching","","3","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 4.1mW 79dB-DR 4th-order Source-FollowerBased Continuous-Time Filter for WLAN Receivers","D'Amico, S.; Conta, M.; Baschirotto, A.","Lecce Univ.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1378","1387","Using a composite source-follower with positive feedback to synthesize complex poles, a single-branch CMOS biquad achieves large linearity at low overdrive voltage, saving power. In 0.18mum CMOS with a 1.8V supply, a 41h-order 10MHz filter for WLAN applications achieves 17.5dBm IIP3 and mu40dB HD3 for a 600mV<sub>pp_diff</sub> input signal amplitude. A 24muV<sub>rms</sub> noise gives a 79dB DR while drawing 2.25mA from 1.8V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696187","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696187","","Baseband;Circuits;Energy consumption;Filters;Frequency;Impedance;Linearity;Output feedback;Wireless LAN;Wireless communication","CMOS integrated circuits;continuous time filters;feedback;receivers;wireless LAN","0.18 micron;1.8 V;10 MHz;2.25 mA;4.1 mW;CMOS biquad;WLAN receivers;continuous-time filter;positive feedback;source-follower","","6","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 14b 74MS/s CMOS AFE for True High-Definition Camcorders","Kapusta, R.A.; Hatanaka, S.; Decker, S.J.; Jianrong Chen; Foley, D.; Wellinger, A.; Murat Ozbas; Kelly, D.F.; Sayuk, M.T.; Schofield, W.G.; Nakamura, K.","Analog Devices, Wilmington, MA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2032","2039","A 14b 74MS/s CMOS AFE is designed for true high-definition camcorder applications. This is the first published AFE capable of high-definition sample rates. The AFE operates from a 1.8V supply, achieves 78dB peak SNR, 1.4V input range, and dissipates 70mW","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696262","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696262","","Bandwidth;Digital cameras;Digital images;Image sensors;Lenses;MIM capacitors;Pipelines;Power dissipation;Solid state circuits;Video equipment","CMOS analogue integrated circuits;CMOS image sensors;video cameras","1.4 V;1.8 V;14 bit;70 mW;CMOS analog front-end;high-definition camcorders;high-definition sample rates","","2","3","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Image sensors","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1982","1983","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696256","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696256","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 5V AC-Powered CMOS Filter-Selectivity Booster for POTS/ADSL Splitter Size Reduction","Sackinger, E.; Tennen, A.; Shulman, D.; Wani, B.; Rambaud, M.; Lim, D.; Larsen, F.; Moschytz, George S.","Conexant Syst., Red Bank, NJ","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2072","2081","A 0.5mum CMOS chip contains a 5th-order continuous-time filter, a low output-impedance driver, and an active rectifier. The chip boosts the selectivity of an external passive LC LPF and achieves an ADSL isolation of 70dB at 30kHz, while maintaining a passband flatness of 0.23dB. It consumes 35mW from a 5V supply and reduces the number of transformers and the size of POTS/ADSL splitters","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696267","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696267","","Active circuits;Active filters;CMOS technology;Calibration;Central office;Frequency;MOS devices;Passive filters;Protection;Transformers","CMOS integrated circuits;continuous time filters;digital subscriber lines;driver circuits;low-pass filters;passive filters;rectifying circuits","0.5 micron;30 kHz;35 mW;5 V;ADSL isolation;ADSL splitter size reduction;CMOS chip;CMOS filter-selectivity booster;POTS splitter size reduction;active rectifier;continuous-time filter;low output-impedance driver;passive LC LPF","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 10Gb/s burst-mode/continuous-mode laser driver with current-mode extinction-ratio compensation circuit","Day-Uei Li; Chia-Ming Tsai","Ind. Technol. Res. Inst., Hsinchu","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","912","921","A burst/continuous-mode laser driver for 10Gb/s Ethernet PONs is implemented in a 0.18mum CMOS process. With a dual-loop current-mode control circuit, the driver automatically compensates the extinction ratio of the laser output. Under burst-mode operation, the laser turn on/off time is <3ns","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696132","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696132","","Diode lasers;Driver circuits;Erbium;Laser modes;Monitoring;Optical feedback;Optical transmitters;Passive optical networks;Temperature;Voltage control","CMOS integrated circuits;current-mode circuits;driver circuits;local area networks","0.18 micron;10 Gbit/s;CMOS process;Ethernet PON;burst-mode operation;continuous-mode operation;dual-loop current-mode control circuit;extinction-ratio compensation;laser driver","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Comparator-based switched-capacitor circuits for scaled CMOS technologies","Sepke, T.; Fiorenza, J.K.; Sodini, C.G.; Holloway, P.; Hae-Seung Lee","MIT, Cambridge, MA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","812","821","A comparator-based switched-capacitor (CBSC) design method for sampled-data systems utilizes topologies similar to traditional opamp-based methods but relies on the detection of the virtual ground using a comparator instead of forcing it with feedback. A prototype 10b CBSC 1.5b/stage pipelined ADC is implemented in a 0.18mum CMOS process. The converter operates at 8MHz and consumes 2.5mW","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696121","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696121","","Analog circuits;CMOS technology;Delay;Force feedback;Operational amplifiers;Sampling methods;Switched capacitor circuits;Switches;Switching circuits;Voltage","CMOS integrated circuits;analogue-digital conversion;comparators (circuits);sampled data systems;switched capacitor networks","0.18 micron;10 bit;2.5 mW;8 MHz;pipelined ADC;sampled-data systems;scaled CMOS technologies;switched-capacitor circuits","","34","12","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 72Mb Separate-I/O Synchronous SRAM Chip with 504Gb/s Data Bandwidth","Chih Tseng; Jae-Hyeong Kim; Chen, S.; Mu-Hsiang Huang; Chungji Lu; Hashiguchi, I.; Miyazima, Y.; Ichihashi, M.; Maki, K.; Nakashima, K.; Chuang, P.","Sony Electron., San Jose, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2582","2591","A 72Mb 6T SRAM is designed with 2times144 separate-I/O and random R/W in parallel per cycle running at 875MHz DDR to achieve 504Gb/s bandwidth. It is fabricated in a 90nm CMOS process. Dual R/W self-timed clocks with core emulators are multiplexed to operate the SRAM core at 875MHz. On-chip DLL, programmable I/O skews, and programmable input termination and output driver impedance with precise linearity are essential for this 504Gb/s interface","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696324","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696324","","Bandwidth;CMOS process;Circuits;Clocks;Power generation;Random access memory;SRAM chips;Signal design;Signal processing;Timing","CMOS integrated circuits;SRAM chips;delay lock loops;integrated circuit design","504 Gbit/s;72 MBytes;90 nm;CMOS process;core emulators;data bandwidth;on-chip delay locked loop;programmable I/O skews;programmable input termination;separate-I/O SRAM chip;synchronous SRAM chip","","1","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process","Van der Plas, G.; Decoutere, S.; Donnay, S.","IMEC, Leuven","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2310","","A high-speed 4b flash ADC in 90nm digital CMOS is presented that uses a dynamic offset-compensation scheme in its comparators. It achieves a sampling rate of 1.25GS/s with 3.7 ENOB (23.8dB SNDR) from dc to Nyquist while consuming 2.5mW. It has an energy per conversion step of 0.16pJ","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696294","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696294","","Bandwidth;CMOS process;Calibration;Capacitance;Capacitors;Circuits;Energy consumption;Preamplifiers;Sampling methods;Signal processing","CMOS digital integrated circuits;analogue-digital conversion;comparators (circuits);high-speed integrated circuits","0.16 pJ;2.5 mW;4 bit;90 nm;analog-to-digital converters;comparators;digital CMOS process;high-speed flash ADC","","23","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"On-chip image rejection in a low-if cmos receiver","Hajirostam, M.; Martin, K.","Toronto Univ., Ont.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1820","1829","An adaptive image-reject mixer is realized in a 0.18mum CMOS technology. The circuit achieves high image-rejection ratios without off-chip filters in applications such as TV tuners. Test results show a 54dB image-rejection ratio in a low-IF receiver. The circuit consumes 75mW from a 1.8V supply and occupies 2.25mm<sup>2</sup> including pads","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696239","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696239","","CMOS technology;Convergence;Equations;Phase measurement;Phase shifters;Q measurement;Silicon compounds;Solid state circuits;TV;Tuners","CMOS integrated circuits;mixers (circuits);radio receivers","0.18 micron;1.8 V;75 mW;CMOS technology;adaptive image-reject mixer;image-rejection ratios;low-IF CMOS receiver;low-IF receiver;on-chip image rejection","","2","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"11Gb/s monolithically integrated silicon optical receiver for 850nm wavelength","Swoboda, R.; Zimmermann, H.","A3PICs, Vienna","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","904","911","A monolithically integrated optical receiver is realized in a modified silicon 0.5mum BiCMOS process with f<sub>T</sub>=25 GHz that contains a pin photodiode. At a wavelength of 850nm, a BER of 10<sup>-9 </sup>, a PRBS of 2<sup>31</sup>-1, the receiver has sensitivities of -10.8dBm, -10.1dBm, and -8.9dBm for data rates of 8Gb/s, 10Gb/s, and 11Gb/s, respectively","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696131","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696131","","Bit error rate;Capacitance;Cathodes;Detectors;Optical amplifiers;Optical receivers;PIN photodiodes;Semiconductor optical amplifiers;Silicon;Voltage","BiCMOS analogue integrated circuits;integrated optoelectronics;optical receivers;p-i-n photodiodes;silicon","0.5 micron;10 Gbit/s;11 Gbit/s;25 GHz;8 Gbit/s;850 nm;BiCMOS process;monolithically integrated optical receiver;pin photodiode;silicon","","8","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An 18mW 90 to 770MHz synthesizer with agile auto-tuning for digital TV-tuners","Marutani, M.; Anbutsu, H.; Kondo, M.; Shirai, N.; Yamazaki, H.; Watanabe, Y.","Fujitsu, Kawasaki","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","681","690","An 18mW 90-to-770MHz I/Q synthesizer is fabricated in a 1.2V 0.11mum CMOS process. The architecture is optimized to achieve low power and wide tuning range. A divide-by-3.5 7b VCO with an agile auto-tuning block is included. Phase noise is < -100dBc/Hz at 100kHz offset","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696107","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696107","","Circuits;Clocks;Communication standards;Data communication;Digital multimedia broadcasting;Frequency;Inductors;Multiplexing;Synthesizers;Voltage-controlled oscillators","CMOS integrated circuits;UHF integrated circuits;circuit tuning;digital television;frequency synthesizers;low-power electronics;phase noise;voltage-controlled oscillators","0.11 micron;1.2 V;18 mW;7 bit;90 to 770 MHz;CMOS process;VCO;agile auto-tuning;digital TV-tuners;phase noise;synthesizers","","12","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Back-Illuminated High-Sensitivity Small-Pixel Color CMOS Image Sensor with Flexible Layout of Metal Wiring","Iwabuchi, S.; Maruyama, Y.; Ohgishi, Y.; Muramatsu, M.; Karasawa, N.; Hirayama, T.","SONY, Atsugi","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1171","1178","A 1.3Mpixel color image sensor with a back-illuminated configuration and 3.45mum square pixels is fabricated in 0.25mum 1P3M CMOS. Its sensitivity at a wavelength of 550nm is 34% better than that of a conventional device, and it falls by only 15% when the light is incident at an angle of 20 degrees. Flexibility in metal wiring layout improves device characteristics such as saturation output","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696162","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696162","","CMOS image sensors;Computational Intelligence Society;Degradation;Digital cameras;Image quality;Optical saturation;Optical sensors;Pixel;Silicon;Wiring","CMOS image sensors;wiring","0.25 micron;1P3M CMOS;3.45 micron;550 nm;back-illuminated configuration;color image sensor;metal wiring layout;small-pixel color CMOS image sensor","","9","3","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 3 to 5GHz CMOS UWB LNA with input matching using miller effect","Lee, H.-J.; Ha, D.S.; Choi, S.S.","Virginia Inst. of Technol., Blacksburg, VA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","731","740","A UWB CMOS LNA uses the Miller effect with one additional inductor to achieve a broadband input match. The LNA has a power gain>15dB, S11<-10.5dB, S22< -13.1dB and NF<2.3dB over the 3 to 5GHz range. It is fabricated in 0.18mum CMOS and draws 6.4mA from a 1.8V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696112","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696112","","Bandwidth;Capacitors;Chebyshev approximation;Circuits;Frequency;Impedance matching;Inductors;Q factor;Shunt (electrical);Voltage","CMOS integrated circuits;MMIC amplifiers;distributed amplifiers;low noise amplifiers;ultra wideband communication","0.18 micron;1.8 V;3 to 5 GHz;6.4 mA;CMOS technology;LNA;Miller effect;UWB;distributed amplifiers;input matching;ultra wideband low noise amplifiers","","9","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A monolithic low-bandwidth jitter-cleaning PLL with hitless switching for SONET/SDH clock generation","Wei, D.C.; Huang, Y.; Garlepp, B.W.; Hein, J.","Silicon Labs., Austin, TX","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","884","893","A single-chip jitter-cleaning PLL with hitless switching is presented. By utilizing the mostly-digital phase build-out technique, the steady-state output phase step after switching is bounded within 200ps. At the loop bandwidth of 800Hz, the maximum output phase transient slope is <4.5ns/ms. The jitter generation is 0.8ps in the OC48 band and 0.4ps in OC192 band. The 16.32mm<sup>2</sup> chip is fabricated in a 0.25mum standard CMOS process and consumes 350mW at 3.3V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696129","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696129","","Bandwidth;Clocks;Jitter;Phase frequency detector;Phase locked loops;Phase noise;SONET;Switches;Synchronous digital hierarchy;Voltage-controlled oscillators","SONET;clocks;digital signal processing chips;jitter;phase locked loops;voltage-controlled oscillators","0.25 micron;3.3 V;350 mW;800 Hz;CMOS process;OC192 band;OC48 band;SDH;SONET;clock generation;digital phase build-out technique;hitless switching;jitter-cleaning PLL","","5","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Optical interconnect technologies for high-speed VLSI chips using silicon nano-photonics","Ohashi, K.; Fujikata, J.; Nakada, M.; Ishi, T.; Nishi, Kenichi; Yamada, H.; Fukaishi, M.; Mizuno, M.; Nose, K.; Ogura, Ichiro; Urino, Y.; Baba, Toshio","NEC, Tsukuba","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1686","1695","Optoelectronic and electrooptic elements are integrated on VLSI chips. The junction capacitance of a nano-photodiode is extremely low (<10aF), which permits a high load resistance to be used, resulting in higher output voltage at high frequencies. A ceramic Pb(,ZrTi)O<sub>3 </sub> film with average crystallite diameter below 20nm has a high electro-optical coefficient (>150pm/V) suitable for on-chip modulators. This paper introduces a new approach for realizing high-speed optical interconnects on silicon chips. This concept uses nano-photodiodes on silicon with extremely low parasitic capacitance (less than 10aF) enabling robust communication at very high frequencies. The results demonstrate 5GHz clocking with the promise of up to 20GHz. The authors will also discuss how the silicon nano-photodiode can be used for wavelength-division multiplexing and low-voltage electro-optic modulators for on-chip and off-chip optical communications","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696224","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696224","","Capacitance;Ceramics;Electrooptic modulators;Frequency;Optical films;Optical interconnections;Silicon;Ultraviolet sources;Very large scale integration;Voltage","VLSI;electro-optical modulation;high-speed integrated circuits;integrated optoelectronics;optical interconnections;photodiodes;wavelength division multiplexing","5 GHz;electrooptic modulators;high-speed VLSI chips;nanophotodiodes;on-chip modulators;optical interconnect;optoelectronic elements;silicon nano-photonics;wavelength-division multiplexing","","2","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An IP2 Improvement Technique for Zero-IF Down-Converters","Darabi, H.; Hea Joung Kim; Chiu, J.; Ibrahim, B.; Serrano, L.","Broadcom, Irvine, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1860","1869","An IP2 calibration circuit to improve the 2<sup>nd</sup>-order nonlinearity of mixers in zero or low-IF receivers is presented. The circuit allows the mixers to be optimized independently, and has negligible impact on receiver noise figure, area, and power consumption. A prototype transceiver including the calibration circuitry in 0.13mum CMOS is fabricated. An average IIP2 improvement of 18dB is measured","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696243","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696243","","Automatic control;Baseband;Calibration;Circuit testing;Costs;Filters;Production facilities;Radio frequency;Switches;Voltage control","CMOS integrated circuits;frequency convertors;mixers (circuits);transceivers","0.13 micron;IP2 calibration circuit;IP2 improvement technique;low-IF receivers;prototype transceiver;second-order nonlinearity;zero-IF down-converters","","11","4","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Oversampling ADCs","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","129","130","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696041","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696041","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"UWB Transceivers","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","366","367","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696067","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696067","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Linear Regulator with Fast Digital Control for Biasing Integrated DC-DC Converters","Hazucha, P.; Sung Tae Moon; Schrom, G.; Paillet, F.; Gardner, D.S.; Rajapandian, S.; Karnik, T.","Intel, Hillsboro, OR","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2180","2189","A high-voltage-tolerant 2.4 to 1.2V push-pull linear regulator with 1A output, 288ps response time, and 97.5% current efficiency for biasing integrated DC-to-DC converters is introduced. The regulator occupies 0.03mm<sup>2</sup> in 90nm CMOS and achieves 33A/mm<sup>2</sup> current density. Digital control with a flash ADC and a digital-to-current converter improve speed-power performance by 3times","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696279","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696279","","Bridge circuits;CMOS process;DC-DC power converters;Delay;Digital control;Inverters;MOS devices;Rails;Regulators;Voltage","CMOS integrated circuits;DC-DC power convertors;analogue-digital conversion;current density;mixed analogue-digital integrated circuits;voltage regulators","1 A;1.2 to 2.4 V;288 ps;90 nm;CMOS integrated circuit;digital control;digital-to-current converter;flash analog-to-digital converter;integrated DC-to-DC converters biasin;push-pull linear regulator","","9","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 25Gb/s CDR in 90nm CMOS for High-Density Interconnects","Kromer, C.; Sialm, G.; Menolfi, C.; Schmatz, M.; Ellinger, F.; Jackel, H.","ETH Zurich","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1266","1275","A CDR for source-synchronous high-density link applications receives 25Gb/s at a BER of <10<sup>-12</sup>. The CDR is a first-order bang-bang topology employing a phase interpolator, linear half-rate phase detector, an analog filter followed by a limiter and a digital loop filter. The core CDR circuit occupies 0.09mm<sup>2</sup> and consumes 98mW from a 1.1V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696174","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696174","","Clocks;Counting circuits;Digital filters;Frequency conversion;Phase detection;Phase frequency detector;Pipelines;Pulse measurements;Switches;Topology","CMOS integrated circuits;clocks;integrated circuit interconnections;nanotechnology;phase detectors;synchronisation","1.1 V;25 Gbit/s;90 nm;98 mW;CDR;CMOS;analog filter;bang-bang topology;digital loop filter;high-density interconnects;limiter circuit;phase detector;phase interpolator;source-synchronous high-density link","","0","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 14b 100MS/s digitally self-calibrated pipelined ADC in 0.13/spl mu/m CMOS","Bogner, P.; Kuttner, F.; Kropf, C.; Hartig, T.; Burian, M.; Eul, H.","Infineon, Villach","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","832","841","A 14b multi-bit-per-stage pipelined ADC is implemented in a 0.13mum digital CMOS process. The gain and matching errors of the analog circuitry are compensated by a digital calibration scheme that allows the usage of a low-gain op-amp. A low power consumption has been reached by introducing a charge compensation scheme","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696123","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696123","","CMOS process;CMOS technology;Calibration;Capacitors;Circuits;Energy consumption;High-resolution imaging;Intersymbol interference;Low voltage;Signal generators","CMOS digital integrated circuits;analogue-digital conversion;low-power electronics;operational amplifiers","0.13 micron;14 bit;charge compensation;digital CMOS process;gain errors;matching errors;operational amplifiers;self-calibrated pipelined ADC","","6","4","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An Organic FET SRAM for Braille Sheet Display with Back Gate to Increase Static Noise Margin","Takamiya, M.; Sekitani, T.; Kato, Y.; Kawaguchi, H.; Someya, T.; Sakurai, T.","Tokyo Univ.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1060","1069","Organic FETs (OFETs) are integrated with actuators and a Braille sheet display is demonstrated. A back-gated OFET SRAM and the circuit technology for the Braille sheet display to enhance speed, yield and lifetime are presented along with essential elements for future large-area electronics made with OFETs","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696149","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696149","","Actuators;Displays;Driver circuits;FETs;Integrated circuit technology;OFETs;Photodetectors;Pipeline processing;Random access memory;Sensor systems","SRAM chips;display devices;field effect transistors;handicapped aids;organic semiconductors","Braille sheet display;OFET;back gate;large-area electronics;organic FET SRAM;static noise margin increase","","8","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 1.1V 3.1-to-9.5GHz MB-OFDM UWB transceiver in 90nm CMOS","Tanaka, A.; Okada, H.; Kodama, H.; Ishikawa , H.","NEC, Sagamihara","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","398","407","A 3.1-to-9.5GHz UWB transceiver is implemented in 90nm CMOS technology. It includes a 12-band synthesizer and wideband TX/RX chains operating from a 1.1V supply. The transceiver provides a TX0IP3 of 7.2 to 8.6dBm, an RX gain of 58 to 64dB, and a NF of 6.3 to 7.8dB across 12 bands","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696071","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696071","","Amplitude modulation;Capacitors;Cutoff frequency;Frequency conversion;Frequency synthesizers;Low voltage;Power generation;Power harmonic filters;Transceivers;Wideband","CMOS integrated circuits;OFDM modulation;frequency synthesizers;microwave receivers;transceivers;ultra wideband technology","1.1 V;3.1 to 9.5 GHz;58 to 64 dB;6.3 to 7.8 dB;90 nm;CMOS technology;MB-OFDM UWB transceiver;synthesizer","","10","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 250/spl mu/W 0.042mm2 2MS/s 9b DAC for Liquid Crystal Display Drivers","Knausz, I.; Bowman, R.J.","Nat. Semicond., Pittsford, NY","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","599","608","The architecture and design methods are presented for implementing N-bit DACs optimized for small-format LCD column drivers. Individual 9b DACs in a 12-channel QVGA display system occupies a die area of 0.042mm <sup>2</sup>. It represents a composite DAC performance of better than 0.60pJ/b/mm<sup>2</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696097","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696097","","Blanking;Decoding;Driver circuits;Liquid crystal displays;Multiplexing;Parasitic capacitance;Resistors;Switches;Switching circuits;Voltage","digital-analogue conversion;driver circuits;liquid crystal displays","250 muW;DAC;QVGA display system;liquid crystal display drivers","","2","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Low-Power 2.4GHz CMOS Receiver Front-End Using BAW Resonators","Chabloz, J.; Muller, C.; Pengg, F.; Pezous, A.; Enz, C.; Dubois, M.-A.","CSEM, Neuchatel","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1244","1253","A low-power 2.4GHz heterodyne receiver front-end is integrated in 0.18mu;m CMOS using BAW solidly mounted resonators. The resonators with Qs of up to 580, provide both impedance matching and selectivity. An image rejection of up to 50dB, a NF of 11dB and IIP3 of -16.1dBm with a power dissipation of 1.8mW are demonstrated","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696171","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696171","","Circuits;Energy consumption;Impedance matching;Inductors;Lattices;Linearity;Radio frequency;Receivers;Resonance;Resonator filters","CMOS integrated circuits;acoustic resonators;bulk acoustic wave devices;impedance matching;low-power electronics;receivers","0.187 micron;2.4 GHz;BAW resonators;CMOS receiver;image rejection;impedance matching;low-power receiver;power dissipation","","15","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 22GS/s 5b adc in 0.13/spl mu/m SiGe BiCMOS","Schvan, P.; Pollex, D.; Shing-Chi Wang; Falt, C.; Ben-Hamida, N.","Nortel, Ottawa, Ont.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2340","2349","A 22GS/S 5b ADC implemented in 130nm SiGe BiCMOS technology is presented. The ADC has 0.64V input range and achieves 4.4b and 3.5b ENOB with 34dB and 29dB SFDR at 5GHz and 7GHz input frequencies, respectively. Measured DNL and INL are <0.5LSB and BER is 10<sup>-4 </sup> at 22GS/s. The ADC consumes 3W from a 3.3V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696297","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696297","","BiCMOS integrated circuits;Circuit testing;Clocks;Degradation;Frequency;Germanium silicon alloys;Optical amplifiers;Reflective binary codes;Sampling methods;Silicon germanium","BiCMOS integrated circuits;Ge-Si alloys;analogue-digital conversion;error statistics","0.13 micron;0.64 V;130 nm;3.3 V;3.5 bit;4.4 bit;5 GHz;5 bit;7 GHz;BiCMOS technology;SiGe;analog-to-digital converter;bit error rate","","6","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 128 x128 33mW 30frames/s single-chip stereo imager","Philipp, R.M.; Etienne-Cummings, R.","Johns Hopkins Univ., Baltimore, MD","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2050","2059","A single-chip stereo imager incorporates two 128times128 linear current-mode active pixel sensors with 10mum pixel pitch and 1.2% uncorrected FPN. The chip, fabricated in a 0.35mum 3.3V 4M2P CMOS process, uses parallel computation of the sum-of-absolute-difference matching metric and confidence measures to produce 114times125 depth maps at 30frames/s using 33mW from 3.3V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696264","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696264","","Circuits;Computer vision;Concurrent computing;Layout;Nonlinear optics;Optical computing;Optical imaging;Optical sensors;Pixel;Stereo vision","CMOS image sensors;current-mode circuits;stereo image processing","0.35 micron;10 micron;128 pixel;3.3 V;33 mW;4M2P CMOS process;active pixel sensors;linear current-mode sensors;parallel computation;single-chip stereo imager;sum-of-absolute-difference matching metric;uncorrected FPN","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 13.56MHz RFID System based on Organic Transponders","Cantatore, E.; Geuns, T.C.T.; Gruijthuijsen, A.F.A.; Gelinck, G.H.; De Leeuw, D.M.","Philips Res., Eindhoven","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1042","1051","RFID tags using organic transistors are described: Two 8b tags carrying different codes, energized and read out at 13.56MHz, the defacto standard for item-level ID, have been tested and demonstrated to enable multiple-object identification for the first time; A 64b tag, the most complex organic transponder reported to date, operates at 125kHz and employs 1938 transistors","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696147","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696147","","Flip-flops;Frequency estimation;Manufacturing;Modulation coding;RFID tags;Radiofrequency identification;Rectifiers;Semiconductor device manufacture;Semiconductor diodes;Transponders","organic semiconductors;radiofrequency identification;transponders","125 kHz;13.56 MHz;64 bit;8 bit;RFID tags;multiple-object identification;organic transponders","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 0.5V 74dB SNDR 25kHz CT /spl Delta//spl Sigma/ Modulator with Return-to-Open DAC","Kong-Pang Pun; Chatterjee, S.; Kinget, P.","Chinese Univ. of Hong Kong, Kowloon","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","181","190","A 0.5V 3rd-order 1b fully differential CT DeltaSigma modulator in a 0.18mum CMOS process is presented. A special return-to-open DAC, a body-input gate-clocked comparator, and body-input OTAs for the active-RC loop filter enable the ultra-low voltage operation. The 0.6mm <sup>2</sup> chip consumes 370muW and achieves a peak SNDR of 74dB in a 25kHz BW","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696047","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696047","","CMOS technology;Circuits;Clocks;Degradation;Delta modulation;Feedback;Frequency;Resistors;Switches;Threshold voltage","CMOS integrated circuits;RC circuits;active filters;comparators (circuits);delta-sigma modulation;low-power electronics;operational amplifiers","0.18 micron;0.5 V;25 kHz;370 mW;CMOS process;CT DeltaSigma modulator;OTA;SNDR;active-RC loop filter;body-input gate-clocked comparator;return-to-open DAC;ultra-low voltage","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 125/spl mu/w, fully scalable MPEG-2 and H.264/AVC video decoder for mobile applications","Tsu-Ming Liu; Ting-An Lin; Sheng-Zen Wang; Wen-Ping Lee; Kang-Cheng Hou; Jiun-Yan Yang; Chen-Yi Lee","Nat. Chiao Tung Univ., Hsinchu","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1576","1585","An MPEG-2 and H.264/AVC decoder occupies 3.9 times 3.9mm<sup>2 </sup>in 0.18mum 1P6M CMOS. To improve integration efficiency and transmission bandwidth, a scalable pipeline and prediction circuit is employed. The decoder performs real-time MPEG-2 and H.264/AVC QCIF at 15frames/s video decoding, dissipating 108muW and 125muW, respectively, at 1V with a clock frequency of 1.15MHz","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696212","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696212","","Automatic voltage control;Bandwidth;Clocks;Decoding;Displays;Energy consumption;Filters;Pipelines;Random access memory;SDRAM","CMOS integrated circuits;codecs;integrated circuit design;video coding","0.18 micron;1 V;1.15 MHz;108 muW;125 muW;1P6M CMOS;H.264/AVC video decoder;MPEG-2;QCIF;clock frequency;integration efficiency;mobile applications;pipeline circuit;prediction circuit;transmission bandwidth;video decoding","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Wireline Building Blocks","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2070","2071","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696266","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696266","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Processors","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","293","294","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696059","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696059","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Fully Integrated CMOS SoC for 56/18/16 CD/DVD-dual/RAM Applications with On-Chip 4-LVDS Channel WSG and 1.5Gb/s SATA PHY","Jyh-Shin Pan; Tse-Hsiang Hsu; Hao-Cheng Chen; Jong-Woei Chen; Bing-Yu Hsieh; Hong-Ching Chen; Wei-Hsuan Tu; Chi-Ming Chang; Lee, R.; Ching-Ho Chu; Yuan-Chin Liu; Chuan-Cheng Hsiao; Chuan Liu; Lily Huang; Chia-Hua Chou; Chang-Long Wu; Meng-Hsueh Lin; Shang-Ping Chen; Liu, B.; Heng-Shou Hsu; Chun-Yiu Lin; Shang-nien Tsai; Jenn-Ning Yang; Chien, S.; Kuan-Hua Chao; Chang-Po Ma; Yung Cheng; Shu-Hung Chou; Yih-Shin Weng; Ming-Shiam Tsai; Kun-Hung Hsieh; Kuang-Jung Chang; Jin-Chuan Hsu; Hsiu-Chen Peng; Ho, A.","MediaTek, Hsinchu","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1022","1031","Multi-format CD/DVD SoC, integrating an RF/AFE and a 1.5 Gb/s SATA PHY, is presented. It supports a 471Mb/s 18times DVD. A partial parity mode reduces SDRAM bandwidth and a power control mode minimizes the system clock rate. The 0.18mum CMOS SoC has 10M transistors, occupies 5.4 times 5.1mm<sup>2</sup>, and consumes 772mW during a 16times DVD read","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696144","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696144","","CMOS process;Calibration;Clocks;Costs;DVD;Filters;Laser tuning;Physical layer;Power control;Radio frequency","digital versatile discs;field buses;random-access storage;system-on-chip","0.18 micron;1.5 Gbit/s;471 Mbit/s;772 mW;CMOS SoC;LVDS channel WSG;SATA PHY;SDRAM;multiformat CD SoC;multiformat DVD SoC;partial parity mode;power control mode","","4","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An 8.4ns Column-Access 1.3Gb/s/pin DDR3 SDRAM with an 8:4 Multiplexed Data-Transfer Scheme","Fujisawa, H.; Kubouchi, S.; Kuroki, K.; Riho, Y.; Noda, H.; Fujii, I.; Ito, T.; Tanaka, H.; Nakamura, M.","ELPIDA Memory, Sagamihara","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","557","566","The column access time of a 512Mb DDR3 SDRAM implemented in a 90nm dual-gate CMOS process is reduced by 2.9ns to 8.4ns through an 8:4 multiplexed data-transfer scheme that enables the use of shielded I/O lines. A dual-clock additive latency counter enables a 30% reduction in cycle time from 1.7 to 1.2ns. By combining these with a multiple on-die-termination merged output driver, 1.3Gb/s/pin operation at 1.36V and a column latency of 6 (CL6) is achieved","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696092","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696092","","CMOS technology;Clocks;Counting circuits;Delay;Flip-flops;Latches;Prefetching;Random access memory;SDRAM;Timing","CMOS memory circuits;DRAM chips;electronic data interchange","1.2 ns;1.3 Gbit/s;1.36 V;1.7 ns;2.9 ns;512 Mbit;8.4 ns;90 nm;DDR3 SDRAM;column access;column latency;dual clock additive latency counter;multiplexed data transfer","","1","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Free-Running Ring Frequency Synthesizer","Allen, D.J.; Carley, A.L.","TimeLab, Andover, MA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1502","1511","A digital processor uses a single free-running ring oscillator to synthesize multiple clocks without analog circuits or feedback loops. Fabricated in 0.18mum technology, the 4mm<sup>2</sup> die integrates 6 independent spread-spectrum synthesizers with <0.1ps period resolution. The synthesizers operate from 3 to 400MHz with a jitter <85ps, meeting PCIe clock-jitter requirements","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696201","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696201","","Clocks;Counting circuits;Flip-flops;Frequency synthesizers;Metastasis;Oscillators;Propagation delay;Technological innovation;Timing;Transient response","clocks;frequency synthesizers;jitter;microprocessor chips;oscillators","0.18 micron;3 to 400 MHz;PCIe clock-jitter;analog circuits;clocks;digital processor;feedback loops;frequency synthesizer;ring oscillator;spread-spectrum synthesizers","","1","8","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Active 2nd-order intermodulation calibration for direct-conversion receivers","Minghui Chen; Yue Wu; Chang, A.F.","California Univ., Los Angeles, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1830","1839","A temperature-compensated active IM2 calibration circuit for direct-conversion receivers is fabricated with a mixer in 0.25mum CMOS. A squaring circuit senses the RF signal and generates a calibration current to cancel mixer IM2 distortion. The loading effect and noise contribution are minimized by gain boosting. IIP2 is boosted >20dB to >80dBm in the IMT band. The calibration circuit draws 1.5mA","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696240","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696240","","Bandwidth;Calibration;Circuits;Degradation;Intermodulation distortion;Noise reduction;Nonlinear distortion;Radio frequency;Radiofrequency amplifiers;Temperature","CMOS integrated circuits;intermodulation distortion;mixers (circuits);radio receivers","0.25 micron;1.5 mA;CMOS process;RF signal;active IM2 calibration circuit;active second-order intermodulation calibration;direct-conversion receivers;gain boosting;mixer IM2 distortion","","6","3","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Active circuits for ultra-high efficiency micropower generators using nickel-63 radioisotope","Duggirala, Rajesh; Li, Hui; Lal, A.","Cornell Univ., Ithaca, NY","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1648","1655","Integration of betavolatics with radioisotope-powered piezoelectric micropower generators (RPG) operating in new resonant modes, attains nuclear-electrical conversion efficiencies of up to 30%, generating 1 to 10muW peak power with 1 to 10 milliCurie of Nickel-63. A 20mV-voltage-drop ac-to-dc rectifier employing radioactively biased MOSFETs is developed for efficient conversion of RPG-generated low-amplitude power signals","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696220","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696220","","Active circuits;Costs;Electrostatics;Fuels;Kinetic energy;Nuclear power generation;Power generation;Radioactive materials;Vibrations;Voltage","MOSFET;active networks;electric generators;nickel;radioisotopes;rectifiers","MOSFET;Nickel-63 radioisotope;RPG;RPG-generated power signals;ac-to-dc rectifier;active circuits;betavolatics;nuclear-electrical conversion;radioisotope-powered piezoelectric micropower generators;ultra-high efficiency micropower generators","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Minimally Invasive Retinal Prosthesis","Theogarajan, L.; Wyatt, J.; Rizzo, J.; Drohan, B.; Markova, M.; Kelly, S.; Swider, G.; Raj, M.; Shire, D.; Gingerich, M.; Lowenstein, J.; Yomtov, B.","MIT, Cambridge, MA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","99","108","A wireless retinal implant with a low-power area-efficient stimulator chip features an ASK demodulator, single-ended-to-differential converter, low-power DLL and programmable current drivers. The chip dissipates 1.3mW from plusmn2.5V at a data rate of 100kb/s. The chip is powered and driven through a wireless inductive link separated by 15mm","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696038","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696038","","Blindness;Clocks;Coils;Electrodes;Frequency;Implants;Minimally invasive surgery;Neurons;Prosthetics;Retina","biomedical electronics;demodulators;eye;low-power electronics;prosthetics","1.3 mW;100 kbit/s;15 mm;ASK demodulator;low power DLL;minimally invasive retinal prosthesis;programmable current drivers;single ended to differential converter;stimulator chip;wireless implant","","27","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Combined Dynamic and Static Frequency Divider for a 40GHz PLL in 80nm CMOS","von Buren, G.; Kromer, C.; Ellinger, F.; Huber, A.; Schmatz, M.; Jackel, H.","ETH, Zurich","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2462","2471","A divide-by-4 circuit operates for input frequencies from 31 to 41 GHz at signal amplitudes ""0.5V<sub>pp</sub>. The circuit consists of a dynamic followed by a static frequency divider. The dynamic and static frequency dividers consume 2mA and 1mA, respectively, from a 1.1V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696310","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696310","","Band pass filters;Bandwidth;Circuits;Design for disassembly;Energy consumption;Frequency conversion;Latches;Output feedback;Phase locked loops;Voltage","CMOS integrated circuits;frequency dividers;millimetre wave integrated circuits;phase locked loops","1 mA;1.1 V;2 mA;31 to 41 GHz;80 nm;CMOS integrated circuit;divide-by-4 circuit;dynamic frequency divider;phase locked loops;static frequency divider","","2","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Biomedical Systems","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","57","58","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696033","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696033","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An IEEE 802.11a/b/g SoC for Embedded WLAN Applications","Nathawad, L.; Weber, D.; Shahram Abdollahi; Chen, P.; Syed Enam; Kaczynski, B.; Alireza Kheirkhahi; MeeLan Lee; Limotyrakis, S.; Onodera, K.; Vleugels, K.; Zargari, M.; Wooley, B.","Atheros Commun., Irvine, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1430","1439","An 802.11 a/b/g wireless LAN SoC for low-power embedded applications is implemented in a 0.18mum CMOS technology. The IC integrates the RF transceiver, digital PHY and MAC, CPU and host interface. For 64QAM OFDM, the 5GHz/2.4GHz TX EVM is -27.4dB/-27.5dB at an output power of -5.2dBm/-3.5dBm. Overall 5GHz/2.4GHz RX sensitivity is -73dBm/-76dBm at 54Mb/s","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696193","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696193","","Bandwidth;Circuits;Dual band;Filters;Frequency synthesizers;Logic;Radio frequency;Tuning;Voltage-controlled oscillators;Wireless LAN","CMOS integrated circuits;MMIC;low-power electronics;system-on-chip;wireless LAN","0.18 micron;2.4 GHz;5 GHz;54 Mbit/s;802.11a/b/g SoC;CMOS technology;CPU;MAC;QAM OFDM;RF transceiver;digital PHY;embedded WLAN applications;host interface;low-power embedded applications;wireless LAN SoC","","14","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A CMOS Interface for a Gas-Sensor Array with a 0.5%-Linearity over 500k/spl Omega/-to-1G/spl Omega/ Range and 2.5/spl deg/C Temperature Control Accuracy","Malfatti, M.; Stoppa, D.; Simoni, A.; Lorenzelli, L.; Adami, A.; Baschirotto, A.","Center for Sci. & Technol. Res., Trento","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1131","1140","The interface IC includes 8 read-out channels and 2 closed-loop temperature control circuits, is fabricated in 0.35mum 2P4M CMOS and dissipates 27mW from a 3.3V supply. The read-out structure, based on a controlled oscillator, achieves a 0.5% linearity and a SNR >48dB over the 500kOmega-1GOmega sensor resistance range with a 114dB DR. The temperature control systems maintain a 100degC gradient in the range 100 to 400degC with plusmn2.5degC accuracy","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696158","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696158","","Capacitors;Circuits;Frequency;Gas detectors;Oscillators;Sensor arrays;Temperature control;Temperature dependence;Temperature sensors;Thermal resistance","CMOS integrated circuits;closed loop systems;gas sensors;readout electronics;temperature control","0.35 micron;100 to 400 C;27 mW;2P4M CMOS;3.3 V;CMOS interface;closed-loop temperature control circuits;gas sensor array;readout channels;readout structure;temperature control accuracy;temperature control systems","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A single-chip linear CMOS power amplifier for 2.4 GHz WLAN","Jongchan Kang; Hajimiri, A.; Bumman Kim","Pohang Univ. of Sci. & Technol.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","761","769","A single-chip linear CMOS PA for OFDM WLAN applications adopts a fully differential topology with transformer-type output matching and operates from a 3.3V supply. All of the components, including the input balun and output transformer, are integrated on a single 0.18mum CMOS die and no off-chip component is required","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696115","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696115","","CMOS technology;Impedance matching;Inductance;Inductors;MIM capacitors;MOSFETs;Power amplifiers;Resonance;Slabs;Wireless LAN","CMOS integrated circuits;MMIC power amplifiers;OFDM modulation;baluns;transformers;wireless LAN","0.18 micron;2.4 GHz;3.3 V;CMOS power amplifier;fully differential topology;orthogonal frequency division multiplexing;output matching;wireless LAN","","16","7","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 375mW Quadrature Bandpass /spl Delta//spl Sigma/ ADC with 90dB DR and 8.5MHz BW at 44MHz","Schreier, R.; Abaskharoun, N.; Shibata, H.; Mehr, I.; Rose, S.; Paterson, D.","Analog Devices, Wilmington, MA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","141","150","A CT quadrature bandpass ADC is designed for a multi-standard television receiver. When clocked at 264MHz, the ADC achieves 90dB of total DR over an 8.5MHz BW centered at 44MHz. The 4th-order 4b ADC uses a modified feedforward topology and includes 12dB of AGC. The 2.5mm<sup>2</sup> chip consumes 375mW in a 0.18mum CMOS process","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696043","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696043","","Attenuators;Bandwidth;Feedforward systems;Filtering theory;Frequency;Standards development;State feedback;TV;Topology;Voltage","CMOS integrated circuits;delta-sigma modulation;network topology;television receivers","0.18 micron;264 MHz;375 mW;44 MHz;8.5 MHz;CMOS process;CT quadrature bandpass;DeltaSigma ADC;feedforward topology;multi standard television receiver","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"What is driving displays?","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","xiii","xiv","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696025.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696025","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696025","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Quad 6Gb/s Multi-rate CMOS Transceiver with TX Rise/Fall-Time Control","Yongsam Moon; Ahn, Gijung; Hoon Choi; Namhoon Kim; Daeyun Shim","Silicon Image, Sunnyvale, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","233","242","A multi-rate transceiver incorporating TX slew control with >2times range, PLL with <0.5times loop-filter area using capacitance multiplication, and DeltaSigmaZ-SSCG having 11.7dB peak reduction is designed in 0.13mum CMOS. Occupying 2.33mm<sup>2</sup> with TX operable up to 8.5Gb/s, the quad transceiver consumes 386mW from 1.2V supply and has a BER<10<sup>-14</sup> at 6Gb/s over an 8m cable with 22dB loss","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696053","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696053","","Capacitance;Capacitors;Electromagnetic interference;Filters;Frequency;Jitter;Phase locked loops;Reactive power;Transceivers;Varactors","CMOS integrated circuits;delta-sigma modulation;phase locked loops;transceivers","0.13 micron;1.2 V;22 dB;386 mW;6 Gbit/s;8 m;DeltaSigma-SSCG;PLL;TX slew control;capacitance multiplication;multi-rate CMOS transceiver;quad transceiver","","7","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Wideband Image-Rejection Circuit for Low-IF Receivers","Maeda, K.; Hioe, W.; Kimura, Y.; Tanaka, S.","Hitachi, Tokyo","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1912","1921","A wideband image-rejection circuit for GSM/EDGE low-IF receivers includes a reference signal source and digital correction circuit that compensate I/Q gain, phase, and frequency response mismatch. The chip integrates an LNA, mixers, PGAs, LPFs, and fractional-N synthesizer in a 0.25mum BiCMOS process and achieves 50dB IRR over the entire signal bandwidth at 200kHz IF","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696249","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696249","","Circuit testing;Degradation;Electronics packaging;Finite impulse response filter;Frequency;GSM;Interference;Noise robustness;Power harmonic filters;Wideband","BiCMOS integrated circuits;cellular radio;frequency synthesizers;low noise amplifiers;radio receivers","0.25 micron;200 kHz;BiCMOS process;EDGE;GSM;digital correction circuit;fractional-N synthesizer;frequency response mismatch;image-rejection ratio;low noise amplifiers;low-IF receivers;reference signal source circuit","","2","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Present (and Future) Classic Circuits with Less Than 25 Transistors","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1568","1569","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696208","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696208","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A CMOS Carrier-less UWB Transceiver for WPAN Applications","Yuanjin Zheng; Yan Tong; Chyuen Wei Ang; Yong-Ping Xu; Wooi Gan Yeoh; Lin, F.; Singh, R.","Inst. of Microelectron., Singapore Nat. Univ.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","378","387","A carrier-less impulse-based UWB transceiver (TRX) chipset is presented. The TRX employs high-order pulse transmission with analog pulse-position modulation. Realized in a 0.18mum CMOS process, the TRX achieves a NF in the range of 7.7 to 8.1dB, an IIP3 of -12.3dBm, and a sensitivity of -80 to -72dBm. It consumes 76mW and 81 mW from a 1.8V supply in transmit and receive modes, respectively","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696069","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696069","","Broadband amplifiers;FCC;Pulse amplifiers;Pulse circuits;Pulse generation;Pulse modulation;Pulse shaping methods;Radio frequency;Transceivers;Wideband","CMOS integrated circuits;personal area networks;pulse position modulation;transceivers;ultra wideband technology","0.18 micron;1.8 V;7.7 to 8.1 dB;76 mW;81 mW;CMOS process;WPAN;analog pulse position modulation;carrier-less UWB transceiver;high-order pulse transmission","","26","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Advanced wireless CMOS transceivers","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2630","2635","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696331.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696331","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696331","","Built-in self-test;CMOS technology;Circuits;Design for testability;Energy consumption;Instruments;Logic testing;Manufacturing;Random access memory;Transceivers","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"RF building blocks and PLLs","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","679","680","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696106","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696106","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Program Committee","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2641","2643","Provides a listing of current committee members.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696334","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696334","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Emerging & disruptive memory technologies","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","519","520","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696085","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696085","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A DSSS UWB digital PHY/MAC transceiver for wireless ad hoc mesh networks with distributed control","Koyama, A.; Iwami, H.; Mizoguchi, Y.; Tashiro, S.; Nishiyama, F.; Yamagata, T.; Hashimoto, Y.; Takada, M.; Watanabe, K.; Iwasaki, J.; Suzuki, M.","Sony, Tokyo","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","992","1001","A DSSS UWB digital PHY/MAC transceiver with distributed control has been developed. This chip provides fast acquisition within 8mus and plusmn7.5cm ranging accuracy, as well as distributed wireless access control of up to 64 terminals and a power save control function. Die area is 12.2mm<sup>2</sup> in a 0.13mum CMOS process. The maximum power dissipation of the core is 181mW at 1.2V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696141","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696141","","Circuits;Clocks;Control systems;Distributed control;Mesh networks;Physical layer;RF signals;Radio frequency;Spread spectrum communication;Transceivers","CMOS digital integrated circuits;access control;ad hoc networks;code division multiple access;radiofrequency integrated circuits;spread spectrum communication;transceivers;ultra wideband communication","0.13 micron;1.2 V;181 mW;8 mus;CMOS process;DSSS UWB transceiver;MAC transceiver;ad hoc networks;digital PHY transceiver;distributed control;power save control;wireless access control","","7","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Hierarchical Power Distribution with 20 Power Domains in 90-nm Low-Power Multi-CPU Processor","Kanno, Y.; Mizuno, H.; Yasu, Y.; Hirose, K.; Shimazaki, Y.; Hoshi, T.; Miyairi, Y.; Ishii, T.; Yamada, Tetsuy.; Irita, T.; Hattori, T.; Yanagisawa, K.; Irie, N.","Hitachi, Tokyo","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2200","2209","Hierarchical power distribution using a power tree is developed. It supports fine-grained power gating with dozens of power domains like fine-grained clock gating and effectively reduces leakage currents for 1-million-gate power domains to 1/4000 in multi-CPU processors with minimal area overhead. This paper demonstrates the integration of 20 power domains in a 90nm single-chip 3G cellular phone processor","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696281","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696281","","Cellular phones;Clocks;Digital signal processing;Energy management;Leakage current;Power distribution;Repeaters;Signal restoration;Tree data structures;Ultra large scale integration","leakage currents;logic design;low-power electronics;microprocessor chips;mobile handsets","90 nm;fine-grained clock gating;fine-grained power gating;hierarchical power distribution;leakage currents;multiCPU processor;power tree;single-chip 3G cellular phone processor","","14","9","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Power Distribution Measurements of the Dual Core PowerPC/sup TM/ 970MP Microprocessor","Hamann, H.F.; Weger, A.; Lacey, J.; Cohen, E.; Atherton, C.","IBM, Yorktown Heights, NY","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2172","2179","Spatially-resolved imaging of microprocessor power (SIMP) is shown to be a critical tool for measuring temperature and power distributions of a microprocessor under full operating conditions. In this paper, the SIMP technique is applied to the dual-core PowerPCtrade 970MP microprocessor","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696278","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696278","","Cooling;Electrical resistance measurement;Microprocessors;Power distribution;Power measurement;Semiconductor device measurement;Spatial resolution;Temperature distribution;Temperature measurement;Thermal resistance","microprocessor chips;power measurement;temperature measurement","dual core PowerPC 970MP microprocessor;power distribution measurements;spatially-resolved imaging microprocessor power;temperature measurement","","2","4","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Miniature V-band 3-Stage Cascode LNA in 0.13/spl mu/m CMOS","Chieh-Min Lo; Chin-Shen Lin; Huei Wang","National Taiwan Univ., Taipei","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1254","1263","A miniature V-band (50 to 75GHz) 3-stage cascode CMOS LNA implemented in 0.13mum bulk CMOS technology exhibits better than 20dB measured gain from 51 to 57.5GHz in 0.46mm<sup>2</sup> die size. The minimum NF is 7.1dB at 56.8GHz. The P<sub>1dB</sub> is -22dBm, the IIP3 is -12dBm, and the total current is 33mA","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696172","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696172","","CMOS process;CMOS technology;Character generation;Circuits;Coplanar waveguides;Frequency;MOS devices;MOSFETs;Semiconductor device measurement;Substrates","CMOS integrated circuits;low noise amplifiers","0.13 micron;20 dB;33 mA;50 to 75 GHz;7.1 dB;CMOS low noise amplifier;bulk CMOS technology;noise figure","","28","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Digital Input Controller for Audio Class-D Amplifiers with 100W 0.004% THD+N and 113dB DR","Ido, T.; Ishizuka, S.; Risbo, L.; Aoyagi, F.; Hamasaki, T.","Texas Instruments, Kanagawa","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1366","1375","A digital input controller for audio class-D amplifiers is presented. The controller utilizes specially configured integrated DAC and power stage feedback loop to suppress distortion components coming from power-stage switching with digital input capability. The class-D amplifier system with the controller and an existing power stage achieves 113dB DR, 0.0018% THD+N with 10W output power, and 0.004% THD+N with 100W output power into 4Omega load","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696185","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696185","","Digital control;Digital filters;Feedback loop;Frequency;Low pass filters;Power amplifiers;Power generation;Pulse amplifiers;Pulse width modulation;Topology","audio-frequency amplifiers;digital control;feedback;harmonic distortion","100 W;4 ohm;audio class-D amplifiers;digital input controller;distortion suppression;dynamic range;harmonic distortion;power stage feedback loop;power-stage switching","","9","7","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 1Tb/s 3W inductive-coupling transceiver for inter-chip clock and data link","Miura, N.; Inoue, M.; Niitsu, K.; Nakagawa, Y.; Tago, M.; Fukaishi, M.; Sakurai, T.; Kuroda, T.","Keio Univ., Yokohama","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1676","1685","A 1Tb/s 3W inter-chip transceiver transmits clock and data by inductive coupling at a clock rate of 1GHz and data rate of 1Gb/s per channel. 1024 data transceivers are arranged with a pitch of 30mum. The total layout area is 2mm<sup>2</sup> in 0.18mum CMOS and the chip thickness is 10mum. 4-phase TDMA reduces crosstalk and the BER is <10<sup>minus;12</sup>. Bi-phase modulation is used to improve noise immunity, reducing power in the transceiver","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696223","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696223","","Bit error rate;Circuits;Clocks;Crosstalk;Inductors;Optical signal processing;Power dissipation;Time division multiple access;Transceivers;Transmitters","CMOS integrated circuits;clocks;error statistics;time division multiple access;transceivers","0.18 micron;1 GHz;1 Tbit/s;3 W;BER;CMOS integrated circuit;TDMA;bi-phase modulation;data link;data transceivers;inductive-coupling transceiver;inter-chip clock link;noise immunity","","15","10","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"ESD Protection for Mixed-Voltage I/O in LowVoltage Thin-Oxide CMOS","Ming-Dou Ker; Wei-Jen Chang; Chang-Tzu Wang; Wen-Yi Chen","Nat. Chiao-Tung Univ., Hsin-Chu","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2230","2237","An ESD protection design for 1.2V/2.5V mixed-voltage I/O interfaces is discussed. A high-voltage-tolerant power-rail ESD clamp circuit is used; it is realized with low-voltage devices in a 0.13mum CMOS process. The four-mode ESD stresses on the mixed-voltage I/O pad and the whole-chip pin-to-pin ESD protection can be discharged by the proposed ESD protection scheme","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696284","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696284","","CMOS process;CMOS technology;Circuits;Clamps;Electrostatic discharge;Power supplies;Protection;Stress;Variable structure systems;Voltage","CMOS integrated circuits;electrostatic discharge;low-power electronics","0.13 micron;1.2 V;2.5 V;ESD protection;electrostatic discharge;four-mode ESD stress;low-voltage devices;low-voltage thin-oxide CMOS;mixed-voltage I/O interfaces;power-rail ESD clamp circuit","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An MLSE receiver for electronic-dispersion compensation of OC-192 fiber links","Hyeon-Min Bae; Ashbrook, J.; Park, J.; Shanbhag, N.; Singer, A.; Chopra, S.","Intersymbol Commun., Champaign, IL","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","874","883","A 9.953 to 12.5Gb/s MLSE receiver consisting of an AFE IC in a 0.18mum 3.3V f<sub>t</sub>=75GHz, and a digital IC in a 0.13pm 1.2V CMOS is presented. The AFE IC features a 7.5GHz 40dB VGA, a 4b 12.5GS/S ADC, a dispersion-tolerant clock-recovery unit, and a 1:8 DEMUX. The digital IC implements an 8-parallel, delayed recursion MLSE architecture and a nonlinear channel estimator. The 4.5W receiver meets the SONET jitter specifications with 2200ps/nm of dispersion at BER=10<sup>4</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696128","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696128","","Bridges;Clocks;Digital integrated circuits;Maximum likelihood estimation;Optical fiber communication;Optical fiber polarization;Optical noise;Optical receivers;Polarization mode dispersion;Voltage-controlled oscillators","BiCMOS integrated circuits;CMOS integrated circuits;analogue circuits;digital integrated circuits;optical links;optical receivers","0.13 micron;0.18 micron;1.2 V;3.3 V;4.5 W;75 GHz;9.953 to 12.5 Gbit/s;ADC;AFE IC;CMOS;DEMUX;MLSE receiver;OC-192 fiber links;SONET jitter specifications;clock-recovery unit;digital IC;electronic-dispersion compensation;nonlinear channel estimator","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 9GHz 65nm Intel Pentium 4 Processor Integer Execution Core","Wijeratne, S.; Mathew, S.; Anders, M.; Krishnamurthy, R.; Anderson, J.; Hwang, S.; Ernest, M.","Intel, Hillsboro, OR","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","353","365","In a 4th-generation 65nm Intel Pentiumreg4 processor, the previously low voltage swing, 2times microprocessor frequency, AGU and ALUs are replaced with domino-logic-based architectures optimized for low latency, 2times frequency, and lower power. These redesigned AGU/ALUs reduce normalized dynamic power by 50% over the previous generation, and together with the similarly optimized integer register file, enable a 9GHz 64b integer execution core at 1.3V and 70degC","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696066","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696066","","Adders;Bandwidth;CMOS process;CMOS technology;Circuits;Clocks;Delay;Frequency;Low voltage;Space vector pulse width modulation","logic design;low-power electronics;microprocessor chips","1.3 V;65 nm;70 C;9 GHz;AGU;ALU;Intel Pentium 4 processor;domino logic architectures;integer register file;low voltage swing;microprocessor","","4","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"WLAN/WPAN","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1418","1419","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696191.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696191","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696191","","CMOS integrated circuits;CMOS technology;Energy consumption;MIMO;Paper technology;Power generation;Radio frequency;Transceivers;Wireless LAN;ZigBee","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 64B CPU Pair: Dual- and Single-Processor Chips","Cohen, E.B.; Rohrer, N.J.; Sandon, P.; Canada, M.; Lichtenau, C.; Ringler, M.; Kartschoke, P.; Floyd, R.; Heaslip, J.; Ross, M.; Pflueger, T.; Hilgendorf, R.; McCormick, P.; Salem, G.; Connor, J.; Geissler, S.; Thygesen, D.","IBM, Essex Junction, VT","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","333","342","Two Powertrade-architecture 64b microprocessor chips are fabricated in 90nm dual strained-silicon SOI technology. The dual-processor chip has split clock domains and power planes, 1 MB L2 cache per core and a shared processor interconnect bus. The single-processor chip shares the dual's basic core and cache design","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696064","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696064","","Circuit noise;Clocks;Copper;Frequency;Latches;Microprocessors;Phase locked loops;Resistors;Silicon;Voltage","cache storage;integrated circuit interconnections;microprocessor chips;silicon-on-insulator","1 MByte;90 nm;L2 cache;Powertrade-architecture;clock domains;dual strained-silicon SOI technology;dual-processor chip;microprocessor chips;power planes;shared processor interconnect bus;single-processor chip","","4","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 3.4Mb/s RFID Front-end for Proximity Applications Based on a Delta-modulator","Gomez, B.; Masson, G.; Villard, P.; Robert, G.; Dehmas, F.; Reverdy, J.","CEA-LETI, Grenoble","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1211","1217","A 13.56MHz RFID front-end uses multi-level signaling to achieve 3.4Mb/s operation. The circuit is built around a delta-modulator loop which ensures demodulation and ADC functions as well as supply-voltage regulation. The circuits are fabricated in a 6M 0.18mum 1.8V digital CMOS process in an area of <0.5mm<sup>2</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696167","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696167","","Clocks;Coils;Coupling circuits;Delta modulation;Demodulation;Magnetic fields;RLC circuits;Radio frequency;Radiofrequency identification;Voltage","analogue-digital conversion;delta modulation;demodulation;radiofrequency identification;voltage control","0.18 micron;1.8 V;13.56 MHz;3.4 Mbit/s;ADC;RFID front-end;delta-modulator;demodulation;digital CMOS process;multilevel signaling;voltage regulation","","4","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Paper withdrawn","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1080","1081","The document was not made available for publication as part of the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696151","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696151","","Solid state circuits","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Data Recovery and Retiming for the Fully Buffered DIMM 4.8Gb/s Serial Links","Partovi, H.; Walthes, W.; Ravezzi, L.; Lindt, P.; Chokkalingam, S.; Gopalakrishnan, K.; Blum, A.; Schumacher, O.; Andreotti, C.; Bruennert, M.; Celli-Urbani, B.; Friebe, D.; Koren, I.; Verbeck, M.; Lange, U.","Infineon Technol., San Jose, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1314","1323","Data recovery and retiming of 4.8Gb/s fully buffered DIMM serial links are described. A 2.4GHz retiming FIFO with an integrated insertion MUX is used to minimize the thru-latency. Fabricated in a 0.13mum 1.5V CMOS technology, the chip occupies 9.2 times 4.5mm<sup>2</sup>. Using wide-band CML techniques, the input sensitivity with a minimum eye-opening of 0.35UI, is better than 50mV<sub>p-p</sub>at a BER of 10 <sup>-12</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696179","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696179","","Circuits;Clocks;Delay;Filters;Random access memory;Repeaters;Signal processing;Standards development;Transmitters;Voltage","CMOS integrated circuits;buffer storage;integrated circuit design;peripheral interfaces;synchronisation","0.13 micron;1.5 V;2.4 Gbit/s;4.8 Gbit/s;CMOS technology;data recovery and retiming;fully buffered DIMM;integrated insertion MUX;retiming FIFO;serial links;thru-latency minimization;wide-band CML techniques","","4","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 12.5Gb/s Single-Chip Transceiver for UTP Cables in 0.13/spl mu/m CMOS","Callicotte, M.; Little, J.; Takatori, H.; Dyer, K.; Chien-Hsin Lee","Keyeye Commun., Sacramento, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","243","252","The demand for multi-Gb transceivers over copper medium is rapidly increasing. While this function is currently accomplished by fiber-optic transceivers, their high cost and difficult installation makes other possible alternatives attractive. A 0.13mum CMOS solution consuming 3.8W at a maximum data-rate of 12.5Gb/s is presented","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696054","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696054","","Communication cables;Connectors;Copper;Decision feedback equalizers;Delay;Energy consumption;Optical fiber cables;Optical fiber communication;Reflection;Transceivers","CMOS integrated circuits;transceivers;twisted pair cables","0.13 micron;12.5 Gbit/s;3.8 W;CMOS;UTP cables;copper medium;fiber optic transceivers;multi-Gb transceivers;single-chip transceiver","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 256kb Sub-threshold SRAM in 65nm CMOS","Calhoun, B.H.; Chandrakasan, A.","Massachusetts Inst. of Technol., Cambridge, MA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2592","2601","A 256kb sub-threshold SRAM operates below 400mV from 0 to 85degC and is implemented in 65nm CMOS technology. For the same 6sigma static-noise margin, the sub-threshold SRAM at 0.4V achieves 2.25-times lower leakage power and 2.25-times lower active energy than its 6T counterpart at 0.6V. The SRAM uses a 10T bitcell to enable sub-threshold functionality","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696325","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696325","","Buffer storage;CMOS logic circuits;CMOS technology;Degradation;Inverters;Leakage current;Low voltage;Random access memory;Region 3;Stability","CMOS memory circuits;SRAM chips;integrated circuit design;low-power electronics","0 to 85 C;0.4 V;0.6 V;256 kBytes;65 nm;CMOS integrated circuit;leakage power;static-noise margin;sub-threshold SRAM;sub-threshold functionality","","37","7","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Panel-Sized TFT-LCD Column Driver","Ishibashi, O.; Iriguchi, M.; Kimura, K.; Ishii, J.; Sasaki, D.; Imai, H.; Tsuchi, H.; Hayama, H.","NEC, Sagamihara","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","619","626","Panel-sized TFT-LCD column drivers have been fabricated on a glass substrate with TF CMOS and low-resistivity copper-plated interconnections. These operate with a 16.25MHz internal clock, have 6b DACs, 6b accuracy with either 3072 or 1536 outputs, and use an offset-controlled amplifier. The operation of 15 inch XGA LCDs is demonstrated using panel-sized column drivers.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696099","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696099","","Assembly;CMOS technology;Clocks;Glass;Latches;Power supplies;Prototypes;Shift registers;Thin film transistors","CMOS integrated circuits;copper;driver circuits;liquid crystal displays;thin film transistors","15 inch;16.25 MHz;DAC;LCD column driver;TF CMOS;XGA LCD;copper plated interconnections;glass substrate;internal clock;offset controlled amplifier;panel sized TFT","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"ISSCC 2006 Short Course","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2628","2629","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696330.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696330","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696330","","Analog-digital conversion;Books;Circuit noise;Clocks;Delta modulation;Design engineering;Energy consumption;Jitter;Pipeline processing;Semiconductor device noise","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 0.36W 6b up to 20GS/s DAC for UWB Wave Formation","Baranauskas, D.; Zelenin, D.","Pulse~Link Inc., Carlsbad, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2380","2389","A 6b up to 20GS/s DAC is presented. The DAC is used for direct synthesis of modulated waveforms for UWB communication. The DAC has a current-steering architecture for achieving 20GS/s, a 1.8V power supply, a 4:1 MUX for reducing the line data rate, and BIST. Fabricated in a SiGe process, it consumes 0.36W and has a FOM of 0.28pJ","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696301","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696301","","Circuit simulation;Clocks;Delay;Gaussian processes;Physical layer;Power supplies;Resistors;Switches;Temperature;Voltage","Ge-Si alloys;digital-analogue conversion;ultra wideband communication","0.28 pJ;0.36 W;1.8 V;6 bit;MUX;SiGe;built-in self-test;current-steering architecture;digital-to-analog converter;direct synthesis;line data rate;ultrawideband communication;ultrawideband wave formation","","10","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 128 X 128 120db 30mw asynchronous vision sensor that responds to relative intensity change","Lichtsteiner, P.; Posch, C.; Delbruck, T.","ETH, Zurich","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2060","2069","A vision sensor responds to temporal contrast with asynchronous output. Each pixel independently and continuously quantizes changes in log intensity. The 128times128-pixel chip has 120dB illumination operating range and consumes 30mW. Pixels respond in <100mus at 1klux scene illumination with <10% contrast-threshold FPN","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696265","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696265","","Bandwidth;Energy consumption;Layout;Lighting;Machine vision;Motion pictures;Photoconductivity;Reflectivity;Switches;Timing","asynchronous circuits;image sensors","128 pixel;30 mW;asynchronous output;asynchronous vision sensor;contrast-threshold FPN;relative intensity change","","18","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"All digital spread spectrum clock generator for EMI reduction","Damphousse, S.; Mallinson, M.","ESS Technol., Kelowna, BC","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","962","971","An all-digital spread spectrum clock generator is presented. A digital delay matrix (DDM) is used to adjust the delay on a clock, modulating the output and producing an up or down spread. The DDM delay is no longer than one period of the clock. Measured peak clock power reduction is greater than 13dB. The circuit occupies 0.06mm<sup>2</sup> in a 0.15mum CMOS process and consumes 7.1mW","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696138","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696138","","Calibration;Circuits;Clocks;Delay lines;Electromagnetic interference;Flip-flops;Frequency modulation;MOS devices;Multiplexing;Spread spectrum communication","clocks;delay lines;electromagnetic interference;pulse generators","0.15 micron;7.1 mW;CMOS process;EMI reduction;clock power reduction;digital delay matrix;spread spectrum clock generators","","0","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 5.4mW GPS CMOS Quadrature Front-End Based on a Single-Stage LNA-Mixer-VCO","Liscidini, A.; Mazzanti, A.; Tonietto, R.; Vandi, L.; Andreani, P.; Castello, R.","Universita degli Studi di Pavia","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1892","1901","A GPS RF front-end combines the LNA, mixer, and VCO in a single stage and can operate from a 1.2V supply. The chip is implemented in a 0.13mum CMOS process and occupies 1.5mm<sup>2</sup> active area. It consumes 5.4mW with a 4.8dB NF, 36dB gain, and a P<sub>1dB</sub>of -31dBm","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696247","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696247","","Baseband;Circuits;Global Positioning System;Impedance;Mixers;RF signals;Radio frequency;Switches;Voltage;Voltage-controlled oscillators","CMOS integrated circuits;Global Positioning System;low noise amplifiers;mixers (circuits);radio receivers;radiofrequency integrated circuits;voltage-controlled oscillators","0.13 micron;1.2 V;36 dB;4.8 dB;5.4 mW;CMOS quadrature front-end;Global Positioning System;low noise amplifiers;self-oscillating mixers;voltage controlled oscillators","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 14:1 dynamic MUX FF with select activity detection","Sumita, M.; Wada, T.","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1775","1784","A 14:1 dynamic MUX FF is discussed. The design uses 2 cascaded dynamic stages to investigate the 14:1 MUX with a dynamic FF. In addition, replication is used to maintain latch state when all selects are inactive. The timing of the MUX FF is evaluated with a proposed slew detector. Fabricated in a 90nm CMOS process, the chip has a 2times speed increase and 70% area reduction compared to conventional methods","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696234","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696234","","Circuit faults;Delay;Hazards;Logic circuits;MOS devices;Pipeline processing;Registers;Signal processing;Switches;Testing","CMOS logic circuits;flip-flops","90 nm;CMOS process;dynamic MUX flip flop;select activity detection;slew detector","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Multi-Band Multi-Mode CMOS DirectConversion DVB-H Tuner","Young Jin Kim; Jae-wan Kim; Parkhomenko, V.N.; Baek, Donghyun; Jae-heon Lee; Eun-yung Sung; Ilku Nam; Byeong-Ha Park","Samsung, Giheung-Eup","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2504","2513","A direct-conversion tuner is fabricated in a 0.18mum CMOS process. The vertical BJT is adopted to minimize the effects of 1/f noise. The tuner has a NF of 4.5dB (5dB), IIP3 of -5dBm (-6dBm), IIP2 of >40dBm, sensitivity of -89dBm (-88.5dBm) for 16-QAM CR frac12, and draws 66mA (74mA) from a 2.8V for UHF (USA L-band)","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696315","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696315","","CMOS technology;Digital multimedia broadcasting;Digital video broadcasting;Filters;Frequency;Noise cancellation;Noise measurement;Power measurement;Tuners;UHF measurements","1/f noise;CMOS integrated circuits;bipolar integrated circuits;circuit tuning;digital video broadcasting","0.18 micron;1/f noise effect;2.8 V;4.5 dB;66 mA;CMOS direct-conversion DVB-H tuner;UHF USA L-band;multiband DVB-H tuner;multimode DVB-H tuner;vertical BJT","","5","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 0.5 to 2.5GHz PLL with Fully Differential Supply-Regulated Tuning","Brownlee, M.; Hanumolu, P.K.; Mayaram, K.; Un-Ku Moon","Oregon State Univ., Corvallis, OR","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2412","2421","A PLL uses a fully differential supply-regulated tuning scheme to combat power-supply noise. The charge pump uses a resistor to set the current and reduce the flicker noise corner. Fabricated in a 0.18mum CMOS process, the PLL area is 0.15mm<sup>2</sup>. Operating at 2.4GHz, it has 3.29ps<sub>rms</sub> jitter, a frequency range of 0.5 to 2.5GHz, and draws 14mA from a 1.8V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696305","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696305","","1f noise;Charge pumps;Circuit noise;Delay;Low-frequency noise;Phase locked loops;Phase noise;Power supplies;Tuning;Voltage-controlled oscillators","CMOS integrated circuits;UHF integrated circuits;circuit tuning;flicker noise;phase locked loops;voltage multipliers","0.18 micron;0.5 to 2.5 GHz;1.8 V;14 mA;CMOS process;charge pump;flicker noise corner;fully differential supply-regulated tuning;phase locked loop;power-supply noise","","1","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A silicon 60GHz receiver and transmitter chipset for broadband communications","Floyd, B.; Reynolds, S.; Pfeiffer, U.; Beukema, T.; Grzyb, J.; Haymes, C.","IBM, Yorktown Heights, NY","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","649","658","An integrated SiGe superheterodyne RX/TX pair capable of Gb/s data rates in the 60GHz band is described. The 6dB NF RX includes an image-reject LNA, a multistage down-converter with on-chip IF filters, a frequency tripler, a PLL, and baseband outputs. The 10 to 12dBm P<sub>1dB</sub>TX achieves 10% PAE in the final stage. It includes a PA, image-reject driver, multistage up-converter with on-chip filters, tripler, and PLL","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696103","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696103","","Broadband communication;Filtering;Local oscillators;Noise measurement;OFDM modulation;Phase locked loops;Power harmonic filters;Silicon;Transmitters;Voltage-controlled oscillators","BiCMOS integrated circuits;Ge-Si alloys;millimetre wave integrated circuits;millimetre wave receivers;radio transmitters;superheterodyne receivers","10 percent;6 dB;60 GHz;IF filters;PA;PLL;SiGe;broadband communications;frequency tripler;image-reject LNA;image-reject driver;multistage down-converter;multistage up-converter;superheterodyen receiver;superheterodyne transmitter","","44","3","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 32-Site 4-Channel Cochlear Electrode Array","Bhatti, P.T.; Sangwoo Lee; Wise, K.D.","Michigan Univ., Ann Arbor, MI","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","79","88","A thin-film cochlear electrode array has been developed to improve pitch perception and reduce insertion damage. A silicon-parylene substrate supports 32 IrO sites on 250mum centers along with circuitry for current generation and position sensing. Interfacing over eight leads at plusmn3V, stimulus pulses cover plusmn500muA with 8b resolution and a minimum pulse width of 4mus","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696036","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696036","","Adaptive arrays;Animals;Circuits;Dielectric substrates;Electrodes;Etching;Humans;Sensor arrays;Silicon;Wire","biomedical electrodes;biosensors;ear;iridium compounds;silicon compounds","250 micron;IrO;cochlear electrode array;current generation;insertion damage;pitch perception;position sensing;silicon parylene substrate","","6","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Technology and architecture directions","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1646","1647","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696219.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696219","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696219","","CMOS logic circuits;CMOS technology;Energy efficiency;FETs;FinFETs;MOSFETs;Nuclear power generation;Power generation;Random number generation;Silicon","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"4GHz+ low-latency fixed-point and binary floating-point execution units for the POWER6 processor","Curran, B.; McCredie, B.; Sigal, L.; Schwarz, E.; Fleischer, B.; Chan, Y.-H.; Webber, D.; Vaden, M.; Goyal, A.","IBM, Poughkeepsie, NY","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1728","1734","A 1-pipe stage, low-latency, 13 FO4, 64b fixed-point execution unit, implemented in a 65nm SOI CMOS process, allows back-to-back execution of data dependent adds, subtracts, compares, shifts, rotates, and logical operations. A 7-pipe stage, 91 FO4, double-precision floating-point unit allows forwarding of dependent results after 6 cycles in most cases","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696229","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696229","","Adders;Circuit simulation;Circuit synthesis;Clocks;Delay;Frequency;Latches;Multiplexing;Performance gain;Pipelines","CMOS integrated circuits;fixed point arithmetic;floating point arithmetic;microprocessor chips;silicon-on-insulator","4 GHz;64 bit;65 nm;CMOS process;POWER6 processor;binary floating-point execution units;fixed-point execution units;silicon-on-insulator","","9","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"CMOS-on-Plastic Technology using Sequential Laterally Solidified Silicon Thin-Film Transistors","Kane, M.G.; Goodman, L.; van der Wilt, P.C.; Limanov, A.V.; Im, J.S.","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1092","1098","CMOS circuits are directly fabricated on plastic substrates using a process with a maximum temperature of 300degC. NMOS transistors with 2mum channel lengths have unity-gain frequencies greater than 250MHz, and CMOS ring oscillators operate at 100MHz with a 15V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696153","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696153","","CMOS process;CMOS technology;Circuits;Frequency;MOSFETs;Plastics;Silicon;Substrates;Temperature;Thin film transistors","CMOS digital integrated circuits;crystallisation;integrated circuit manufacture;integrated circuit technology;oscillators;silicon-on-insulator;thin film transistors","100 MHz;15 V;2 micron;250 MHz;300 C;CMOS circuits;CMOS ring oscillators;CMOS-on-plastic technology;NMOS transistors;plastic substrates;silicon thin-film transistors","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Performance Variations of a 66GHz Static CML Divider in 90nm CMOS","Plouchart, J.-O.; Jonghae Kim; Karam, V.; Trzcinski, R.; Gross, J.","IBM, Hopewell Junction, NY","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2142","2151","A 66GHz maximum operating clock frequency is measured for a 90nm CMOS static CML divide-by-2 with a 25.5mW latch power dissipation. Statistical self-oscillation frequency measurements exhibit a mean of 42.6 and 39.2GHz at 25degC and 85degC, and a 2.8GHz standard deviation. The mean dissipated power is 44.3mW at 1.4V, with a 2.2mW standard deviation","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696274","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696274","","CMOS digital integrated circuits;CMOS technology;Capacitors;Delay;Frequency conversion;Integrated circuit technology;Millimeter wave integrated circuits;Millimeter wave technology;Phase shifters;Radiofrequency integrated circuits","CMOS logic circuits;clocks;current-mode logic;frequency dividers;millimetre wave frequency convertors","1.4 V;2.2 mW;2.8 GHz;25 C;25.5 mW;39.2 GHz;42.6 GHz;44.3 mW;66 GHz;85 C;90 nm;CMOS integrated circuits;current mode logic;latch power dissipation;static CML divider;statistical self-oscillation","","22","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 10Gb/s 5-Tap-DFE/4-Tap-FFE Transceiver in 90nm CMOS","Meghelli, M.; Rylov, S.; Bulzacchelli, J.; Rhee, W.; Rylyakov, A.; Ainspan, H.; Parker, B.; Beakes, M.; Chung, A.; Beukema, T.; Pepeljugoski, P.; Shan, L.; Kwark, Y.; Gowda, S.; Friedman, D.","IBM, Yorktown Heights, NY","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","213","222","A 90nm CMOS 10Gb/s SerDes for chip-to-chip communications over backplanes is presented. To mitigate channel impairments, the RX uses a 5-tap DFE and the TX a 4-tap FIR filter. The IC equalization abilities are evaluated using different type of channels. The power consumption of one (TX, RX) pair and one PLL is 300mW for 1.2V<sub>pp</sub> differential TX output swing","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696051","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696051","","Bandwidth;Clocks;Data communication;Decision feedback equalizers;Delay;Electrostatic discharge;Energy consumption;Interpolation;Packaging;Transceivers","CMOS integrated circuits;FIR filters;decision feedback equalisers;phase locked loops;transceivers","1.2 V;10 Gbit/s;300 mW;4-tap-FFE transceiver;5-tap-DFE;90 nm;CMOS;FIR filter;PLL;SerDes;channel impairments;chip to chip communications;integrated circuit equalization","","7","6","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Fully Integrated Auto-Calibrated SuperRegenerative Receiver","Jia-Yi Chen; Flynn, M.P.; Hayes, J.P.","Michigan Univ., Ann Arbor, MI","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1490","1499","A fully integrated super-regenerative receiver in 0.13mum CMOS with on-chip quench generation is described. Auto-calibration improves the selectivity of a Q-enhanced filter and the sensitivity of super-regeneration. The prototype consumes 2.8mW, or 5.6nJ per received bit, at 500kb/s, and has a turn-on time of 83.6mus, a channel spacing of 10MHz, and a sensitivity of -90dBm","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696199","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696199","","Automatic control;Communication system control;Filters;Frequency synthesizers;Neural prosthesis;Oscillators;Resonance;Robot sensing systems;Signal detection;Wireless sensor networks","CMOS integrated circuits;Q-factor;channel spacing;radio receivers","0.13 micron;10 MHz;2.8 mW;5.6 nJ;500 kbit/s;83.6 mus;CMOS;Q-enhanced filter;auto-calibrated receiver;channel spacing;integrated super-regenerative receiver;on-chip quench generation","","4","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 9.95 to 11.1Gb/s XFP transceiver in 0.13/spl mu/m CMOS","Kenney, J.; Dalton, D.; Eskiyerli, M.; Evans, E.; Hilton, B.; Hitchcox, D.; Kwok, T.; Mulcahy, D.; McQuilkin, C.; Reddy, V.; Selvanayagam, S.; Shepherd, P.; Titus, W.; DeVito, L.","Analog Devices, Somerset, NJ","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","864","873","A 9.95 to 11.1 Gb/s transceiver in 0.13mum CMOS for XFP modules is presented. The CDR uses a dual-loop DLL/PLL to exceed SONET jitter specifications. A half-rate binary phase detector with a 2:1 serializer implements full-rate I/O. Dispersion jitter from 9.5 inches of FR4 is equalized resulting in random jitter(rms) under 4mUI. Power consumption is 800mW","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696127","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696127","","Bandwidth;Charge pumps;Clocks;Detectors;Frequency conversion;Jitter;Optical receivers;Phase detection;Phase locked loops;Transceivers","CMOS integrated circuits;SONET;delay lock loops;jitter;optical receivers;optical transmitters;phase detectors;phase locked loops;printed circuit design;transceivers","0.13 micron;800 mW;9.5 in;9.95 to 11.1 Gbit/s;CDR;CMOS;FR4;SONET jitter specifications;XFP modules;dispersion jitter;dual-loop DLL;dual-loop PLL;half-rate binary phase detector;random jitter;serializer;transceiver","","2","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 16Mb MRAM with FORK Wiring Scheme and Burst Modes","Iwata, Y.; Tsuchida, K.; Inaba, T.; Shimizu, Y.; Takizawa, R.; Ueda, Y.; Sugibayashi, T.; Asao, Y.; Kajiyama, T.; Hosotani, K.; Ikegawa, S.; Kai, T.; Nakayama, M.; Tahara, S.; Yoda, H.","Toshiba, Yokohama","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","477","486","A 16Mb MRAM based on 0.13mum CMOS and 0.24mum MRAM process achieves a 34ns asynchronous access and 100MHz synchronous operation, compatible with pseudo-SRAM for mobile applications. By implementation of FORK wiring scheme, the cell efficiency is raised to 39.9% and the disturb robustness of half-selection state is improved","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696080","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696080","","Clocks;Driver circuits;Magnetic tunneling;National electric code;Random access memory;Switches;Voltage;Wires;Wiring;Writing","CMOS integrated circuits;magnetic storage;magnetoresistive devices;mobile communication;random-access storage;wiring","0.13 micron;0.24 micron;100 MHz;16 Mbit;34 ns;CMOS;FORK wiring scheme;MRAM;asynchronous access;burst modes;half selection state;mobile applications;pseudo-SRAM;synchronous operation","","7","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Frequency Compensation of an SOI Bipolar-CMOSDMOS Car Audio PA","van derZee, R.; van Heeswijk, R.","Twente Univ., Enschede","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1356","1365","A car audio PA uses a frequency-compensation scheme that avoids large compensation capacitors while retaining the bandwidth and stable load range of nested Miller compensation. The THD is 0.005% at 1kHz and 10W output power. The SNR is 108dB and the amplifier is stable for any passive load up to 50nF. The PA is fabricated in a 1 mun SOI bipolar-CMOS-DMOS process","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696184","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696184","","Bandwidth;Capacitors;Drives;Frequency response;Impedance;Parasitic capacitance;Power amplifiers;Power transistors;Semiconductor optical amplifiers;Stability","BIMOS integrated circuits;audio-frequency amplifiers;compensation;power amplifiers;silicon-on-insulator","1 kHz;1 micron;10 W;Miller compensation;bipolar-CMOS-DMOS process;car audio power amplifiers;frequency compensation;large compensation capacitors;silicon-on-insulator","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"SRAM","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2562","2563","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696321.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696321","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696321","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Plenary session","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","xix","xx","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696028.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696028","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696028","","CMOS technology;Circuit testing;Computer networks;Computer vision;Humans;Mobile communication;Multiaccess communication;Multimedia systems;Quantum computing;Real time systems","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 60/spl mu/W 60 nV/Hz Readout Front-End for Portable Biopotential Acquisition Systems","Yazicioglu, R.F.; Merken, P.; Puers, R.; Van Hoof, C.","IMEC, Leuven","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","109","118","A biopotential readout front-end can be configured to extract EEG, ECG, and EMG signals and draws 20muA from 3V. AC coupling of chopped amplifiers results in an input-referred noise of 60nV/radicHz and CMRR of 120dB at 1kHz. The immunity of the CMRR to electrode offset voltages is improved with an active input stage and 110dB CMRR is achieved at 100Hz with 50mV electrode offset","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696039","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696039","","Choppers;Electrocardiography;Electrodes;Electroencephalography;Electromyography;Frequency;Immune system;Interference;Power dissipation;Voltage","biomedical electrodes;data acquisition;electrocardiography;electroencephalography;electromyography;medical signal processing;portable instruments;readout electronics","1 kHz;100 Hz;50 mV;60 muW;CMRR;ECG;EEG;EMG;electrode offset voltages;portable biopotential acquisition systems;readout front-end","","12","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 1.8dB NF 112mW Single-Chip Diversity Tuner for 2.6GHz S-DMB Applications","Myung-Woon Hwang; Sungho Beck; Sunki Min; Sanghoon Lee; Seungyup Yoo; Kyoohyun Lim; Hyosun Jung; Jeong-Cheol Lee; Seokyong Hong; ChangHee Lee; Kyunglok Kim; Hyunji Song; Gyu-Hyeong Cho; Sangwoo Han","Future Commun. IC, Seongnam","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2544","2551","The fully-monolithic diversity 2.6GHz S-DMB tuner IC features a NF of <1.8dB, a path isolation of over 25dB, a DR of over 100dB with <4dB path gain mismatch and a power consumption of 112mW. This IC is implemented in a 0.25 mum SiGe BiCMOS process. The chip is verified in S-DMB systems using several commercially available S-DMB demodulator chips","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696319","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696319","","Baseband;Digital video broadcasting;Dynamic range;Energy consumption;Noise measurement;RF signals;Radio frequency;Satellite broadcasting;TV broadcasting;Tuners","BiCMOS integrated circuits;Ge-Si alloys;circuit tuning;demodulators;diversity reception;television receivers","0.25 micron;1.8 dB;112 mW;2.6 GHz;BiCMOS process;S-DMB demodulator chips;S-DMB tuner integrated circuit;SiGe;fully-monolithic diversity;path gain mismatch;path isolation;single-chip diversity tuner","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"CMOS Integrated DNA Chip for Quantitative DNA Analysis","Gemma, N.; O'uchi, S.; Funaki, H.; Okada, J.; Hongo, S.","Toshiba, Kawasaki","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2288","2297","Quantitative gene expression analysis, based on an electrochemical DNA-detection method uses immobilized DNA probes on Au electrodes with diameters from 200mum to 2mum. Cyclic voltammetry is used to measure anodic current from the intercalators. The 25times3mm<sup>2</sup> IC, fabricated in 1mum 2M CMOS, contains 40 electrodes, 1600 transistors and dissipates 150mW at plusmn3.3V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696291","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696291","","Biochemistry;CMOS technology;Circuits;Current;DNA;Electrodes;Fluorescence;Labeling;Probes;Voltage","CMOS digital integrated circuits;DNA;electrochemical analysis;gold alloys;molecular biophysics;neural chips","1 micron;150 mW;2 to 200 micron;Au;CMOS integrated circuit;DNA chip;anodic current measurement;cyclic voltammetry;electrochemical DNA-detection;intercalators;quantitative DNA analysis;quantitative gene expression","","8","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"RFID and RF Directions","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1189","1190","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696164","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696164","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 120Mvertices/s multi-threaded VLIW vertex processor for mobile multimedia applications","Chang-Hyo Yu; Kyusik Chung; Donghyun Kim; Lee-Sup Kim","KAIST, Daejeon","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1606","1615","A 3D vertex processor with a floating-point 4-threaded and 4-issue VLIW architecture and a TnL vertex cache is implemented for mobile multimedia applications in a 0.18mum 4M CMOS process. The proposed architecture efficiently reduces the total energy consumption and achieves 120Mvertices/s with a 2.5GFLOPS datapath using 157mW when operating at 100MHz","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696215","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696215","","Bandwidth;Cache memory;Delay;Geometry;Graphics;Ground penetrating radar;Hardware;Mobile handsets;Registers;VLIW","CMOS integrated circuits;multimedia communication;multiprocessing systems;parallel architectures;parallel machines","0.18 micron;100 MHz;157 mW;2.5 GFLOPS;3D vertex processor;CMOS process;TnL vertex cache;floating-point VLIW architecture;mobile multimedia applications;multithreaded VLIW","","7","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"TCAM for IP-Address Lookup Using Tree-style AND-type Match Lines and Segmented Search Lines","Jinn-Shyan Wang; Chao-Ching Wang; Chingwei Yeh","Nat. Chung-Cheng Univ., ChiaYi","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","577","586","Tree-style AND-type match-line and segmented search-line schemes cooperatively improve TCAM speed and energy efficiency for applications like IP-address lookup in a network router. Fabricated in a 0.13mum process, the TCAM achieves 1.10ns search time with 0.348 fJ/b/search","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696094","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696094","","CADCAM;Chaos;Clocks;Computer aided manufacturing;Delay;Energy consumption;Integrated circuit interconnections;Pipeline processing;Switches;Tree data structures","content-addressable storage;network routing;table lookup","0.13 micron;1.10 ns;AND type match lines;IP address lookup;TCAM;energy efficiency;network router;segmented search lines;tree style","","11","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Multimedia for a mobile world - Foreword","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","iii","iii","Presents the forward to the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696022","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696022","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Gigabit Transceivers","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","211","212","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696050","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696050","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Optical Communication","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","862","863","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696126","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696126","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 160kgate 4.5kB SKRAM H.264 video decoder for HDTV applications","Lin, C.C.; Guo, J.I.; Chang, H.C.; Yang, Y.C.; Chen, J.W.; Tsai, M.C.; Wang, J.S.","National Chung-Cheng Univ., Chia-Yi","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1596","1605","Through both algorithmic and architectural optimization, the H.264 video decoder dissipates 320mW at 1.8V when operating at 120MHz for HD1080 (1920times1088 at 30frames/s). The die contains 160kgates 4.5kB memory and occupies 2.9times2.9mm<sup>2</sup> in 0.18mum CMOS","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696214","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696214","","Application specific integrated circuits;Automatic voltage control;Bandwidth;CMOS technology;Codecs;Decoding;Energy consumption;HDTV;Hardware;MPEG 4 Standard","CMOS memory circuits;SRAM chips;high definition television;video coding","0.18 micron;1.8 V;120 MHz;320 mW;4.5 kByte;CMOS memory circuit;H.264 video decoder;HDTV applications;SRAM video decoder;algorithmic optimization;architectural optimization","","9","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"ISSCC 2006 Tutorials","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2646","2646","Lists tutorial sessions at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696337","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696337","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Multi-Stage Interleaved Synchronous Buck Converter with Integrated Output Filter in a 0.18/spl mu/ SiGe process","Abedinpour, S.; Bakkaloglu, B.; Kiaei, S.","Freescale Semicond., Tempe, AZ","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1398","1407","A fully integrated 0.18mum SiGe synchronous buck DC/DC converter with an on-chip LC output filter supporting a maximum output current of 200mA and efficiency of 64% is presented. The converter utilizes a 10mum-thick electroplated copper layer for integrated inductors and gate capacitors. High switching frequency of 45MHz, multi-phase interleaved operation, and fast hysteretic control reduces the filter inductor and capacitor sizes by two orders of magnitude enabling a fully integrated converter","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696189","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696189","","Buck converters;Capacitors;Copper;DC-DC power converters;Filters;Germanium silicon alloys;Hysteresis;Inductors;Silicon germanium;Switching frequency","BiCMOS integrated circuits;DC-DC power convertors;Ge-Si alloys;filters","0.18 micron;10 micron;200 mA;45 MHz;BiCMOS technology;SiGe;gate capacitors;integrated inductors;integrated output filter;multistage interleaving;synchronous buck converter","","8","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"1/2-inch 7.2MPixel CMOS Image Sensor with 2.25/spl mu/m Pixels Using 4-Shared Pixel Structure for Pixel-Level Summation","Young Chan Kim; Yi Tae Kim; Sung Ho Choi; Hae Kyung Kong; Sung In Hwang; Ju Hyun Ko; Bum Suk Kim; Tetsuo Asaba; Su Hun Lim; June Soo Hahn; Joon Hyuk Im; Tae Seok Oh; Duk Min Yi; Jong Moon Lee; Woon Phil Yang; Jung Chak Ahn; Eun Seung Jung; Yong Hee Lee","Samsung Electron., Kiheung","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1994","2003","A 1/2-inch 7.2Mpixel CMOS image sensor with 2.25mum pixels employs a 4-shared pixel structure with pixel-level charge summation. It achieves a 57% fill factor, full well capacity of 14ke- with 41dB maximum SNR at full resolution, 8e-random noise, 15ke-/lux-s sensitivity, and a 3dB increment in SNR for pixel-level charge summation and sub-sampling operation. A 0.13mum Cu process is used","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696258","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696258","","1f noise;CMOS image sensors;Charge coupled devices;Computational Intelligence Society;Image quality;Photodiodes;Pixel;Signal to noise ratio;Timing;Transistors","CMOS image sensors;copper;random noise","0.13 micron;2.25 micron;4-shared pixel structure;7.2 Mpixel;CMOS image sensor;Cu;Cu process;pixel-level charge summation;pixel-level summation;random noise","","4","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 40GOPS 250mW massively parallel processor based on matrix architecture","Nakajima, M.; Noda, H.; Dosaka, K.; Nakata, K.; Higashida, M.; Yamamoto, O.; Mizumoto, K.; Kondo, H.; Shimazu, Y.; Arimoto, K.; Saitoh, K.; Shimizu, T.","Renesas Technol., Itami","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1616","1625","The matrix processing engine (MTX) is a massively parallel processor based on the matrix architecture. 40GOPS (16b additions) is achieved at 200MHz clock frequency and 250mW power dissipation. 2048 ALUs and 1Mb SRAM connected by a flexible switching network are integrated in 3.1mm<sup>2</sup> using a 90nm CMOS process","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696216","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696216","","Circuits;Codecs;Energy efficiency;Hardware;Image processing;Image recognition;Joining processes;Random access memory;Registers;Switches","CMOS memory circuits;SRAM chips;parallel architectures;parallel memories;switching networks","1 MByte;250 mW;90 nm;ALU;CMOS process;MTX;SRAM;flexible switching network;massively parallel processor;matrix architecture;matrix processing engine","","9","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A DC-to-44-GHz 19dB Gain Amplifier in 90nm CMOS Using Capacitive Bandwidth Enhancement","Weiss, J.R.M.; Kossel, M.A.; Menolfi, C.; Morf, T.; Schmatz, M.L.; Toifl, T.; Jaeckel, H.","IBM Zurich Res. Lab., Rueschlikon","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2082","2091","A DC-to-44GHz amplifier with 19dB differential gain in a standard 90nm CMOS technology is presented. Capacitive bandwidth and group-delay enhancements are combined with series peaking in a shunt-peaking amplifier. The circuit occupies 0.02mm<sup>2</sup> and dissipates 57mW at 1V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696268","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696268","","Bandwidth;Broadband amplifiers;CMOS technology;Delay;Equations;Inductors;Laboratories;Parasitic capacitance;Resistors;Tunable circuits and devices","CMOS integrated circuits;millimetre wave amplifiers","0 to 44 GHz;1 V;19 dB;57 mW;90 nm;CMOS technology;capacitive bandwidth enhancement;differential gain;gain amplifier;group-delay enhancements;shunt-peaking amplifier","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Highlights of 2005 A-SSCC and symposium on VLSI technology","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","523","524","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696087","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696087","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 10Gb/s burst-mode adaptive gain select limiting amplifier in 0.13/spl mu/m CMOS","Nogawa, M.; Ohtomo, Y.; Kimura, S.; Nishimura, K.; Kawamura, T.; Togashi, M.","NTT, Atsugi","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","940","949","A 10Gb/s burst-mode limiting amplifier is developed in a 0.13mum CMOS process. An adaptive gain-selection technique achieves a settling time of 0.8ns and a wide input dynamic range of 28dB, which is five-times wider than that of previous work at 10Gb/s","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696135","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696135","","CMOS integrated circuits;Delay;Detectors;Dynamic range;Ethernet networks;Hysteresis;Passive optical networks;Semiconductor device measurement;Signal detection;Solid state circuits","CMOS integrated circuits;pulse amplifiers;radio receivers","0.13 micron;0.8 ns;10 Gbit/s;CMOS integrated circuit;adaptive gain limiting amplifier;adaptive gain-selection technique;burst-mode limiting amplifier","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 3MPixel Low-Noise Flexible Architecture CMOS Image Sensor","Jungwook Yang; Fife, K.G.; Brooks, L.; Sodini, C.G.; Betts, A.; Mudunuru, P.; Hae-Seung Lee","Cypress Semicond., Cambridge, MA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2004","2013","An image sensor with a 2.54mum pixel fabricated in a 0.18mum CMOS technology is presented. The 3T pixel with drain-side row-select reduces reset noise by cascoded feedback reset and increases responsivity with common-source readout. The reset noise is 13e- and the responsivity at 550nm is 1.12V/lux-s in source-follower readout mode and 5.6V/lux-s in common-source readout mode","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696259","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696259","","CMOS image sensors;Circuit noise;Image sensors;Negative feedback;Parasitic capacitance;Pixel;Semiconductor device noise;Semiconductor diodes;Turning;Voltage","CMOS image sensors;circuit feedback;integrated circuit noise","0.18 micron;2.54 micron;3 Mpixel;3T pixel;CMOS image sensor;CMOS technology;cascoded feedback reset;common-source readout mode;low-noise flexible-architecture;reset noise;source-follower readout mode","","11","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 30mW 12b 40MS/s subranging ADC with a high-gain offset-canceling positive-feedback amplifier in 90nm digital CMOS","Shimizu, Y.; Murayama, S.; Kudoh, K.; Yatsuda, H.; Ogawa, A.","Sony, Nagasaki","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","802","811","A 12b 40MS/s 2-step subranging ADC is realized in a 90nm digital CMOS process. It uses a 7b coarse quantizer with a high-gain offset-canceling positive-feedback amplifier. ENOB is 10.2b at a 0.7V supply and 11.0b at a 1.0V supply. The ADC consumes 30mW at 40MS/s","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696120","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696120","","Capacitors;Circuits;Differential amplifiers;Energy consumption;High power amplifiers;Interpolation;Low voltage;Quantization;Sampling methods;Switches","CMOS integrated circuits;analogue-digital conversion;feedback amplifiers;quantisation (signal)","0.7 V;1.0 V;12 bit;7 bit;90 nm;coarse quantizer;digital CMOS process;positive-feedback amplifier;subranging ADC","","2","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 25/spl mu/W 100kS/s 12b ADC for wireless micro-sensor applications","Verma, N.; Chandrakasan, A.P.","MIT, Cambridge, MA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","822","831","A 0.18mum CMOS 12b 100kS/s successive approximation ADC is presented. The entire ADC consumes 25muW from a 1V supply and achieves an SNDR of 65dB. Its sampling rate can be scaled, yielding linear power savings. Efficiency of the comparator is increased by an offset compensating latch, while noise performance and common-mode rejection are improved by a modified capacitor network","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696122","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696122","","Calibration;Capacitors;Circuits;Energy resolution;Latches;Low voltage;Monitoring;Robustness;Sampling methods;Signal resolution","CMOS integrated circuits;analogue-digital conversion;low-power electronics;microsensors","0.18 micron;1 V;12 bit;25 muW;analog-digital converters;common-mode rejection;linear power savings;offset compensating latch;sampling rate;successive approximation ADC;wireless microsensors","","22","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"ISSCC Glossary","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2622","2625","Presents the ISSCC Glossary.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696328","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696328","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Analog scaling","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","xvii","xviii","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696027.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696027","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696027","","Analog circuits;CMOS analog integrated circuits;CMOS technology;Dynamic range;Dynamic voltage scaling;Energy consumption;Low voltage;Pipelines;Power dissipation;Threshold voltage","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 1.7GHz 1.5W CMOS RF Doherty Power Amplifier for Wireless Communications","Wongkomet, N.; Tee, L.; Gray, P.R.","California Univ., Berkeley, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1962","1971","A fully differential Doherty PA is implemented in 0.13mum CMOS with MIM capacitors and a die size of 2.8times3.2mm<sup>2</sup>. The prototype achieves a maximum output power of 1.5W at 1.7GHz with a drain efficiency of 39%. The peak PAE is 36% (33% with off-chip balun) including the driving stages and is >18% for a 10dB range of output power","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696254","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696254","","CMOS technology;Capacitance;Impedance;Power amplifiers;Power generation;Prototypes;Radio frequency;Radiofrequency amplifiers;Voltage;Wireless communication","CMOS integrated circuits;MIM devices;UHF power amplifiers;baluns;capacitors;mobile communication","0.13 micron;1.5 W;1.7 GHz;CMOS integrated circuits;Doherty power amplifier;MIM capacitors;RF power amplifier;off-chip balun;wireless communications","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 90nm CMOS 1.2V 10b power and speed programmable pipelined ADC with 0.5pJ/conversion-step","Geelen, G.; Paulus, E.; Simanjuntak, D.; Pastoor, H.; Verlinden, R.","Philips, Eindhoven","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","782","791","A 10b pipelined ADC with programmable speed and power achieves a power efficiency of 0.5pJ/conversion-step for sampling frequencies between 25 and 100MHz. Measurements show an ENOB of 9.3b, ERBW exceeding 100MHz, and THD<-65dB with a supply voltage of 1.2V. Chip area is 0.3mm<sup>2</sup> in a 90nm digital CMOS process","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696118","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696118","","Bandwidth;Clocks;Displays;Energy consumption;Frequency;Phase noise;Sampling methods;Signal to noise ratio;Switches;Voltage","CMOS digital integrated circuits;VHF circuits;analogue-digital conversion;low-power electronics;programmable circuits;radiofrequency integrated circuits","1.2 V;10 bit;25 to 100 MHz;90 nm;digital CMOS process;pipelined ADC;power efficiency;programmable power;programmable speed","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 10Gb/s CMOS CDR and DEMUX IC with a Quarter-Rate Linear Phase Detector","Sangjin Byun; Jyung Chan Lee; Jae Hoon Shim; Kwangjoon Kim; Hyun-Kyu Yu","Electron. & Telecommun. Res. Inst., Daejeon","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1324","1333","A 10Gb/s CDR and DEMUX IC in a 0.13mum CMOS consumes 100mA from a 1.2V core supply and 205mA from a 2.5V I/O supply including 18 LVDS drivers. The CDR system uses a quarter-rate linear phase detector and a 4-phase 2.5GHz LC-QVCO to achieve a BER of <10<sup>-15</sup> and a jitter tolerance of 0.5UI<sub>pp</sub> exceeding the OC-192 standard","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696180","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696180","","CMOS integrated circuits;Clocks;Detectors;Filters;Jitter;Latches;Phase detection;Phase locked loops;Space vector pulse width modulation;Timing","CMOS integrated circuits;phase detectors;phase locked loops;timing jitter;voltage-controlled oscillators","0.13 micron;1.2 V;10 Gbit/s;2.5 V;205 mA;BER;CMOS CDR;DEMUX integrated circuit;LC QVCO;LVDS drivers;OC-192 standard;jitter tolerance;linear phase detector","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Very high-speed ADCs and DACs","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2308","2309","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696293","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696293","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 24mW 1.25Gb/s 13k/spl Omega/ transimpedance amplifier using active compensation","Chia-Ming Tsai; Li-Ren Huang","Nat. Chiao Tung Univ., Hsinchu","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","894","903","A transimpedance amplifier using active compensation is demonstrated to achieve 3times bandwidth enhancement in a 0.35mum CMOS technology. At a BER of 10<sup>12</sup>, the measured dynamic range is -29.5 to 0dBm at 1.25Gb/s. The differential transimpedance gain is adjustable from 500Omega to 13kOmega. The IC consumes 24mW from a 3V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696130","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696130","","Bandwidth;Capacitors;Circuit noise;Circuit topology;Degradation;Impedance;Optical amplifiers;Optical noise;Parasitic capacitance;Semiconductor device noise","CMOS analogue integrated circuits;feedback amplifiers","0.35 micron;1.25 Gbit/s;24 mW;3 V;CMOS technology;active compensation;bandwidth enhancement;transimpedance amplifier","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A CMOS Imager with Column-Level ADC Using Dynamic Column FPN Reduction","Snoeij, M.F.; Theuwissen, A.; Makinwa, K.; Huijsing, J.H.","Delft Univ. of Technol.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2014","2023","A CMOS imager with a column-level ADC uses a dynamic column FPN reduction technique. This technique requires 5 extra switches per column and minimal digital overhead at the chip level while reducing the perceptual effect of column FPN. Measurements show that the prototype makes a column FPN of plusmn0.67% nearly invisible","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696260","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696260","","CMOS image sensors;CMOS process;CMOS technology;Energy consumption;Image quality;Pixel;Prototypes;Semiconductor device measurement;Switches;Switching circuits","CMOS image sensors;analogue-digital conversion;integrated circuit noise","CMOS imager;analog-to-digital converters;column level ADC;dynamic column FPN reduction technique","","1","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 2Mb/s Wideband Pulse Transceiver with Direct-Coupled Interface for Human Body Communications","Seong-Jun Song; Namjun Cho; Sunyoung Kim; Yoo, J.; Hoi-Jun Yoo","KAIST, Daejeon","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2278","2287","A battery-powered wideband pulse transceiver with a direct-coupled interface is presented for human-body communications. The optimum channel bandwidth of 10kHz to 100MHz is identified as the bodywire channel. The transceiver based on all-digital CDR circuit with quadratic sampling technique has 2Mb/s data rate at a BER of 10<sup>-7</sup>. The 0.25mum CMOS transceiver occupies 0.85mm<sup>2</sup> and consumes less than 0.2mW from a 1V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696290","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696290","","Bandwidth;Biological system modeling;Data communication;Electrodes;Energy consumption;Humans;Radio frequency;Transceivers;Transmitters;Wideband","CMOS integrated circuits;biomedical communication;biomedical electronics;transceivers","0.01 to 100 MHz;0.25 micron;1 V;2 Mbit/s;CMOS transceiver;all-digital CDR circuit;bodywire channel;direct-coupled interface;human-body communications;quadratic sampling technique;wideband pulse transceiver","","12","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Power Management Scheme Controlling 20 Power Domains for a Single-Chip Mobile Processor","Hattori, T.; lrita, T.; Ito, M.; Yamamoto, E.; Kato, H.; Sado, G.; Yamada, Y.; Nishiyama, K.; Yagi, H.; Koike, T.; Tsuchihashi, Y.; Higashida, M.; Asano, H.; Hayashibara, I.; Tatezawa, K.; Shimazaki, Y.; Morino, N.; Hirose, K.; Tamaki, S.; Yoshioka, S.; Tsuchihashi, R.; Arai, N.; Akiyama, T.; Ohno, K.","Renesas Technol., Tokyo","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2210","2219","A power-management scheme for a single-chip multi-CPU processor uses 20 power domains. The scheme enables the minimization of leakage currents in each operating mode: 299muA in paging operation and 7muA in stand-by. The techniques for controlling and implementing power domains are also described","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696282","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696282","","Baseband;Cellular phones;Computer architecture;Energy consumption;Energy management;GSM;Ground penetrating radar;Multiaccess communication;Protocols;Telephone sets","leakage currents;low-power electronics;microprocessor chips","299 muA;7 muA;leakage current;paging operation mode;power domains;power management scheme;single-chip mobile processor;single-chip multiCPU processor;stand-by mode","","19","4","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Blocker-Vigilant Channel-Select Filter with Adaptive IIP3 and Power Dissipation","Yoshizawa, A.; Tsividis, Y.","Columbia Univ., New York, NY","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1850","1859","A dynamic biasing scheme that reduces the average dc power of channel-select filters is presented. An adaptive IIP3, 5th-order Butterworth low-pass filter is implemented in a 0.18mum CMOS process with a 1.8V supply voltage. The filter quiescent current is 1.2mA, with a -5dBV out-of-channel IIP3. With a blocker level of -13dBV, the supply current increases to 2.7mA and the IIP3 increases to +20dBV","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696242","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696242","","Adaptive filters;Circuits;Envelope detectors;Frequency;Linearity;MOSFETs;Open loop systems;Power dissipation;Transconductance;Voltage control","Butterworth filters;CMOS analogue integrated circuits;low-pass filters","0.18 micron;1.2 mA;1.8 V;CMOS process;adaptive IIP3;blocker-vigilant channel-select filter;dynamic biasing scheme;fifth-order Butterworth filter;filter quiescent current;low-pass filter","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 1V 17GHz 5mW Quandrature CMOS VCO based on transformer coupling","Ng, A.W.L.; Luong, H.C.","Hong Kong Univ. of Sci. & Technol.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","711","720","A 1V 17GHz 5mW QVCO is designed using transformer coupling for high frequency, low voltage and low phase noise. Implemented in 0.18mum CMOS, the 0.37mm<sup>2</sup> chip achieves a tuning range of 16.5% at 17GHz, a phase noise of -110dBc/Hz at 1MHz offset while using 5mA from a 1V supply, resulting in a FOM of 187.6dB","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696110","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696110","","Circuit optimization;Coils;Coupling circuits;Energy consumption;Frequency;Phase noise;Q factor;Tuning;Varactors;Voltage-controlled oscillators","CMOS integrated circuits;MMIC oscillators;phase noise;transformers;voltage-controlled oscillators","0.18 micron;1 V;17 GHz;5 mA;5 mW;CMOS chip;phase noise;quadrature voltage controlled oscillators;transformer coupling;tuning range","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Laser Radar Imager Based on 3D Integration of Geiger-Mode Avalanche Photodiodes with Two SOI Timing Circuit Layers","Aull, B.; Burns, J.; Chenson Chen; Felton, B.; Hanson, H.; Keast, C.; Knecht, J.; Loomis, A.; Renzi, M.; Soares, A.; Warner, K.; Wolfson, D.; Yost, D.; Young, D.","MIT Lincoln Lab., Lexington, MA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1179","1188","A 64times64 laser-radar (ladar) detector array with 50mum pixel size measures the arrival times of single photons using Geiger-mode avalanche photodiodes (APD). A 3-tier structure with active devices on each tier is used with 227 transistors, six 3D vias and an APD in each pixel. A 9b pseudorandom counter in the pixel measures time. Initial imagery shows 2ns time quantization","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696163","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696163","","Avalanche photodiodes;Counting circuits;Integrated circuit measurements;Laser radar;Optical arrays;Radar detection;Radar imaging;Sensor arrays;Size measurement;Timing","avalanche photodiodes;image sensors;optical radar;radar detection;radar imaging;silicon-on-insulator;timing circuits","2 ns;3D integration;50 micron;APD;Geiger-mode avalanche photodiodes;SOI timing circuit layers;ladar detector array;laser radar detector array;laser radar imager;pseudorandom counter","","13","3","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A fast-settling PLL frequency synthesizer with direct frequency presetting","Xiaofei Kuang; Nanjian Wu","Chinese Acad. of Sci., Beijing","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","741","750","A PLL frequency synthesizer with frequency presetting is implemented in a 0.35mum CMOS process and occupies 0.4mm<sup>2</sup>. The output frequency is between 560 and 820MHz, the supply is 3.3V, the measured settling time is <10mus and the phase noise is -85dBe/Hz at 10kHz offset. The synthesizer can automatically compensate for frequency variation with temperature","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696113","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696113","","Circuits;Delay;Filters;Frequency conversion;Frequency synthesizers;Phase frequency detector;Phase locked loops;Phase noise;Temperature sensors;Voltage-controlled oscillators","CMOS integrated circuits;UHF integrated circuits;frequency synthesizers;phase locked loops","0.35 micron;3.3 V;560 to 820 MHz;CMOS process;direct frequency presetting;frequency synthesizer;frequency variation;phase locked loop","","14","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 16-Core RISC Microprocessor with Network Extensions","Yalala, V.; Brasili, D.; Carlson, D.; Hughes, A.; Jain, A.; Kiszely, T.; Kodandapani, K.; Varadharajan, A.; Xanthopoulos, T.","Cavium Networks, Marlborough, MA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","305","314","A multi-core RISC processor is integrated with a number of security engines and network function accelerators creating a high-performance power-efficient SoC. It contains 180M transistors, dissipates 25W at 600MHz and is fabricated in a 1.2V 0.13mum CMOS process with 9 layers of copper interconnect using FSG dielectric and C4 bumps","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696061","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696061","","Acceleration;Circuits;Clocks;Coprocessors;Cryptography;Engines;Microprocessors;Multiplexing;Pipelines;Reduced instruction set computing","CMOS integrated circuits;copper;integrated circuit interconnections;low-power electronics;microprocessor chips;reduced instruction set computing;system-on-chip","0.13 micron;1.2 V;25 W;600 MHz;C4 bumps;CMOS process;FSG dielectric;SoC;copper interconnect;multi-core RISC processor;network function accelerators;security engines","","4","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Printable electronics for polymer RFID applications","Bohm, M.; Ullmann, A.; Zipperer, D.; Knobloch, A.; Glauert, W.H.; Fix, W.","PolyIC, Erlangen","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1034","1041","An organic RF identification transponder operating at a carrier frequency of 13.56MHz is presented in a proof of concept IC with no ID. The rectifier and the digital integrated modulation circuit are based on organic p-type semiconducting material with a total transponder area of 4cm<sup>2</sup>. The operational distance is 0 to 4.75cm while the clock frequency is 120Hz","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696146","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696146","","Digital integrated circuits;Digital modulation;Organic materials;Polymers;Radio frequency;Radiofrequency identification;Radiofrequency integrated circuits;Rectifiers;Semiconductivity;Transponders","integrated circuits;modulators;organic semiconductors;polymers;radiofrequency identification;rectifiers;transponders","0 to 4.75 cm;120 Hz;13.56 MHz;integrated modulation circuit;organic transponder;polymer RFID applications;printable electronics;rectifier circuit;semiconducting material","","12","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 2.5Gb/s/pin 256Mb GDDR3 SDRAM with Series Pipelined CAS Latency Control and Dual-Loop Digital DLL","Dong Uk Lee; Hyun Woo Lee; Ki Chang Kwean; Young Kyoung Choi; Hyong Uk Moon; Seung Wook Kwack; Shin Deok Kang; Kwan Weon Kim; Yong Ju Kim; Young Jung Choi; Moran, P.; Jin Hong Ahn; Joong Sik Kih","Hynix Semicond., Ichon","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","547","556","A series pipelined CAS latency control with voltage-controlled delay line that extends maximum data rate to 2.5Gb/s/pin at 1.7V, is presented. Other schemes applied in the DLL are dual loop control that increases power noise immunity and LPDCC that achieves low power consumption. All these schemes are implemented in a 8M times 32 device using a 0.10 mum DRAM process","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696091","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696091","","Clocks;Content addressable storage;Delay;Digital control;Frequency;Graphics;Inverters;Jitter;Pipelines;SDRAM","DRAM chips;delay lines;delay lock loops;low-power electronics;voltage control","0.10 micron;1.7 V;2.4 Gbit/s;CAS latency control;GDDR3 SDRAM;LPDCC;dual loop digital DLL;power noise immunity;series pipeline;voltage controlled delay line","","8","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"ISSCC 2006 Foreword","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","v","xii","Presents the foreword message of the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696024","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696024","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 10Gb/s photonic modulator and WDM MUX/DEMUX integrated with electronics in 0.13/spl mu/m SOI CMOS","Huang, A.; Gunn, C.; Guo-Liang Li; Yi Liang; Mirsaidi, S.; Narasimha, A.; Pinguet, T.","Luxtera, Carlsbad, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","922","929","Monolithic integration of both photonic and electronic components operating at 10Gb/s in a 0.13mum SOI CMOS process for PowerPC processors is presented. A modulator uses free carrier plasma dispersion in a reverse-biased PIN optical phase shifter in a Mach-Zender interferometer. An AWG demultiplexer uses a forward-biased PIN phase shifter to compensate the optical path length improving the channel separation","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696133","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696133","","CMOS process;Electronic components;Monolithic integrated circuits;Optical interferometry;Optical modulation;Phase modulation;Phase shifters;Phase shifting interferometry;Plasmas;Wavelength division multiplexing","CMOS integrated circuits;Mach-Zehnder interferometers;demultiplexing equipment;modulators;multiplexing equipment;optical phase shifters;silicon-on-insulator;wavelength division multiplexing","0.13 micron;10 Gbit/s;AWG demultiplexer;Mach-Zender interferometer;PIN optical phase shifter;PowerPC processors;SOI CMOS;WDM;channel separation;electronic components;free carrier plasma dispersion;monolithic integration;photonic components;photonic modulator","","9","3","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 90nm CMOS 1.2v 6b 1GS/s two-step subranging ADC","Figueiredo, P.M.; Cardoso, P.; Lopes, A.; Fachada, C.; Hamanishi, N.; Tanabe, K.; Vital, J.","Chipidea Microelectron., Porto Salvo","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2320","2329","A 1.2V 6b 1GS/s ADC is fabricated in a 90nm CMOS process, occupies 0.13mm<sup>2</sup>, and consumes 55mW. This ADC uses background offset-calibration to enable the use of minimum-size devices in pre-amplifiers and comparators. A solution that guarantees fast selection of the important reference voltages, and halves the number of switches in the resistor ladder, further improves high-frequency performance","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696295","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696295","","Calibration;Hardware;High speed optical techniques;Linearity;Memory;Power dissipation;Quantization;Signal resolution;Ultra wideband communication;Voltage","CMOS integrated circuits;analogue-digital conversion;comparators (circuits);nanoelectronics;preamplifiers","1.2 V;55 mW;90 nm;CMOS process;analog-to-digital converter;comparators;preamplifiers;resistor ladder","","10","5","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Non-Volatile Memory","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","446","447","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696076","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696076","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV","Kumagai, K.; Changqi Yang; Izumino, H.; Narita, N.; Shinjo, K.; Iwashita, S.; Nakaoka, Y.; Kawamura, T.; Komabashiri, H.; Minato, T.; Arnbo, A.; Suzuki, T.; Zhenyu Liu; Yang Song; Goto, S.; Ikenaga, T.; Mabuchi, Y.; Yoshida, K.","Syst. Fabrication Technol., Yokohama","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1706","1715","System-in-silicon (SiS) is a multi-chip architecture to realize wide bandwidth communication between logic and memory with low power. The application of SiS to H.264/AVC motion estimation is presented. DRAM is integrated with 23.1 Gb/s bandwidth and 1.6pJ/b data transfer efficiency, realizing real-time 1080HDTV processing with 263.1GB/s. The authors present a system-in-silicon architecture with 1024b inter-chip bus to provide high-bandwidth low-power connectivity between logic and memory. The highly parallel architecture also allows low frequency (25MHz) operation while achieving real-time motion estimation for 1080HDTV. The solution achieves the required 23.1 Gb/s bandwidth and associated processing for motion estimation at a power level of 190mW","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696226","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696226","","Application specific integrated circuits;Assembly;Automatic voltage control;Design methodology;Fabrication;Motion estimation;Random access memory;Silicon;Testing;Thermal resistance","DRAM chips;high definition television;motion estimation;video coding","1024 bit;1080HDTV processing;190 mW;AVC motion estimation;DRAM chips;H.264 motion estimation;interchip bus;multichip architecture;system-in-silicon architecture","","20","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"CMOS Image Sensor with integrated 4Gb/s Camera Link Transmitter","Krymski, A.; Tajima, K.","Alexima, Pasadena, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2040","2049","A 516times514 1000+ frames/s CMOS sensor with integrated camera link transmitter is designed in 0.35mum 2P3M CMOS and dissipates 1.2W at 3.3V. The sensor can drive a 3m cable delivering 4Gb/s of data","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696263","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696263","","CMOS image sensors;Cameras;Clocks;Decoding;Image sensors;Phase locked loops;Sensor arrays;Sensor phenomena and characterization;Switches;Transmitters","CMOS image sensors;cameras;transmitters","0.35 micron;1.2 W;3.3 V;4 Gbit/s;CMOS image sensor;camera link transmitter","","7","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 20Gb/s Adaptive Equalizer in 0.13/spl mu/m CMOS Technology","Lee, J.","National Taiwan Univ., Taipei","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","273","282","An adaptive equalizer incorporates a spectrum-balancing technique to achieve high speed and low power obviating the need for slicers. Fabricated in 0.13mum CMOS, this circuit achieves a 20Gb/s data rate with 14ps peak-to-peak jitter and consumes 60mW from a 1.5V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696057","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696057","","Adaptive equalizers;Bandwidth;Boosting;CMOS technology;Capacitors;Detectors;Filters;Frequency;Rectifiers;Voltage","CMOS integrated circuits;adaptive equalisers;high-speed integrated circuits;jitter;low-power electronics","0.13 micron;1.5 V;20 Gbit/s;60 mW;CMOS technology;adaptive equalizer;jitter;spectrum balancing technique","","2","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"DRAM and TCAM","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","525","526","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696088.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696088","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696088","","Bandwidth;Content addressable storage;Cyclic redundancy check;Damping;Delay;Graphics;Jitter;Random access memory;SDRAM;Semiconductor device noise","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A low-power true random number generator using random telegraph noise of single oxide-traps","Brederlow, R.; Prakash, R.; Paulus, C.; Thewes, R.","Infineon, Munich","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1666","1675","A true random number generator is realized by utilizing the noise produced by single oxide traps in small-area MOSFETs in combination with built-in redundancy. The circuit has an area of 0.009mm<sup>2</sup> in 0.12mum CMOS and consumes 50muW at 200kb/s random output data. The concept is robust against environmental noise and supply-voltage variations and is thus suitable for operation within security controllers","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696222","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696222","","Circuit noise;Frequency;Integrated circuit noise;Low-frequency noise;MOSFETs;Noise generators;Random number generation;Telegraphy;Voltage;Working environment noise","CMOS integrated circuits;MOSFET;low-power electronics;random number generation;redundant number systems","0.12 micron;200 kbit/s;CMOS integrated circuit;built-in redundancy;low-power random number generator;random telegraph noise;single oxide-traps;small-area MOSFET;true random number generator","","18","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"ICs for mobile multimedia communications","Eul, H.","Infineon Technol., Munich","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","21","39","The seemingly never-ending advancement of silicon technology has resulted in the emergence of mobile broadband communication systems for voice, data and video transmission with good connectivity and proper quality-of-service. Devices are being fabricated using processes managed at atomic levels, while IC design involves detailed systems engineering, including the incorporation of application content. Data-rate and mobility tradeoffs and different standards like 2G, 3G, Bluetooth, WLAN, GPS and digital-video broadcasting, are leading to multimode requirements and topics such as the coexistence of different technologies must be solved. Beyond all of that, secure data transfer using security checks like encryption is most important for the networked world. All of these various topics are, finally, the reason for the appearance of challenging architectural requirements, such as architectural re-configurability and programmability, motivated by the growing importance of multimode and multistandard solutions. While parameters such as data-rate and algorithmic- and circuit-complexity have changed approximately exponentially with time, there has not been much improvement in the battery capacity. For this reason key considerations for mobile products are energy management and power reduction. In this context, the introduction of platform concepts, including analog and RF at the most practical cost, power-levels and form-factors, are key requirements for system-on-chip and system-in-package solutions for current and future mobile multimedia terminals. This talk will explore current multi-million-transistor ICs with multi-billion operations per second of signal processing, along with analog and RF capabilities for mobile multimedia communications. It will also consider special requirements on wafer processes such as leakage and analog and RF capabilities, and will look at how R&D engineers bridge the world of system-level design, silicon and software. Of course, new chall- - enges going forward will be considered and explored","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696031","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696031","","Broadband communication;Content management;Design engineering;Disaster management;Engineering management;Mobile communication;Multimedia communication;Quality of service;Radio frequency;Silicon","3G mobile communication;Bluetooth;digital video broadcasting;integrated circuit design;multimedia communication;quality of service;semiconductor technology;system-in-package;system-on-chip;wireless LAN","2G communication;3G communication;Bluetooth;GPS;WLAN;circuit-complexity;data transmission;digital-video broadcasting;encryption;integrated circuit design;mobile broadband communication;mobile multimedia communications;multimillion-transistor IC;quality-of-service;signal processing;silicon technology;system-in-package;system-on-chip;video transmission;voice transmission","","9","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 14b 20mW 640MHz CMOS CT /spl Delta//spl Sigma/ ADC with 20MHz Signal Bandwidth and 12b ENOB","Mitteregger, G.; Ebner, C.; Mechnig, S.; Blon, T.; Holuigue, C.; Romani, E.; Melodia, A.; Melini, V.","Xignal Technol., Munich","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","131","140","A 3rd-order single-loop CT DeltaSigma modulator with a 4b internal quantizer operating at 640MHz achieves 76dB SNR, -78dB THD, and 74dB SINAD in a 20MHz signal bandwidth with an OSR of 16. The modulator operates between 20 to 40MS/S output data rate and dissipates 20mW from a 1.2V supply at 40MS/S. The degradation of stability due to excess loop delay is solved with a quantizer feedback architecture","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696042","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696042","","Bandwidth;CMOS technology;Clocks;Computed tomography;Delay;Feedback;Resonator filters;Sampling methods;Stability;Switches","CMOS integrated circuits;delta-sigma modulation;quantisation (signal)","1.2 V;20 MHz;20 mW;640 MHz;CMOS;CT DeltaSigma ADC;ENOB;loop delay;quantizer feedback architecture","","8","4","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An 118dB DR CT IF-to-Baseband /spl Sigma//spl Delta/ Modulator for AM/FM/IBOC Radio Receivers","Silva, P.G.R.; Breems, L.J.; Makinwa, K.A.A.; Roovers, R.; Huijsing, J.H.","Delft Univ. of Technol.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","151","160","A 1b 51h-order complex CTDeltaSigma modulator with integrated IF mixer for AM/FM/IBOC car radio receivers is presented. The 118dB DR in AM mode enables the realization of the receiver without a VGA and an external AM channel filter. It is fabricated in a 0.18mum CMOS process and consumes 210mW from a 1.8V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696044","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696044","","Delta modulation;Filters;Frequency modulation;Jitter;Linearity;Noise reduction;Quantization;Receivers;Resistors;Switches","CMOS integrated circuits;delta-sigma modulation;mixers (circuits);radio receivers","0.18 micron;1.8 V;210 mW;AM-FM-IBOC radio receivers;CMOS process;DeltaSigma modulator;IF mixer;VGA","","2","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 16mA UWB 3-to-5GHz 20Mpulses/s Quadrature Analog Correlation Receiver in 0.18/spl mu/m CMOS","Ryckaert, J.; Badaroglu, M.; De Heyn, V.; Van der Plas, G.; Nuzzo, P.; Baschirotto, A.; D'Amico, S.; Desset, C.; Suys, H.; Libois, M.; Van Poucke, B.; Wambacq, P.; Gyselinckx, B.","IMEC, Leuven","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","368","377","A 3-to-5GHz quadrature analog correlation RX for UWB impulse radio draws 16mA at 20Mpulses/s, making it suitable for low-power low-data-rate applications. The RX is fully integrated in a CMOS 0.18mum process and comprises an LNA, quadrature LO generation and mixers, baseband filtering, an integrator, timing circuitry, and an ADC","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696068","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696068","","Active filters;Bandwidth;Circuits;Energy consumption;Feedback loop;Programmable logic arrays;Pulse modulation;Signal generators;Ultra wideband technology;Wireless sensor networks","CMOS integrated circuits;low-power electronics;microwave integrated circuits;radio receivers;ultra wideband technology","0.18 micron;16 mA;3 to 5 GHz;ADC;CMOS;LNA;UWB impulse radio;baseband filtering;integrator;mixers;quadrature analog correlation receiver;timing circuitry","","21","3","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 60GHz transmitter with integrated antenna in 0.18/spl mu/m SiGe BiCMOS technology","Chi-Hsueh Wang; Yi-Hsien Cho; Chin-Shen Lin; Huei Wang; Chun-Hsiung Chen; Dow-Chih Niu; Yeh, J.; Chwan-Ying Lee; Chern, J.","Nat. Taiwan Univ., Taipei","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","659","668","A 60GHz SiGe HBT transmitter IC with integrated antenna in a standard-bulk 0.18mum SiGe BiCMOS process is reported. This chip is composed of a VCO, a sub-harmonic mixer, a PA, and a tapered-slot antenna, all with differential designs. The measured results show 15.8dBm output power and 20.2dB conversion gain with 281mWdc power consumption","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696104","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696104","","Antenna measurements;BiCMOS integrated circuits;Gain measurement;Germanium silicon alloys;Heterojunction bipolar transistors;Power measurement;Silicon germanium;Transmitters;Transmitting antennas;Voltage-controlled oscillators","BiCMOS integrated circuits;bipolar MIMIC;millimetre wave integrated circuits;radio transmitters;slot antennas","0.18 micron;20.2 dB;281 mW;60 GHz;BiCMOS technology;HBT transmitter;SiGe;integrated antenna;subharmonic mixer;tapered-slot antenna","","18","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Increasing Microprocessor Speed by Massive Application of On-Die High-K MIM Decoupling Capacitors","Sanchez, H.; Johnstone, B.; Roberts, D.; Mandhana, O.; Melnick, B.; Celik, M.; Baker, M.; Hayden, J.; Byoung Min; Edgerton, J.; White, Bruce","Freescale Semicond., Austin, TX","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2190","2199","A 90nm SOI microprocessor with massive application of high-k MIM decoupling capacitor modules is proven to increase the maximum frequency of the processor by close to 10%. Simulations predict reduced power supply noise leading to improvements in Fmax by close to the equivalent of a transistor node increase. Simulations of applying MIM decoupling capacitors to high-speed I/O and PLL circuits show that they can further enhance performance and area requirements for these critical circuits in advanced technologies","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696280","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696280","","Circuit noise;Circuit simulation;Frequency;High K dielectric materials;High-K gate dielectrics;MIM capacitors;Microprocessors;Noise reduction;Power supplies;Predictive models","MIM devices;capacitors;microprocessor chips;phase locked loops;silicon-on-insulator","90 nm;SOI microprocessor;high-speed I/O circuit;on-die high-k MIM decoupling capacitors;phase locked loop circuits;power supply noise","","6","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Toward Future Computer Entertainment Systems","Kutaragi, K.","Sony Comput. Entertainment, Tokyo","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","40","56","There are two elements in real-timeliness that a human being can intuitively sense. One is the continuity of motion that a human being can cognitively feel to be natural, and the other is response time between action and reaction. Correspondingly, of the applications that have advanced the concept of real-time computing is computer entertainment systems which originally started as computer games. Real-timeliness of computer entertainment systems must be quick enough to match the speed of the response time of the player. Lack of both processing power and data-transfer rate in achieving this level of real-timeliness using general-purpose microprocessors have motivated the development of a new breed of more-powerful processors built on a new architecture. In computer entertainment systems, since the hardware is normally fixed for several years, once its specifications are determined, there is an inclination to seek the most-advanced technology within the future roadmap, typically that of three years ahead, and one generation ahead in the semiconductor-fabrication process. As a consequence, a system must start off by utilizing large-size chipsets at launch, but, during its life cycle, it goes through two generations of semiconductor fabrication processes for downsizing, as well as progressive integration of chips to reduce manufacturing costs, and to enable mass production. Today, more than 40 million computer entertainment systems are shipped in a year, and are becoming a strong leading power in spearheading advancement in semiconductor technology and in creating demand. In the future of real-time computing, massive assembly of ""Parallel computing over the network"" to execute vast amounts of computation, and ""Vision System"" that recognize the real world, in real-time, from a vast number of sensors over the network, will lead the next era in real-time computing","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696032","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696032","","Application software;Computer architecture;Computer networks;Computer vision;Concurrent computing;Delay;Hardware;Humans;Microprocessors;Real time systems","computer games;entertainment;microprocessor chips;parallel processing;real-time systems","computer entertainment systems;computer games;data transfer rate;large size chipsets;parallel computing;progressive integration;real time computing;response time;semiconductor fabrication;vision system","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 2.5Gb/s Multi-Rate 0.25/spl mu/m CMOS CDR Utilizing a Hybrid Analog/Digital Loop Filter","Perrott, M.H.; Yunteng Huang; Baird, R.T.; Garlepp, B.W.; Ligang Zhang; Hein, J.P.","Massachusetts Inst. of Technol., Cambridge, MA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1276","1285","A CDR comprises a Hogge detector and a 1<sup>st</sup>-order DeltaSigmaADC, and uses a hybrid analog/digital loop filter to enhance integration and allow bandwidth tuning over a wide range of data rates from 155Mb/s to 2.7Gb/s. The CDR exceeds SONET performance at relevant data rates and generates 1.2ps<sub>rms</sub> jitter at 2.5Gb/s","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696175","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696175","","Band pass filters;Bandwidth;Capacitors;Circuits;Digital filters;Frequency;Phase locked loops;Topology;Varactors;Voltage-controlled oscillators","CMOS integrated circuits;analogue-digital conversion;clocks;integrated circuit design;phase detectors;synchronisation","0.155 to 2.7 Gbit/s;0.25 micron;Hogge detector;bandwidth tuning;delta-sigma ADC;hybrid analog-digital loop filter;multirate CMOS CDR","","2","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 15mW 0.2mm/sup 2/ 50MS/s ADC with wide input range","Hee-Cheol Choi; Ju-Wha Kim; Sang-Min Yoo; Kang-Jin Lee; Tae-Hwan Oh; Mi-Jung Seo; Jae-Whui Kim","Samsung, Yongin","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","842","851","A 10b 50MS/s pipelined ADC, implemented in a 0.13mum CMOS process, consumes of 15mW and occupies an active die area of 0.2mm<sup>2 </sup>. In the prototype ADC, a high-to-low analog level-shifting SHA is proposed to deal with a wide input range of 2V<sub>PP</sub> differential. A PVT-insensitive bias generator is employed for low voltage operation. The measured DNL and INL are plusmn0.17LSB and plusmn0.16LSB, respectively","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696124","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696124","","Circuits;Digital multimedia broadcasting;Digital video broadcasting;Dynamic range;Energy consumption;Sampling methods;Satellite broadcasting;Switches;Timing;Voltage","CMOS digital integrated circuits;amplifiers;analogue-digital conversion;pipeline processing;sample and hold circuits","0.13 micron;10 bit;15 mW;CMOS process;PVT-insensitive bias generator;pipelined ADC;sample and hold amplifiers","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Analog Signal Processing with Organic FETs","Gay, N.; Fischer, W.-J.; Halik, M.; Klauk, H.; Zschieschang, U.; Schmid, G.","Dresden Univ. of Technol.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1070","1079","Regular and differential amplifiers as well as differential-to-single-ended circuits based on organic FETs (OFETs) are demonstrated. A numerical OFET model suitable for analog design is developed. Unity-gain bandwidths in excess of 1.4kHz and DC-gains of 10dB are achieved","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696150","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696150","","Circuits;Delay;Equations;Geometry;Insulation;OFETs;Semiconductor device measurement;Shape;Signal processing;Voltage","analogue processing circuits;differential amplifiers;field effect transistor circuits;field effect transistors;organic semiconductors;semiconductor device models","10 dB;OFET;analog design;analog signal processing;differential amplifiers;differential-to-single-ended circuits;numerical model;organic FET","","13","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 3.2Gb/s Semi-Blind-Oversampling CDR","van Ierssel, M.; Sheikholeslami, A.; Tamura, H.; Walker, W.W.","Toronto Univ., Ont.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1304","1313","A hybrid CDR increases jitter tolerance of a phase-tracking CDR by a factor of 32 at low frequencies, while maintaining the high-frequency jitter tolerance of a 5times blind-oversampling CDR. Measurements on a 0.11 mum CMOS test chip at 2.4Gb/s confirm a 200Ul<sub>pp</sub> jitter tolerance at 200kHz. At 2.4Gb/s, the chip consumes 180mW from a 1.2V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696178","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696178","","Clocks;Frequency;Jitter;Laboratories;Low pass filters;Phase estimation;Spread spectrum communication;Tracking loops;Voltage control;Voltage-controlled oscillators","CMOS integrated circuits;analogue-digital conversion;phase locked loops;synchronisation;timing jitter","0.11 micron;1.2 V;180 mW;2.4 Gbit/s;3.2 Gbit/s;CMOS chip;hybrid CDR;jitter tolerance;phase-tracking CDR;semi-blind oversampling","","0","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A WiMedia/MBOA-Compliant CMOS RF Transceiver for UWB","Sandner, C.; Derksen, S.; Draxelmayr, D.; Ek, S.; Filimon, V.; Leach, G.; Marsili, S.; Matveev, D.; Mertens, K.; Michl, F.; Paule, H.; Punzenberger, M.; Reindl, C.; Salerno, R.; Tiebout, M.; Wiesbauer, A.; Winter, I.; Zhang, Z.","Infineon, Villach","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","408","417","A fully integrated WiMedia/MBOA-compliant RF transceiver for UWB data communication in the 3 to 5GHz band is presented. It is designed in a 0.13mum standard CMOS process with 1.5V single supply voltage. The NF is between 3.6 and 4.1dB over all 3 bands. On the TX side, the P1dB is 5dBm supporting an EVM of -28dB and up to -4dBm output power. A single-PLL LO generation is included","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696072","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696072","","BiCMOS integrated circuits;CMOS technology;Filters;Noise measurement;Phase locked loops;Power amplifiers;Power generation;Radio frequency;Transceivers;Voltage","CMOS integrated circuits;microwave receivers;phase locked loops;transceivers;ultra wideband communication","0.13 micron;1.5 V;3 to 5 GHz;3.6 to 4.1 dB;CMOS RF transceiver;MBOA;UWB data communication;WiMedia;single-PLL LO generation","","14","3","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Display Drivers","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","597","598","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696096","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696096","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 6b 600MS/s 5.3mW Asynchronous ADC in 0.13/spl mu/m CMOS","Chen, S.-W.; Brodersen, R.W.","California Univ., Berkeley, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2350","2359","A 1.2V 6b ADC using asynchronous processing with dual time interleaving and non-binary successive approximation achieves 600MS/s while dissipating 5.3mW in a 0.13mum CMOS process. A capacitive ladder network is used to reduce the input capacitance without compromising matching accuracy. The ADC occupies an active area of 0.12mm<sup>2</sup> and has an input 3dB BW of over 4GHz","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696298","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696298","","CMOS technology;Capacitors;Circuits;Clocks;Energy consumption;Energy resolution;Latches;Preamplifiers;Sampling methods;Voltage","CMOS integrated circuits;analogue-digital conversion;asynchronous circuits;ladder networks","0.13 micron;1.2 V;5.3 mW;6 bit;CMOS process;asynchronous analog-to-digital converter;capacitive ladder network","","11","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Current Driver IC using a S/H for QVGA FullColor Active-Matrix Organic LED Mobile Displays","Jong Hak Baek; Jae Hoon Lee; Han Su Pae; Chang Ju Lee; Jongseon Kim; Myunghee Lee; Jintae Kim; Changsik Choi; Hong Kwon Kim; Tae Jin Kim; Ho Kyoon Chung","Samsung Electron., Yong-ln","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","609","618","A current driver with 720 outputs for active-matrix organic LEDs uses a current-copier scheme to produce 64 gray levels with maximum 2% error from 10nA to 10uA on a 19.2 times 17.8mm<sup>2</sup> die","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696098","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696098","","Active matrix organic light emitting diodes;Active matrix technology;Capacitors;Circuits;Cities and towns;Clocks;Displays;Light emitting diodes;Switches;Voltage","LED displays;driver circuits;organic light emitting diodes","QVGA;current copier scheme;current driver IC;full color active matrix;organic LED mobile displays","","5","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Mobile TV","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2492","2493","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696313","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696313","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Fully Electronic CMOS DNA Detection Array Based on Capacitance Measurement with On-Chip Analog-to-Digital Conversion","Stagni, C.; Esposti, D.; Guiducci, C.; Paulus, C.; Schienle, M.; Augustyniak, M.; Zuccheri, G.; Samori, B.; Benini, L.; Ricco, B.; Thewes, R.","Bologna Univ.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","69","78","An 8 times 16 array of sensing micro-sites employs a fully-electrical label-free technique for DNA recognition using capacitance measurement and is fabricated in 0.5mum CMOS with added noble metal. Repeatability and parallel detection capability have been demonstrated. The DNA-chip is suitable for low-cost, fully-integrated point-of-care applications","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696035","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696035","","Analog-digital conversion;Capacitance measurement;Chemical sensors;Circuits;DNA;Electrodes;Frequency;Proteins;Sensor arrays;Voltage","CMOS integrated circuits;DNA;analogue-digital conversion;biological techniques;biomedical electronics","0.5 micron;CMOS;DNA detection array;DNA recognition;capacitance measurement;on-chip analog-to-digital conversion;sensing micro-sites","","9","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 5mW MPEG4 SP encoder with 2D bandwidth-sharing motion estimation for mobile applications","Chia-Ping Lin; Po-Chih Tseng,; Yao-Ting Chiu; Siou-Shen Lin; Chih-Chi Cheng; Hung-Chi Fang; Wei-Min Chao; Liang-Gee Chen","Nat. Taiwan Univ., Taipei","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1626","1635","A 5mW MPEG4 SP encoder is implemented on a 7.7mm<sup>2</sup> die in 0.18mum CMOS technology. It encodes CIF 30frames/s in real-time at 9.5MHz using 5mW at 1.3V and VGA 30frames/s at 28.5MHz uses 18mW at 1.4V. This chip employs a 2D bandwidth-sharing ME design, content-aware DCT/IDCT, and clock gating techniques to minimize power consumption","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696217","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696217","","Application software;Bandwidth;CMOS logic circuits;Computer buffers;Discrete cosine transforms;Encoding;Energy consumption;MPEG 4 Standard;Motion estimation;Random access memory","CMOS integrated circuits;discrete cosine transforms;mobile communication;motion estimation;video coding","0.18 micron;1.3 V;1.4 V;18 mW;28.5 MHz;2D bandwidth-sharing;9.5 MHz;CMOS technology;MPEG4 SP encoder;VGA;clock gating techniques;content-aware DCT/IDCT;mobile applications;motion estimation;real-time","","5","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"High-performance digital circuits","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1726","1727","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696228.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696228","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696228","","Adders;Arithmetic;CMOS process;CMOS technology;Clocks;Delay;Digital circuits;Leakage current;Process design;Robustness","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Fully Integrated 2.4GHz IEEE 802.15.4 Compliant Transceiver for ZigBee Applications","Kluge, W.; Poegel, F.; Roller, H.; Lange, M.; Ferchland, T.; Dathe, L.; Eggert, D.","Atmel, Dresden","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1470","1479","A 0.18mum CMOS low-IF transceiver with integrated baseband processing according to IEEE 802.15.4 is described. The 5.77mm<sup>2 </sup> die draws 14.7mA (RX) and 15.7mA (TX) while achieving -102dBm RX sensitivity and 3dBm TX power. The differential input 2.4mA RX RF-frontend provides 5.7dB system noise figure","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696197","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696197","","Band pass filters;CMOS technology;Energy consumption;Magnetic resonance;Parasitic capacitance;Radio frequency;Switches;Transceivers;Voltage;ZigBee","CMOS integrated circuits;MMIC;UHF integrated circuits;personal area networks;transceivers;wireless LAN","0.18 micron;14.7 mA;15.7 mA;2.4 GHz;5.7 dB;CMOS;IEEE 802.15.4 compliant transceiver;ZigBee applications;integrated baseband processing;low-IF transceiver","","17","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An SOI-Based 7.5/spl mu/m-Thick 0.15x0.15mm2 RFID Chip","Usami, M.; Sato, A.; Tanabe, H.; Iwamatsu, T.; Maegawa, S.; Ohji, Y.","Hitachi, Tokyo","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1191","1200","A 0.15times0.15mm<sup>2</sup> RFID chip containing a 128b ROM is fabricated in a 0.18mum 4M SOI CMOS technology. It achieves 480mm read range with a 2.45GHz carrier for a reader output power of 300mW. The chip is thinned precisely by using an SOI buried oxide layer structure as an etch stop. An RFID antenna is connected to the chip by using a double-surface electrode","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696165","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696165","","Capacitors;Circuits;Clocks;Costs;Electrodes;Radiofrequency identification;Read only memory;Rectifiers;Schottky diodes;Silicon on insulator technology","CMOS integrated circuits;buried layers;radiofrequency identification;radiofrequency integrated circuits;read-only storage;silicon-on-insulator","0.18 micron;128 bit;2.45 GHz;300 mW;4M SOI CMOS technology;7.5 micron;RFID antenna;ROM;SOI buried oxide layer structure;SOI-based RFID chip;double-surface electrode;etch stop;reader output power","","1","32","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Signal-Margin-Screening for Multi-Mb MRAM","Honigschmid, H.; Beer, P.; Bette, A.; Dittrich, R.; Gardic, R.; Gogl, D.; Lammers, S.; Schmid, J.; Altimime, L.; Bournat, S.; Muller, G.","Infineon, Munich","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","467","476","As MRAM technology is maturing, the need for developing a strategy to identify and replace marginal bits during read/write operation becomes necessary. The methodology and circuit techniques for read/write signal-margin screening implemented in a 0.18mum 16Mb MRAM design, are described. The methodology leads to increased read/write signal margins resulting in fully functional dice by applying a wafer-level screen test including half select disturb pattern","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696079","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696079","","Calibration;Circuits;Clamps;Diodes;Magnetoresistance;Mirrors;Random access memory;Read-write memory;Switches;Voltage","integrated circuit design;magnetoresistive devices;random-access storage","0.18 micron;MRAM;half select disturb pattern;signal margin screening;wafer level screen test","","4","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System","Harrison, R.; Watkins, P.; Kier, R.; Lovejoy, R.; Black, D.; Normann, R.; Solzbacher, F.","Utah Univ., Salt Lake City, UT","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2258","2267","An implantable IC receives power and commands wirelessly through an ASK inductive link, and transmits amplified neural data using a 433MHz FSK transmitter. A 10times10 array of platinum-tipped silicon electrodes interfaces with a flip-chip bonded 4.7times5.9mm<sup>2</sup> 0.5mum 3M2P CMOS 13.5mW IC containing 88 neural amplifiers, 9b ADC and spike detectors used for data reduction","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696288","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696288","","Bonding;Circuit testing;Coils;Connectors;Electrodes;Low-frequency noise;Neural prosthesis;Neurons;Power amplifiers;Wires","CMOS digital integrated circuits;analogue-digital conversion;biomedical electrodes;biomedical electronics;low-power electronics;neural chips;prosthetics","13.5 mW;433 MHz;9 bit;ASK inductive link;FSK transmitter;amplified neural data transmission;analog-to-digital converter;flip-chip 3M2P CMOS;implantable integrated circuit;low-power integrated circuit;silicon electrodes interface;spike detectors;wireless neural recording system","","35","12","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Printed Electronic Nose Vapor Sensors for Consumer Product Monitoring","Subramanian, V.; Lee, J.B.; Liu, V.H.; Molesa, S.","California Univ., Berkeley, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1052","1059","Embedded sensors based on printed organic semiconductors are attractive for use in product content monitoring due to their low cost. Arraying multiple sensor elements, in a bridge topology, yields signatures that achieve high specificity using non-specific elements. The output signal is amplified and digitized to detect numerous analytes with up to 10ppm sensitivity. A wine-spoilage application is demonstrated","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696148","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696148","","Bridge circuits;Chemical sensors;Consumer products;Costs;Electronic noses;Monitoring;Organic semiconductors;Semiconductor materials;Sensor arrays;Thin film transistors","condition monitoring;electronic noses;food processing industry;organic semiconductors;production facilities","consumer product monitoring;electronic nose;embedded sensors;printed organic semiconductors;product content monitoring;vapor sensors;wine spoilage","","5","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 200dB Dynamic Range Iris-less CMOS Image Sensor with Lateral Overflow Integration Capacitor using Hybrid Voltage and Current Readout Operation","Akahane, N.; Ryuzaki, R.; Adachi, S.; Mizobuchi, K.; Sugawa, S.","Tohoku Univ., Sendai","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1161","1170","A 2.6times2.6mm<sup>2</sup> image sensor fabricated in 0.35mum 2P3M CMOS contains 64times64 pixels with 20times20mum<sup>2</sup> pixel size and has an extended dynamic range of over 200dB. This DR is equivalent to the incident light ranging from about 10<sup>-2</sup> to 10<sup>8</sup> lx with the lens iris fixed","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696161","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696161","","CMOS image sensors;Capacitors;Dynamic range;Image coding;Mirrors;Noise cancellation;Switches;Switching circuits;Turning;Voltage","CMOS image sensors;capacitive sensors;readout electronics","0.35 micron;2P3M CMOS;extended dynamic range;hybrid voltage-current readout operation;iris-less CMOS image sensor;lateral overflow integration capacitor","","5","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 5.4mW 2-Channel Time-Interleaved Multi-bit /spl Delta//spl Sigma/ Modulator with 80dB SNR and 85dB DR for ADSL","Kye-shin Lee; Sunwoo Kwon; Maloberti, F.","Texas Univ., Richardson, TX","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","171","180","A 2nd-order DeltaSigma modulator that obtains low power consumption by 2-channel time-interleaving is described. The main channel requires 2 opamps whereas the second channel does not use any active elements. This structure is robust to channel mismatches and uses a simple clocking scheme. The circuit is integrated in a 0.18mum CMOS process and occupies an active area of 1.1mm<sup>2</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696046","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696046","","CMOS process;Circuits;Clocks;Delta modulation;Energy consumption;Feedback;Filters;MIM capacitors;Quantization;Robustness","CMOS integrated circuits;delta-sigma modulation;digital subscriber lines;low-power electronics;operational amplifiers","0.18 micron;5.4 mW;ADSL;CMOS process;DeltaSigma modulator;channel mismatches;low power consumption;opamps","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 0.9V /spl Delta//spl Sigma/ Modulator with 80dB SNDR and 83dB DR Using a Single-Phase Technique","Goes, J.; Vaz, B.; Monteiro, R.; Paulino, N.","Univ. Nova de Lisboa, Lisbon","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","191","200","A 2nd-order DeltaSigma ADC implemented in 0.18mum CMOS occupies 0.06mm<sup>2</sup> and dissipates 0.2mW from a 0.9V supply. It achieves 80dB SNDR and 83dB DR over a 10kHz BW employing a single-phase technique to reach such performance. An amplifier-sharing scheme is proposed to improve power and area efficiency","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696048","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696048","","CMOS technology;Capacitors;Clocks;Delay;Delta modulation;Sampling methods;Switches;Switching circuits;Topology;Voltage","CMOS integrated circuits;amplifiers;analogue-digital conversion;delta-sigma modulation","0.18 micron;0.2 mW;0.9 V;10 kHz;ADC;CMOS;DeltaSigma modulator;SNDR;amplifier sharing scheme;single phase technique","","5","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Distributed Loss Compensation for Low-latency On-chip Interconnects","Jose, A.P.; Shepard, K.L.","Columbia Univ., New York, NY","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1558","1567","The use of distributed loss compensation for on-chip interconnects is discussed. Results are presented for a 14mm 3Gb/s on-chip link in 0.18mum CMOS with a measured latency of 12.1ps/mm and an energy dissipation of 2pJ/b with a BER<10<sup>-14</sup>. A 3times improvement in power consumption and a 1.5times improvement in latency over an optimally-repeated RC line is demonstrated","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696207","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696207","","Attenuation;Bandwidth;Capacitance;Degradation;Delay;Energy efficiency;Frequency;Transconductors;Transmission lines;Wires","CMOS integrated circuits;RC circuits;integrated circuit design;integrated circuit interconnections","14 mm;3 Gbit/s;BER;CMOS;RC line;distributed loss compensation;energy dissipation;on-chip interconnects;power consumption","","9","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 0.13/spl mu/m CMOS SoC for all format blue and red laser DVD front-end digital signal processor","Bathaee, M.; Ghezelayagh, H.; Wang Qin Heng; Nicolae, D.; Fratu, O.; Pop, R.; Dilimot, G.; Feies, V.; Agache, P.; Ruscu, R.; lorgulescu, M.; Jing Gang; Wei Mao Lin; Ma Lei; Dong Zhao Hui; Wang Tao","Atmel, San Jose, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1012","1021","This paper presents an all-format DVD SoC front-end DSP capable of 550Mb/s for HD-DVD, Blu-ray disc and DVD/CD red laser rewritable standards. This chip includes an analog front-end; PRML read channel, disc controller, servo system and dual processor. The analog blocks contain 640k transistors, and the digital blocks consist of 2.3M gates with a die area of 62mm<sup>2</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696143","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696143","","CMOS process;DVD;Digital signal processors;Dynamic range;Optical attenuators;Optical filters;Optical pulse shaping;Optical pulses;Optical signal processing;System-on-a-chip","CMOS integrated circuits;digital signal processing chips;digital versatile discs;system-on-chip","0.13 micron;550 Mbit/s;CMOS SoC;DVD front-end;HD-DVD;PRML read channel;analog front-end;blu-ray disc;blue laser DVD;digital signal processor;disc controller;dual processor;red laser DVD;servo system","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Dual-Channel Direct-Conversion CMOS Receiver for Mobile Multimedia Broadcasting","Peluso, V.; Yang Xu; Gazzerro, P.; Yiwu Tang; Li Liu; Zhenbiao Li; Wei Xiong; Persico, C.","Qualcomm, San Diego, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2524","2533","A 0.25mum CMOS receiver circuit that operates from 698MHz to 746MHz, a spectrum allocated by the FCC for advanced mobile services for multimedia applications, is presented. The receiver supports an OFDM physical layer with modulation ranging from BPSK for pilot carriers to 16-QAM for high-rate data carriers. The RX has a NF of 2.6dB and an out-of-band IIP3 of -5.5dBm. It occupies 7mm<sup>2</sup> and draws 61mA from a 2.6V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696317","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696317","","Band pass filters;Baseband;Circuits;Digital multimedia broadcasting;FCC;Jamming;Multimedia communication;OFDM;SAW filters;Streaming media","CMOS integrated circuits;OFDM modulation;digital video broadcasting;multimedia communication;phase shift keying;quadrature amplitude modulation;television receivers","0.25 micron;2.6 V;2.6 dB;61 mA;698 to 746 MHz;OFDM physical layer;direct-conversion CMOS receiver;dual-channel CMOS receiver;high-rate data carriers;mobile multimedia broadcasting;pilot carriers","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"124Ms/s pixel-pipelined motion-JPEG 2000 codec without tile memory","Yu-Wei Chang; Hung-Chi Fang; Chih-Chi Cheng; Chun-Chia Chen; Chung-Jr Lian; Shao-Yi Chien; Liang-Gee Chen","Nat. Taiwan Univ., Taipei","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1586","1595","A JPEG2000 codec capable of processing 1920times1080 HD video at 30frames/s is implemented on a 20.1mm<sup>2</sup> die with 0.18mum CMOS technology dissipating 345mW at 1.8V and 42MHz. The level-switched schedule eliminates the 192kB tile memory. Hardware sharing between encoder and decoder reduces silicon area by 40%","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696213","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696213","","Bandwidth;Block codes;Codecs;Decoding;Discrete wavelet transforms;Encoding;Processor scheduling;Random access memory;SDRAM;Tiles","CMOS integrated circuits;image coding;video codecs","0.18 micron;1.8 V;345 mW;42 MHz;CMOS technology;HD video;decoder;encoder;hardware sharing;pixel-pipelined motion-JPEG 2000 codec","","3","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 1.9GHz Single-Chip CMOS PHS Cellphone","Mehta, S.; Si, W.W.; Samavati, H.; Terrovitis, M.; Mack, M.; Onodera, K.; Jen, S.; Luschas, S.; Hwang, J.; Mendis, S.; Su, D.; Wooley, B.","Atheros Commun., Santa Clara, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1952","1961","A single-chip CMOS PHS cellphone, fabricated in a 0.18mum CMOS process, implements all handset functions including radio, voice, audio, CPU, and digital interfaces. The IC has +4dBm EVM-compliant transmit power, -106dBm receiver sensitivity, and 15mus synthesizer settling time. It draws 81 mA from a 1.8V supply while occupying 35mm<sup>2</sup> of chip area","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696253","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696253","","Bandwidth;CMOS technology;Cellular phones;Frequency conversion;Phase noise;Radio frequency;Radio transmitters;Synthesizers;Transceivers;Voltage-controlled oscillators","CMOS integrated circuits;mobile handsets;personal communication networks;radio receivers","0.18 micron;1.8 V;1.9 GHz;81 mA;CMOS PHS cellphone;CMOS process;EVM-compliant transmit power;handset functions;single-chip cellphone;synthesizer settling time","","4","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"ISSCC Awards","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","19","20","Presents the recipients of the ISSCC Awards.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696030","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696030","","Awards","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Improving CDR Performance via Estimation","Haechang Lee; Bansal, A.; Frans, Y.; Zerbe, J.; Sidiropoulos, S.; Horowitz, M.","Stanford Univ., CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1296","1303","A dual-loop CDR can be viewed as a simple phase-estimator. Different estimators can be built by changing the phase DAC control logic. Three different 0.13mum estimators for a 3Gb/s serial link are presented. These estimators address dual-loop CDR limitations including lock time, frequency range, and jitter tolerance in non-mesochronous systems","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696177","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696177","","Bandwidth;Clocks;Degradation;Delay;Delta modulation;Filtering;Frequency;Phase estimation;Phase modulation;Timing jitter","digital phase locked loops;digital-analogue conversion;phase detectors;timing jitter","0.13 micron;3 Gbit/s;dual-loop CDR;frequency range;jitter tolerance;lock time;nonmesochronous systems;phase DAC control logic;phase estimator;serial link","","6","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Power-Efficient High-Throughput 32-Thread SPARC Processor","Leon, A.S.; Shin, J.L.; Tam, K.W.; Bryg, W.; Schumacher, F.; Kongetira, P.; Strong, A.","SUN Mircrosystems, Sunnyvale, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","295","304","The first generation of Niagara SPARC processors implements a power-efficient multi-threading architecture to achieve high throughput with minimum hardware complexity. The design combines eight 4-threaded 64b cores, a high-bandwidth crossbar, a shared 3MB L2 Cache and four DDR2 DRAM interfaces. The 90nm 378mm<sup>2</sup> die consumes 63W at 1.2GHz. Memory design techniques to support the high bandwidth are also discussed","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696060","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696060","","Clocks;Delay;Frequency;Pipelines;Registers;Semiconductor device measurement;Sun;Temperature measurement;Throughput;Yarn","DRAM chips;cache storage;microprocessor chips;system buses","1.2 GHz;63 W;90 nm;DDR2 DRAM interface;L2 cache interface;Niagara SPARC processors;memory design;power-efficient multi-threading architecture","","26","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Organic devices and circuits","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1032","1033","Presents an overview of the above titled session held at the conference proceedings..","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696145","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696145","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 65nm low-power embedded DRAM with extended data-retention sleep mode","Nagai, T.; Wada, M.; Iwai, H.; Kaku, M.; Suzuki, A.; Takai, T.; Itoga, N.; Miyazaki, T.; Takenaka, H.; Hojo, T.; Miyano, S.","Toshiba, Kawasaki","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","567","576","An extended data retention (EDR) sleep mode with ECC and MT-CMOS is proposed for embedded DRAM power reduction. In sleep mode, the retention time improves by 8 times and the leakage current is reduced to 13% of the normal operation mode. Since ECC scrubbing operates only in the EDR sleep mode, read/write performance is not degraded. A 65nm low-power embedded DRAM macro featuring 400MHz operation and 0.39mW of data-retention power is realized","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696093","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696093","","Bandwidth;Circuits;Degradation;Error correction;Error correction codes;Leakage current;Logic;Random access memory;Redundancy;Timing","CMOS memory circuits;DRAM chips;embedded systems;leakage currents;low-power electronics;nanoelectronics","0.39 mW;400 MHz;65 nm;ECC;MT-CMOS;extended data retention sleep mode;leakage current;low power embedded DRAM","","8","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Sub-1mm2 Dynamically Tuned CMOS MB-OFDM 3-to-8GHz UWB Receiver Front-End","Ranjan, M.; Larson, L.","California Univ., San Diego, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","438","445","A 3-to-8GHz heterodyne receiver front end for MB-OFDM UWB systems consisting of an LNA, a mixer, and an on-chip IF BPF is presented. Designed in 0.18mum CMOS, it uses no on-chip inductors or any off-chip components. Measured NF is 5.5dB, IIP2 is 33dBm, and the chip draws 19.5mA from a 2.3V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696075","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696075","","Active filters;Band pass filters;Bandwidth;Bonding;CMOS technology;Capacitance;Inductors;OFDM;Shunt (electrical);Wires","CMOS integrated circuits;OFDM modulation;microwave receivers;ultra wideband communication","0.18 micron;19.5 mA;2.3 V;3 to 8 GHz;5.5 dB;CMOS;LNA;MB-OFDM;UWB receiver front-end;heterodyne receiver;on-chip inductors","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Clock Generation and Distribution of a Dual-Core Xeon Processor with 16MB L3 Cache","Tam, S.; Leung, J.; Limaye, R.; Choy, S.; Vora, S.; Adachi, M.","Intel, Santa Clara, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1512","1521","The clock generation and hybrid clock distribution for a dual-core Xeonreg processor with 16MB L3 cache are designed for <11ps global clock skew in a 435mm<sup>2</sup> die. The cache and control sections contain 2 primary clock domains and 11 clock spines. A pipelined de-skew logic tolerant to inter-domain clock uncertainties manages the core and cache/control data communication","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696202","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696202","","CMOS process;Clocks;Delay;Frequency;Fuses;Inverters;Libraries;Logic;Topology;Voltage","cache storage;clocks;microprocessor chips","16 MByte;L3 cache;clock distribution;clock domains;clock generation;clock spines;data communication;dual-core Xeon processor;global clock skew;pipelined de-skew logic","","13","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 2Gb/s/pin 512Mb Graphics DRAM with NoiseReduction Techniques","Brox, M.; Fibranz, H.; Kuzmenka, M.; Lu, F.; Mann, S.; Markert, M.; Mbller, U.; Plan, M.; Schiller, K.; Schmblz, P.; Schrogmeier, P.; Tauber, A.; Weber, B.; Mayer, P.; Spirkl, W.; Steffens, H.; Weller, J.","Infineon Technol., Munich","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","537","546","A 512Mb DRAM operates up to a data-rate of 2Gb/s/pin. It employs an averaging pad-driver design which reduces simultaneous switching noise to one third of a conventional design. Resistive damping elements eliminate the level degradation of the receivers caused by an oscillation of the on-chip ground. A technique for cancelling line-to-line coupling noise is also described","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696090","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696090","","Acceleration;Bandwidth;Graphics;Jitter;MOS devices;Parasitic capacitance;Propagation delay;Random access memory;Resonance;Voltage","DRAM chips;integrated circuit design;integrated circuit noise;system-on-chip","2 Gbit/s;512 Mbit;DRAM;averaging pad driver design;level degradation;noise reduction;on-chip ground;resistive damping elements;simultaneous switching noise","","1","4","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 10.8mA Single Chip Transceiver for 430MHz Narrowband Systems in 0.15/spl mu/m CMOS","Hayashi, G.; Sawada, A.; Morie, T.; Matsuyama, K.; Kim, R.; Yoshida, S.; Matsumoto, A.; Hijikata, K.; Matsukawa, K.; Tamura, Y.; Ogawa, J.; Takita, T.","Matsushita Electr. Ind., Osaka","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1480","1489","A low-power single-chip transceiver for 430MHz narrowband systems is implemented in a 0.15mum CMOS process. The chip integrates all the radio blocks including filters, a demodulator, and a microcontroller. The receive current of 10.8mA and the sensitivity of -120dBm at 1% BER are achieved in 2FSK operating at 2.4kb/s. The transceiver complies with the ARIB STD-T67","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696198","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696198","","Batteries;Digital filters;Frequency synthesizers;Microcontrollers;Narrowband;Phase noise;Radio transmitters;Transceivers;Voltage-controlled oscillators;Wireless sensor networks","CMOS integrated circuits;demodulators;filters;low-power electronics;microcontrollers;transceivers","0.15 micron;10.8 mA;430 MHz;ARIB STD-T67;BER;CMOS;demodulator;filters;low-power transceiver;microcontroller;radio blocks;single chip transceiver","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 16-to-18GHz 0.18-m Epi-CMOS Divide-by-3 Injection-Locked Frequency Divider","Hui Wu; Lin Zhang","Rochester Univ., NY","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2482","2491","A new injection-locked frequency divider (ILFD) topology is proposed for divide-by-odd-number operation. An 18 GHz divide-by-3 prototype is implemented using 0.18mum standard digital CMOS with low-resistivity substrate. It achieves 1 GHz locking range with 3.4dBm injection power, which increases to 3.2GHz with built-in tuning. The phase noise is close to theoretical value of 9.5dB down from input","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696312","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696312","","Circuit topology;Filtering;Frequency conversion;Frequency synthesizers;Inductors;Injection-locked oscillators;MOSFETs;Power harmonic filters;Resonance;Voltage","CMOS digital integrated circuits;circuit tuning;frequency dividers;microwave frequency convertors","0.18 micron;1 GHz;16 to 18 GHz;3.2 GHz;built-in tuning;divide-by-3 injection-locked frequency divider;divide-by-odd-number operation;epi-CMOS injection-locked frequency divider;low-resistivity substrate;standard digital CMOS","","30","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"70GHz CMOS Harmonic Injection-Locked Divider","Yamamoto, K.; Fujishima, M.","Tokyo Univ., Kashiwa","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2472","2481","A 70GHz CMOS harmonic injection-locked divider (HILD) is presented, where a third-harmonic mixer is realized by a differential-voltage-driven MOSFET. The chip is fabricated in a 6M 90nm CMOS process. A maximum operating frequency of 71.6GHz with a locking range of 12% at a supply voltage of 0.5V is measured. The chip consumes 2.75mW","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696311","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696311","","Capacitors;Character generation;Distributed parameter circuits;FETs;Frequency conversion;MOSFET circuits;Millimeter wave communication;Oscillators;Threshold voltage;Wireless communication","CMOS integrated circuits;MOSFET circuits;frequency dividers;millimetre wave frequency convertors;millimetre wave mixers","0.5 V;2.75 mW;70 GHz;90 nm;CMOS integrated circuit;differential-voltage-driven MOSFET;harmonic injection-locked divider;third-harmonic mixer","","31","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 24x16 CMOS-Based Chronocoulometric DNA Microarray","Augustyniak, M.; Paulus, C.; Brederlow, R.; Persike, N.; Hartwich, G.; Schmitt-Landsiedel, D.; Thewes, R.","Infineon Technol., Munich","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","59","68","An array of 24 times 16 electrochemical sensors for detecting bio-molecules uses gold sensor electrodes added to a 0.5 mum CMOS process. Detection is based on time-resolved measurement of charge (chronocoulometry). A differential measurement technique uses a replica electrode and fast integration to suppress background offset signals","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696034","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696034","","Current measurement;DNA;Electrodes;Feedback;Leakage current;Measurement techniques;Operational amplifiers;Sensor arrays;Switches;Voltage","CMOS integrated circuits;DNA;array signal processing;biological techniques;electrochemical sensors;microsensors;molecular biophysics","0.5 micron;CMOS;biomolecules;chronocoulometric DNA microarray;chronocoulometry;differential measurement;electrochemical sensors;gold sensor electrodes;time resolved measurement","","8","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Wireless Transceiver with Integrated Data Converters for 802.11a/b/g Access Points","Montalvo, T.; Angell, C.; McLaurin, D.; Petersen, C.; Fogleman, E.; Brunsilius, J.; Brown, P.; Yetis, E.; Bray, J.; Kessler, M.; Tenbroek, B.","Analog Devices, Raleigh, NC","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1440","1449","A transceiver for 802.11 a/b/g access points supports MRC diversity resulting in a 3dB static sensitivity improvement over a single-receiver implementation. A closed-loop transmit power control scheme achieves 0.5dB accuracy. Receive ADCs and transmit DACs are included, allowing autonomous AGC and transmit power control loops and an all-digital modem/MAC IC. The 25mm<sup>2</sup> IC is fabricated in a 0.18mum CMOS process and achieves 3.9dB/4.5dB (low-band/high-band) receive NF and less than -35dB transmit EVM","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696194","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696194","","Analog integrated circuits;Baseband;Circuit testing;Costs;Filters;Power dissipation;Radio frequency;Radiofrequency integrated circuits;Transceivers;Voltage-controlled oscillators","CMOS integrated circuits;transceivers;wireless LAN","0.18 nm;802.11 a/b/g access points;CMOS process;MRC diversity;all-digital modem/MAC IC;autonomous AGC;closed-loop transmit power control;integrated data converters;receive ADC;transmit DAC;wireless transceiver","","6","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A CMOS Temperature-to-Frequency Converter with an Inaccuracy of 0.5/spl deg/C (3 /spl sigma/) from -40 to 105/spl deg/C","Makinwa, K.A.A.; Snoeij, M.F.","Delft Univ. of Technol.","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1141","1150","A temperature-to-frequency converter implemented in a standard CMOS process only requires a low-cost batch calibration. Its output frequency is determined by the process-independent (but temperature-dependent) thermal diffusivity of bulk silicon. The converter's inaccuracy is less than plusmn0.5degC (3sigma) over the extended industrial temperature range from -40 to 105degC","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696159","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696159","","Bandwidth;Demodulation;Electrothermal effects;Filters;Frequency;Silicon;Temperature dependence;Temperature sensors;Transconductors;Voltage-controlled oscillators","CMOS integrated circuits;frequency convertors;silicon;thermal diffusivity","-40 to 105 C;CMOS process;Si;low-cost batch calibration;output frequency;process-independent thermal diffusivity;temperature-to-frequency converter","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 14mW Multi-bit /spl Delta//spl Sigma/ Modulator with 82dB SNR and 86dB DR for ADSL2+","Kwon, S.; Maloberti, F.","Texas Univ., Richardson, TX","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","161","170","Analog and digital feedforward swing-reduction techniques optimize the power consumption of this 2nd-order DeltaSigma modulator. The 0.18um CMOS prototype uses 2 telescopic OTAs and 2 ADCs requiring 10 comparators. The technique makes the modulator equivalent to a 4b architecture. The OSR is 33 and the clock frequency is 144MHz","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696045","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696045","","Capacitance;Capacitors;Delay;Delta modulation;Design optimization;Power harmonic filters;Quantization;Sampling methods;Strontium;Transfer functions","CMOS integrated circuits;analogue-digital conversion;comparators (circuits);delta-sigma modulation;digital subscriber lines;operational amplifiers","0.18 micron;14 mW;144 MHz;82 dB;ADC;ADSL2+;CMOS;DeltaSigma modulator;OSR;OTA;SNR;clock frequency;comparators;feedforward swing reduction","","5","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Dual-band Single-Ended-Input Direct-Conversion DVB-H Receiver","Womac, M.; Deiss, A.; Davis, T.; Spencer, R.; Abesingha, B.; Hisayasu, P.","Microtune, Plano, TX","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2514","2523","A 340mW single-chip direct-conversion tuner with single-ended input for UHF and L-band DVB-H is fabricated in a 0.35mum BiCMOS process. Included are 3 parallel LNAs, 2 I/Q mixers, 7th-order baseband filters, a fractional-N synthesizer, and dc-offset circuits. The NF is <3.6dB at maximum gain of >80dB, sensitivity is <-88dBm for 16-QAM CR 2/3, gain range is >60dB, IIP3 is >4dBm, IIP2 is >27dBm, die area is 12.25mm<sup>2</sup>, and supply voltage is 2.7V","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696316","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696316","","Baseband;BiCMOS integrated circuits;Chromium;Digital video broadcasting;Dual band;Filters;L-band;Noise measurement;Synthesizers;Tuners","BiCMOS integrated circuits;Chebyshev filters;circuit tuning;digital video broadcasting;low noise amplifiers;low-pass filters;television receivers","0.35 micron;2.7 V;BiCMOS process;I/Q mixers;L-band DVB-H;baseband filters;dc-offset circuits;direct-conversion DVB-H receiver;dual-band DVB-H receiver;fractional-N synthesizer;low noise amplifiers;single-chip direct-conversion tuner;single-ended-input DVB-H receiver","","10","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A leakage current replica keeper for dynamic circuits","Lih, Y.; Tzartzanis, N.; Walker, W.W.","Fujitsu Labs. of America, Sunnyvale, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1755","1764","A 1T-overhead keeper circuit for dynamic gates replicates the evaluation stack leakage current and thus provides PVT tracking. Implemented in a 90nm CMOS process, the keeper enables design of AND-OR circuits with 30% more legs; 16 to 24 leg dynamic AND-OR circuits are 25 to 40% faster than those with a conventional keeper at the same noise margin. The circuit operation is verified on a 72times1024 3W/4R SRAM","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696232","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696232","","Analog circuits;CMOS logic circuits;Fingers;Laboratories;Leakage current;Leg;Mirrors;Safety;Temperature;Threshold voltage","CMOS logic circuits;SRAM chips;leakage currents;logic gates","3-write 4-read SRAM;90 nm;AND circuits;CMOS process;OR circuits;PVT tracking;dynamic gates;leakage current replica keeper","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 3.5GHz Rotary-Traveling-Wave-Oscillator Clocked Dynamic Logic Family in 0.25/spl mu/m CMOS","Wood, John; Edwards, T.; Ziesler, C.","Multigig, Scotts Valley, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1550","1557","Initial silicon results for a 3.5GHz dynamic logic family in 0.25mum SOI are presented. The chip is clocked with a rotary-traveling-wave oscillator, demonstrating per-gate dissipation of 100fJ per operation","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696206","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696206","","CMOS logic circuits;Capacitance;Clocks;MOSFETs;Oscillators;Power dissipation;Power measurement;Probes;Switches;Testing","CMOS logic circuits;microwave oscillators;silicon-on-insulator","0.25 micron;100 fJ;3.5 GHz;SOI;clocked dynamic logic family;mum CMOS;rotary-traveling-wave-oscillator","","2","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 1.8V 250mW COFDM baseband receiver for DVB-T/H applications","Lei-Fone Chen; Yuan Chen; Lu-Chung Chien; Ying-Hao Ma; Chia-Hao Lee; Yu-Wei Lin; Chien-Ching Lin; Hsuan-Yu Liu; Terng-Yin Hsu; Chen-Yi Lee","Nat. Chiao Tung Univ., Hsinchu","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1002","1011","A DVB-T/H baseband receiver with multi-stage power control, 2D linear channel equalizer, synchronizer, 2/4/8k-point FFT, and Viterbi/RS decoder is implemented in 0.18mum CMOS. At the highest data rate of 31.67Mb/s, it overcomes 70Hz Doppler frequency and consumes 250mW with a die size of 6.9 times 5.8mm<sup>2</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696142","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696142","","Baseband;Decoding;Demodulation;Digital video broadcasting;Forward error correction;Frequency synchronization;OFDM;Power dissipation;Timing;Viterbi algorithm","CMOS integrated circuits;OFDM modulation;Viterbi decoding;digital video broadcasting;radio receivers;radiofrequency integrated circuits","0.18 micron;1.8 V;250 mW;31.67 Mbit/s;70 Hz;CMOS;COFDM baseband receiver;DVB-T/H applications;FFT;RS decoder;Viterbi decoder;linear channel equalizer;multistage power control;synchronizer circuit","","7","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Receiver with Start-up Initialization and Programmable Delays for Wireless Clock Distribution","Xiaoling Guo; Dong-Jun Yang; Ran Li; O, K.K.","Silicon Microwave Integrated Circuits & Syst. Res., Florida Univ., Gainesville, FL","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1530","1539","A receiver for wireless clock distribution runs at 2.25GHz with 5pspp jitter. The clock is distributed as a sine wave at 8 times the actual clock frequency to mitigate dispersion. The receiver includes an initialization circuit and a frequency divider with 16 quantized programmable delays for skew reduction","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696204","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696204","","Clocks;Delay;Detectors;Frequency conversion;Microprocessors;Microwave integrated circuits;Pulse amplifiers;Radio access networks;Silicon;Transmitting antennas","clocks;frequency dividers;radio receivers","2.25 GHz;clock frequency;frequency divider;initialization circuit;jitter;programmable delays;receiver;sine wave;skew reduction;start-up initialization;wireless clock distribution","","3","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Power-aware signal processing","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","xv","xvi","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696026.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696026","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696026","","Ambient intelligence;Circuits;Clocks;Digital cameras;Energy consumption;High energy physics instrumentation computing;Reconfigurable architectures;Signal processing;Signal processing algorithms;Voltage","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 20Gb/s Forwarded Clock Transceiver in 90nm CMOS B.","Casper, B.; Jaussi, J.; O'Mahony, F.; Mansuri, M.; Canagasaby, K.; Kennedy, J.; Yeung, E.; Mooney, R.","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","263","272","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/01696056.png"" border=""0"">","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696056","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696056","","Clocks;Cost function;Delay;Equalizers;Integrated circuit interconnections;Jitter;Microprocessors;Phase locked loops;Table lookup;Transceivers","","","","18","9","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Fully Integrated SoC for GSM/GPRS in 0.13/spl mu/m CMOS","Bonnaud, P.-H.; Hammes, M.; Hanke, A.; Jens Kissing; Koch, R.; Labarre, E.; Schwoerer, Christoph","Infineon, Sophia Antipolis","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1942","1951","A single-chip radio for quad-band GSM/GPRS applications integrates the RF, analog/mixed-signal blocks, DSP, application processor, RAM/ROM, and audio. It is implemented in a 0.13mum CMOS process. The RX achieves -112.5dBm/-110.5dBm sensitivity and the TX meets all the spectral mask requirements while using a 1.5V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696252","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696252","","Baseband;CMOS technology;Crosstalk;Filters;GSM;Ground penetrating radar;Microcontrollers;Radio frequency;Resistors;Transceivers","CMOS integrated circuits;cellular radio;digital signal processing chips;mixed analogue-digital integrated circuits;packet radio networks;random-access storage;read-only storage;system-on-chip","0.13 micron;1.5 V;CMOS integrated circuits;RAM/ROM;analog/mixed-signal blocks;application processor;digital signal processor;quad-band GSM/GPRS;single-chip radio;system-on-chip","","17","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"What is Next to be Offshored, IC Design Jobs or IC Design Future?","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1570","1571","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696209","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696209","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 14-band Frequency Synthesizer for MB-OFDM UWB Application","Che-Fu Liang; Shen-luan Liu; Yen-Horng Chen; Tzu-Yi Yang; Gin-Kou Ma","National Taiwan Univ., Taipei","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","428","437","A 14-band frequency synthesizer for UWB application is realized in a 0.18 mum CMOS process. It uses two PLLs and three mixers. The unwanted spurs due to frequency mixing are at least 35dB lower than the output carriers by using a quadrature divide-by-3 circuit and a 2-stage single-sideband mixer. The core circuit area is 1.5 mm<sup>2</sup> and the power consumption is 160mW","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696074","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696074","","Amplitude modulation;Bandwidth;CMOS technology;Circuits;Frequency division multiplexing;Frequency synthesizers;Phase locked loops;Ring oscillators;Signal generators;Voltage","CMOS integrated circuits;OFDM modulation;frequency synthesizers;mixers (circuits);phase locked loops;ultra wideband technology","0.18 micron;14-band frequency synthesizer;160 mW;CMOS process;MB-OFDM;PLL;UWB application;frequency mixing;output carriers;single sideband mixer","","16","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Reversible Poly-Phase Distributed VCO","Tzartzanis, N.; Walker, W.W.","Fujitsu Labs. of America, Sunnyvale, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2452","2461","A reversible 24-phase closed-loop distributed VCO is implemented in 90nm 10M triple-well 1.2V CMOS using co-planar transmission lines as delay elements. The measured tuning range is 10.4 to 11.4GHz, the phase noise is -96.65dBc/Hz at 1MHz offset, and the circuit uses 70mW from a 1.2V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696309","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696309","","Circuits;Clocks;Delay;FETs;Frequency;Laboratories;Optical design;Phase noise;Voltage control;Voltage-controlled oscillators","CMOS integrated circuits;integrated circuit noise;microwave oscillators;phase noise;voltage-controlled oscillators","1.2 V;10.4 to 11.4 GHz;70 mW;90 nm;CMOS integrated circuit;co-planar transmission lines;delay elements;phase noise;reversible poly-phase distributed VCO;voltage controlled oscillator","","6","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 64Mb Chain FeRAM with Quad-BL Architecture and 200MB/s Burst Mode","Hoya, K.; Takashima, D.; Shiratake, S.; Ogiwara, R.; Miyakawa, T.; Shiga, H.; Doumae, S.M.; Ohtsuki, S.; Kumura, Y.; Shuto, S.; Ozaki, T.; Yamakawa, K.; Kunishima, I.; Nitayama, A.; Fujii, S.","Toshiba, Yokohoma","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","459","466","A 64Mb chain FeRAM implemented in 0.13mum 3M CMOS technology is described. A quad-BL architecture reduces the die area by 6.5% and realizes 87.5mm<sup>2</sup> die with an effective cell-size of 0.7191mum<sup>2</sup> while eliminating BL-BL coupling noise. A high-speed ECC circuit and cell data write-back scheme achieves read/write cycle time of 60ns and 200MB/S burst","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696078","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696078","","CMOS technology;Capacitors;Circuit noise;Coupling circuits;Energy consumption;Error correction codes;Ferroelectric films;Noise reduction;Nonvolatile memory;Random access memory","CMOS memory circuits;high-speed integrated circuits;random-access storage","0.13 micron;200 Mbit/s;60 ns;64 Mbit;BL-BL coupling noise;CMOS technology;FeRAM;burst mode;cell data write back scheme;high speed ECC circuit;quad-BL architecture;read-write cycle time","","3","4","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 0.1mm/sup 2/, Digitally Programmable Nerve Stimulation Pad Cell with High-Voltage Capability for a Retinal Implant","Ortmanns, M.; Unger, N.; Rocke, A.; Gehrke, M.; Tietdke, H.J.","Sci-worx, Hannover","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","89","98","A 0.1mm<sup>2</sup> autonomous and digitally programmable nerve stimulation pad cell in 0.35mum HVCMOS is used in a 232-electrode retinal implant. It provides greater than plusmn15V swing at the electrode in order to supply suitable stimulation currents into large electrode impedances. Customized ESD protection is used on all electrodes. Charge balancing is applied to prevent electrolysis","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696037","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696037","","Atherosclerosis;Electrodes;Electrostatic discharge;Implants;Neuromuscular stimulation;Prosthetics;Protection;Retina;Switches;Voltage","biomedical electrodes;eye;neuromuscular stimulation;prosthetics","0.35 micron;HVCMOS;charge balancing;digitally programmable nerve stimulation pad cell;electrode impedance;high voltage capability;retinal implant","","16","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 2.3GHz LC-tank CMOS VCO with optimal phase noise performance","Andreani, P.; Fard, A.","Denmark Tech. Univ., Lyngby","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","691","700","The phase-noise theory and design of a differential CMOS LC-tank VCO with double switch pair is presented. A formula for the minimum achievable phase noise in the 1/f<sup>2</sup> region is derived. The 2.15 to 2.35GHz 0.3mum CMOS VCO has a phase noise of -143.9dBc/Hz at 3MHz offset and draws 4mA from a 2.5V supply","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696108","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696108","","Circuit noise;Inductors;Noise figure;Noise generators;Phase locked loops;Phase noise;Radio frequency;Signal analysis;Switches;Voltage-controlled oscillators","1/f noise;CMOS integrated circuits;UHF integrated circuits;UHF oscillators;phase noise;voltage-controlled oscillators","0.3 micron;2.15 to 2.35 GHz;2.5 V;4 mA;LC-tank CMOS VCO;double switch pair;optimal phase noise","","7","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 5GHz resistive-feedback CMOS LNA for low-cost multi-standard applications","Zhan, J.-H.C.; Taylor, S.S.","Intel, Hillsboro, OR","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","721","730","A 5GHz broadband LNA achieves 25dB gain, 2dB NF, -14dBm IIP3 and -13dB S11 while drawing 15.5mA from a 2.7V supply. The circuit is fabricated in an RF-enhanced 90nm CMOS technology. The active die area is 0.025mm<sup>2</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696111","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696111","","CMOS technology;Circuit testing;Driver circuits;Feedback;Impedance matching;Integrated circuit technology;MIM capacitors;Parasitic capacitance;Radio frequency;Resistors","CMOS integrated circuits;MMIC amplifiers;circuit feedback;integrated circuit design;low noise amplifiers","15.5 mA;2 dB;2.7 V;25 dB;5 GHz;90 nm;CMOS technology;broadband low noise amplifiers;circuit design;multistandard systems;resistive feedback","","66","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A chip-scale electrical soliton modelocked oscillator","Ricketts, D.S.; Ham, D.","Harvard Univ., Cambridge, MA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1716","1725","This paper introduces a chip-scale electrical soliton modelocked oscillator, which self-generates a periodic train of electrical soliton pulses. This circuit is made possible by combining a nonlinear transmission line (NLTL) with a unique amplifier that tames the instability-prone soliton dynamics in a closed-loop NLTL. This chip-scale prototype produces a pulse width of 293ps and demonstrates the feasibility for future widths close to 1ps, adding a new direction in pulse-based electronics","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696227","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696227","","Attenuation;Metrology;Oscillators;Pulse amplifiers;Pulse compression methods;Pulse generation;Pulse modulation;Solitons;Time domain analysis;Topology","oscillators;pulse generators;solitons;transmission lines","chip-scale electrical soliton modelocked oscillator;electrical soliton pulses;mode locking;nonlinear transmission line;pulse-based electronics","","1","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 1.1ghz charge-recovery logic","Sathe, V.; Juang-Ying Chueh; Papaefthymio, M.","Michigan Univ., Ann Arbor, MI","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1540","1549","A GHz-class dynamic charge-recovery logic is implemented with an on-chip clock generator and integrated inductor in a 0.13mum CMOS process. The chip operation is verified at clock frequencies up to 1.3GHz. At its natural frequency, the design recovers 60% of total circuit energy every cycle","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696205","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696205","","CMOS logic circuits;CMOS process;Circuit testing;Clocks;Energy dissipation;Energy efficiency;Frequency;Inductors;Resonance;Switches","CMOS logic circuits;clocks;logic design","0.13 micron;1.1 GHz;CMOS process;charge-recovery logic;circuit energy;integrated inductor;on-chip clock generator","","7","8","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13/spl mu/m CMOS with 400mV Supply and an Integrated Passive RX Front-End","Cook, B.W.; Berny, A.D.; Molnar, A.; Lanzisera, S.; Pister, K.S.J.","California Univ., Berkeley, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1460","1469","A 2.4GHz RF transceiver in 130nm CMOS for sensor networks is presented. The transceiver operates from 400mV to accommodate a single solar cell power supply. The RX dissipates 200 to 750muW and achieves a 6.7dB NF and a -6.2dBm IIP3 at 330muW. At 300muW output power, the PA is 44% efficient and the overall TX is 30% efficient","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696196","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696196","","Batteries;Energy consumption;Frequency shift keying;Intelligent networks;Noise measurement;Radio frequency;Transceivers;Voltage;Voltage-controlled oscillators;Wireless sensor networks","CMOS integrated circuits;MMIC;UHF integrated circuits;low-power electronics;transceivers;wireless sensor networks","130 nm;2.4 GHz;200 to 750 muW;400 mV;6.7 dB;CMOS;PA;RF transceiver;integrated passive RX front-end;power amplifier;solar cell power supply;wireless sensor networks","","23","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 0.03mm/sup 2/ 9mW Wide-Range Duty-CycleCorrecting False-Lock-Free DLL with Fully Balanced Charge-Pump for DDR Interface","Tokunaga, Y.; Sakiyama, S.; Dosho, S.; Doi, Y.; Hattori, M.","Matsushita Electr. Ind., Moriguchi","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1286","1295","A duty-cycle-correcting false-lock-free DLL for DDR interface is proposed. A fully balanced charge-pump equalizes the charge and discharge pulses of the phase detector to reduce update noise. The DLL achieved 49% to 51% duty-cycle output from a 30% to 70% duty-cycle input clock operating from 20 to 300MHz, consumes 9mW from a 2 to 4V supply, and occupies 0.03mm<sup>2</sup> in a 0.30mum CMOS process","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696176","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696176","","Active filters;Charge pumps;Circuits;Clocks;Delay;Jitter;Partial discharges;Timing;Virtual colonoscopy;Voltage control","CMOS integrated circuits;digital phase locked loops;peripheral interfaces;phase detectors","0.30 micron;2 to 4 V;20 to 300 MHz;9 mW;CMOS process;DDR interface;duty-cycle correction;false-lock free DLL;fully balanced charge-pump;phase detector;reduced update noise","","2","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"San Francisco Marriott Hotel Location Maps","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2644","2644","Presents a map of the conference venue.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696335","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696335","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 5GHz Duty-Cycle Correcting Clock Distribution Network for the POWER6 Microprocessor","Thomson, M.G.R.; Restle, P.J.; James, N.K.","IBM, Yorktown Heights, NY","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1522","1529","Microprocessor global clock distribution networks use long buffered wires where reflections can be significant. Using accurate transmission-line models and optimization, these reflection effects can be exploited to improve clock-distribution characteristics. The clock distribution network of the P0WER6 microprocessor is designed to run at frequencies exceeding 5GHz using only inverters and transmission lines and is capable of on-the-fly duty-cycle correction","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696203","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696203","","Circuit testing;Clocks;Degradation;Frequency;Impedance;Microprocessors;Power transmission lines;Reflection;Timing;Wire","clocks;integrated circuit design;integrated circuit interconnections;microprocessor chips","5 GHz;POWER6 microprocessor;buffered wires;inverters;microprocessor global clock distribution networks;on-the-fly duty-cycle correction;transmission-line models;transmission-line optimization","","5","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 360-Channel Speech Preprocessor that Emulates the Cochlear Amplifier","Bo Wen; Boahen, K.","Pennsylvania Univ., Philadelphia, PA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2268","2277","A cochlea-based preprocessor for speech recognition emulates the fluid ducts with two 4680-element diffusive grids, the basilar membrane with 360 2<sup>nd</sup>-order sections, and the auditory nerve with 2160 pulse-frequency modulators. Integrated in 10.9mm<sup>2</sup>in 0.25mum CMOS and consuming 52mW, this silicon cochlea employs active bidirectional coupling, a selective amplification mechanism that sharpens tuning (Q<sub>10</sub> is 2.7) and controls gain (24dB compression)","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696289","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696289","","Acoustic noise;Cellular phones;Damping;Filter bank;Frequency;Gain control;Personal digital assistants;Pulse modulation;Silicon;Speech recognition","CMOS integrated circuits;biomedical electronics;ear;microprocessor chips;neural chips;prosthetics;speech recognition","0.25 micron;24 dB;52 mW;CMOS integrated circuit;active bidirectional coupling;basilar membrane;cochlea-based preprocessor;cochlear amplifier;selective amplification mechanism;speech preprocessor;speech recognition","","11","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A phase-noise reduction technique for quadrature LC-VCO with phase-to-amplitude noise conversion","Chih-Wei Yao; Willson, A.N.","California Univ., Los Angeles, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","701","710","A phase-noise reduction technique for quadrature VCOs reduces and shapes the transistor thermal noise injected into the system, and also provides a phase-to-amplitude noise conversion mechanism to further reduce phase noise. Two experimental designs provide 17% and 1% tuning ranges centered at 5.1GHz and 5.3GHz with phase noise of -132.6dBc/Hz and -134.4dBc/Hz at a 1MHz offset, respectively","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696109","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696109","","Capacitance;Capacitors;Clocks;Frequency;Image converters;Inductors;Noise reduction;Noise shaping;Phase noise;Tail","CMOS integrated circuits;MMIC oscillators;integrated circuit noise;phase noise;thermal noise;voltage-controlled oscillators","5.1 GHz;5.3 GHz;phase-noise reduction;phase-to-amplitude noise conversion;quadrature LC-VCO;thermal noise","","8","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Highly Linear Direct-Conversion Transmit Mixer Transconductance Stage with Local Oscillation Feedthrough and I/Q Imbalance Cancellation Scheme","Lee, C.P.; Behzad, A.; Ojo, D.; Kappes, M.; Au, S.; Meng-An Pan; Carter, K.; Tian, S.","Broadcom, San Diego, CA","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1450","1459","A linear transconductance stage with process insensitive gain control and gain insensitive output offset current is proposed. A calibration scheme to remove the LO feedthrough (LOFT) and I/Q imbalance is also introduced. The prototype achieves 3<sup>rd</sup>-order IMD suppression better than 52dBc, LOF suppression better than 32dBc, and image rejection better than 46dBc for all gain settings. The transmit chain achieves an 802.11a EVM of < -40dB","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696195","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696195","","Baseband;Change detection algorithms;Circuits;Envelope detectors;Gain control;Gold;Local oscillators;Radio transmitters;Transconductance;Wireless LAN","CMOS integrated circuits;gain control;mixers (circuits);radio transmitters;wireless LAN","802.11a EVM;I/Q imbalance cancellation scheme;IMD suppression;LO feedthrough elmination;LOF suppression;LOFT;gain insensitive output offset current;linear direct-conversion transmit mixer stage;linear transconductance stage;local oscillation feedthrough;process insensitive gain control","","12","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Clock and data recovery","","","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1264","1265","Presents an overview of the above titled session held at the conference proceedings.","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696173","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696173","","","","","","0","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A 5GHz 108Mb/s 2x2 MIMO Transceiver with Fully Integrated +16dBm PAs in 90nm CMOS","Palaskas, Y.; Ravi, A.; Pellerano, S.; Carlton, B.R.; Elmala, M.A.; Bishop, R.; Banerjee, G.; Nicholls, R.B.; Ling, S.; Taylor, S.S.; Soumyanath, K.","Intel, Hilisboro, OR","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1420","1429","A 5GHz 2times2 MIMO transceiver in 90nm CMOS supports spatial multiplexing and diversity, achieving 54/108Mb/s with -75/-63dBm sensitivity for an AWGN/25ns-Rayleigh channel, respectively. Each RX draws 120mA from a 1.4V supply. Each 3.3V 5GHz PA delivers +16/+13dBm average power with -25/-27dB EVM in 1times1/2times2 modes, respectively. The system-in-package including microstrip front-end matching on a flip-chip package occupies a die area of 18mm<sup>2</sup>","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696192","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696192","","Bandwidth;Baseband;Filters;Frequency;MIMO;Packaging;Phase noise;Radio transmitters;Transceivers;Transmitting antennas","AWGN channels;CMOS integrated circuits;MIMO systems;MMIC;Rayleigh channels;flip-chip devices;microstrip circuits;multiplexing;system-in-package;transceivers","1.4 V;108 Mbit/s;120 mA;3.3 V;5 GHz;90 nm;AWGN;CMOS;MlMO transceiver;PA;Rayleigh channel;flip-chip package;microstrip front-end matching;power amplifier;spatial multiplexing;system-in-package","","9","","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Micropower Chopper-Stabilized Operational Amplifier using a SC Notch Filter with Synchronous Integration inside the ContinuousTime Signal Path","Burt, R.; Zhang, J.","Texas Instruments, Tucson, AZ","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1388","1397","A micropower chopper-stabilized opamp uses an SC notch filter with synchronous integration inside the CT signal path to eliminate chopping noise. Characteristics include rail-to-rail I/O, 15muA supply current at 1.8 to 5.5V, 2muV offset, 55nV/radicHz noise, 350kHz GBW, and a chopping frequency of 125kHz. The die area is 0.7mm<sup>2</sup> using 0.6mum CMOS","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696188","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696188","","Bandwidth;Choppers;Circuits;Filters;Frequency;Noise figure;Noise level;Noise reduction;Operational amplifiers;Topology","choppers (circuits);notch filters;operational amplifiers","1.8 to 5.5 V;125 kHz;15 mA;350 kHz;CT signal path;SC notch filter;chopping noise;micropower chopper;operational amplifier;synchronous integration","","0","14","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"A Circuit for Reducing Large Transient Current Effects on Processor Power Grids","Hailu, E.; Boerstler, D.; Miki, K.; Jieming Qi; Wang, M.; Riley, M.","IBM Microelectron., Austin, TX","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","2238","2245","A circuit that reduces power supply transients by controlling the frequency ramp between the initial and final operating frequencies of a microprocessor is presented. This is accomplished by periodically 'masking' clock pulses to incrementally increase or decrease the average clock frequency until the final clock frequency is reached. This circuit is implemented in a 90nm partially-depleted SOI technology","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696285","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696285","","Circuit simulation;Clocks;Energy consumption;Frequency conversion;Multiplexing;Power generation;Power grids;Power supplies;Transistors;Voltage","microprocessor chips;power supplies to apparatus;power supply circuits;silicon-on-insulator","90 nm;clock pulse;frequency ramp control;microprocessor;power supply transients;processor power grid;transient current effect","","12","1","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"IEEE International Soild-State Circuits Conference (ISSCC 2007)","","","Solid-State Circuits, IEEE Journal of","20060724","2006","41","8","1954","1954","Provides notice of upcoming conference events of interest to practitioners and researchers.","0018-9200","","","10.1109/JSSC.2006.881169","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1661770","","","","","","0","","","","","Aug. 2006","","IEEE","IEEE Journals & Magazines"
"IEEE International Soild-State Circuits Conference (ISSCC 2007)","","","Semiconductor Manufacturing, IEEE Transactions on","20060807","2006","19","3","364","364","Provides notice of upcoming conference events of interest to practitioners and researchers.","0894-6507","","","10.1109/TSM.2006.882054","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1668236","","","","","","0","","","","","Aug. 2006","","IEEE","IEEE Journals & Magazines"
"A 1.2V 67mW 4mm<sup>2</sup> mobile ISDB-T tuner in 0.13m CMOS","Yi-Ti Huang; Yang, C.M.; Huang, S.C.; Pan, H.L.; Hung, T.C.","MaxRise, Hsinchu","Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International","20090529","2009","","","124","125,125a","The widespread use of mobile TV applications has been anticipated in the past few years. In Japan ISDB-T mobile TV service was started in 2006 and within less than 2 years, mobile phones with TV function have become mainstream models. The demand for cost-and power-consumption reduction of RF tuners is very high. In particular, RF tuners consume over 80% of the overall power consumption of an ISDB-T 1-segment receiver, which is composed of RF tuner and digital demodulator. In this paper, a ISDB-T 1-segment RF tuner with low noise figure and high adjacent-channel rejection (ACR) is described. The very low power consumption of 67 mW and compact chip size if 4mm<sup>2</sup> are achieved. The tuner operates from a single 1.2 V supply to avoid reliability issues in 0.13mum CMOS, and to simplify the system power supply.","","978-1-4244-3458-9","","10.1109/ISSCC.2009.4977339","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4977339","","Communication standards;Data communication;Digital multimedia broadcasting;Energy consumption;Mobile TV;Mobile handsets;Multiplexing;Power system reliability;Radio frequency;Tuners","CMOS integrated circuits;circuit tuning;low-power electronics;mobile television","CMOS RF tuner;ISDB-T 1-segment RF tuner;adjacent-channel rejection;low noise figure;low power consumption;mobile ISDB-T tuner;mobile TV;power supply;size 0.13 mum","","3","","4","","","8-12 Feb. 2009","","IEEE","IEEE Conference Publications"
"ISSCC 2006 call for papers","","","Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International","20050912","2005","","","643","643","Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers.","0193-6530","0-7803-8904-2","","10.1109/ISSCC.2005.1494137","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1494137","","","","","","0","","","","","10-10 Feb. 2005","","IEEE","IEEE Conference Publications"
"27.4 A 0.8mm<sup>3</sup> 0.68psi single-chip wireless pressure sensor for TPMS applications","Nagaraju, M.B.; Lingley, A.R.; Sridharan, S.; Jingren Gu; Ruby, R.; Otis, B.P.","Univ. of Washington, Seattle, WA, USA","Solid- State Circuits Conference - (ISSCC), 2015 IEEE International","20150319","2015","","","1","3","This work presents a single-chip sub-mm<sup>3</sup> wireless pressure sensor suitable for tire pressure monitoring. The dynamic behavior and safety of an automobile tire is closely dependent on its inflation pressure: maintaining the manufacturer-recommended pressure is essential to prevent tire failure, provide stability, improve fuel efficiency and tire-life, and to reduce C0<sub>2</sub> emissions [1]. Thus, Tire-Pressure Monitoring Systems (TPMS) have become an essential component in modern vehicles, as stipulated by the National Highway Traffic Safety Administration (NHTSA) in 2006. State-of-the-art TPMS systems currently require a pressure sensor, multiple ICs, several external components, and a crystal on a PCB allowing wireless transmission of tire pressure [2] [3]. In this work, we describe a sub-mm<sup>3</sup> fully integrated wireless pressure sensor including a pressure transducer, interface circuitry, integrated timing reference, and a wireless transmitter integrated into a single die.","","978-1-4799-6223-5","","10.1109/ISSCC.2015.7063135","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=7063135","","Film bulk acoustic resonators;Frequency measurement;Frequency shift keying;Oscillators;Sensors;Wireless communication;Wireless sensor networks","air pollution control;condition monitoring;failure analysis;pressure sensors;pressure transducers;road safety;tyres;wireless sensor networks","CO<sub>2</sub> emission reduction;NHTSA;National Highway Traffic Safety Administration;PCB;TPMS applications;automobile tire safety;dynamic behavior;fuel efficiency improvement;inflation pressure;integrated single chip wireless pressure sensor;integrated timing reference;interface circuitry;pressure transducer;stability;tire failure prevention;tire pressure monitoring systems;wireless transmission;wireless transmitter","","0","","","","","22-26 Feb. 2015","","IEEE","IEEE Conference Publications"
"A 28mW Spectrum-Sensing Reconfigurable 20MHz 72dB-SNR 70dB-SNDR DT  ADC for 802.11n/WiMAX Receivers","Malla, P.; Lakdawala, H.; Kornegay, K.; Soumyanath, K.","","Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International","20090304","2008","","","496","631","A reconfigurable power-adaptive DT DeltaSigma ADC for intelligent 802.11n/WiMAX receivers (20 to 2.5MHz per I/Q) is presented. The intent is to replace complex analog baseband circuits with a combination of tunable one-pole filter, anti-alias filter and coarse VGA in Paramesh, J. et al (2006). Blocker filtering, fine variable-gain amplification and variable-BW channel selection are moved to the digital baseband. The SNR is optimized as a function of signal and out-of-band blocker power in Behbahani, F. et al, (2001) by reconfiguring the modulator order into one of 4 modes at constant fs, thereby keeping anti-aliasing unchanged. A 5b flash ADC integrated in the converter is the front end of a simple spectrum analyzer (SSA). Spectrum sensing and reconfigurability are accomplished without compromising ADC performance.","","978-1-4244-2010-0","978-1-4244-2011-7","10.1109/ISSCC.2008.4523274","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4523274","","Added delay;CMOS process;Capacitors;Circuits;Clocks;Feedback;Sampling methods;Signal processing;WiMAX;Wireless LAN","WiMax;amplification;analogue circuits;channel allocation;radio receivers;sigma-delta modulation;spectral analysis;spread spectrum communication","802.11 n/WiMAX receivers;SNDR DT DeltaSigma ADC;analog baseband circuits;anti-alias filter;blocker filtering;coarse VGA;digital baseband;fine variable-gain amplification;flash ADC;intelligent 802.11n/WiMAX receivers;power-adaptive DT DeltaSigma ADC;simple spectrum analyzer;spectrum-sensing reconfigurable SNR;tunable one-pole filter;variable-BW channel selection","","15","1","4","","","3-7 Feb. 2008","","IEEE","IEEE Conference Publications"
"A 1600-pixel Subretinal Chip with DC-free Terminals and 2V Supply Optimized for Long Lifetime and High Stimulation Efficiency","Rothermel, A.; Wieczorek, V.; Liu Liu; Stett, A.; Gerhardt, M.; Harscher, A.; Kibbel, S.","Univ. of Ulm, Ulm","Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International","20090109","2008","","","144","602","Retinal implants are developed to restore visual perception in blind patients. The retina can be stimulated from either side (epiretinal (M. Ortmanns et al., 2007) or subretinal (L. Theogarajan et al., 2006), (E. Zrenner, 2002)). With a subretinal light sensitive chip, the natural optical system of the eye is still used, allowing the patient to intuitively locate objects. The patient was 1 out of 7, who have been implanted in a clinical study in 2006 in Tuebingen, Germany (E. Zrenner et al., 2007). The space beneath the retina is limited. Either just an electrode array is placed there (L. Theogarajan et al., 2006), or a silicon chip thinned to about 70mum, or both. The experiments (E. Zrenner et al., 2007) used a device including a light-sensitive CMOS chip and separate direct stimulation electrodes. The device was connected to an external power supply by a polyimide-ribbon (comparable to (L. Theogarajan et al., 2006), however much longer), forming a flexible connection into the eyeball. Feasibility of the wired supply approach for humans was proven; no perception of the ribbon was reported by the patients. After 5 weeks, all implants were removed, and no damage of the patient's retina was observed.","","978-1-4244-2010-0","978-1-4244-2011-7","10.1109/ISSCC.2008.4523098","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4523098","","Driver circuits;Electrodes;Impedance;Implants;Rectifiers;Retina;Switches;Tin;Variable structure systems;Voltage control","CMOS integrated circuits;electrodes;eye;prosthetics;visual perception","DC-free terminals;blind patients;direct stimulation electrodes;electrode array;external power supply;eye;light-sensitive CMOS chip;natural optical system;polyimide-ribbon;retinal implants;subretinal light sensitive chip;visual perception","","5","","4","","","3-7 Feb. 2008","","IEEE","IEEE Conference Publications"
"A 16 Mfps 165kpixel backside-illuminated CCD","Etoh, T.G.; Nguyen, D.H.; Dao, S.V.T.; Vo, C.L.; Tanaka, M.; Takehara, Kohsei; Okinaka, T.; van Kuijk, H.; Klaassens, W.; Bosiers, J.; Lesser, M.; Ouellette, D.; Maruyama, H.; Hayashida, T.; Arai, T.","Kinki Univ., Higashi-Osaka, Japan","Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International","20110407","2011","","","406","408","In 2002, we reported a CCD image sensor with 260x312 pixels capable of capturing 103 consecutive images at 1,000,000 frames per second (1Mfps). We named the sensor ""ISIS-V2"", for In-situ Storage Image Sensor Version 2.103 memory elements are attached to every pixel; generated image signals were instantly and continuously stored in the in-situ storage without being read out of the sensor. The ultimate high-speed recording was enabled by this parallel recording at all pixels. In 2006, the color version, ISIS-V4, was reported. In 2009, we developed ISIS-V12, a backside-illuminated image sensor mounting the ISIS structure and the CCM, charge-carrier multiplication, on the front side. The CCM is a CCD-specific efficient signal-amplification device. CCM, combined with the BSI structure and cooling, achieved very high sensitivity. The ISIS-V12 was a test sensor intended to prove the technical feasibility of the structure. The maximum frame rate was 250kfps for a charge-handling capacity of Q<sub>max</sub>=10,000e and 1Mfps for a reduced Q<sub>max</sub>. The pixel count was 489x400 pixels. For backside-illuminated (BSI) image sensors, metal wires can be placed on the front surface to increase the frame rate without reducing fill factor or violating uniformity of the pixel configuration. It has been proved by simulations that 100Mfps is achievable by introducing innovative technologies including a special wiring method. We now report on ISIS-V16, developed by incorporating technologies to increase the frame rate with those to achieve very high sensitivity, which was confirmed by evaluation of ISIS-V12.","0193-6530","978-1-61284-303-2","","10.1109/ISSCC.2011.5746372","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5746372","","Charge coupled devices;Choppers;Image sensors;Measurement by laser beam;Photonics;Pixel;Sensitivity","CCD image sensors;high-speed techniques","BSI structure;CCD image sensor;ISIS structure;ISIS-V16;backside-illuminated image sensor;charge-carrier multiplication;charge-handling capacity;cooling;frame rate;high-speed recording;image signal;memory element;metal wire;parallel recording;pixel configuration;pixel count;signal-amplification device;storage image sensor;wiring method","","8","","5","","","20-24 Feb. 2011","","IEEE","IEEE Conference Publications"
"Take the expressway to go greener","Yano, Y.","Renesas Electron., Tokyo, Japan","Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International","20120403","2012","","","24","30","Microelectronics has evolved to save power. In fact, semiconductor technology has been in the lead in the reduction of power consumption, by facilitating energy monitoring, and the controlling and managing of energy consumption. The key product in this advance has been a less-commonly-known semiconductor device called the microcontroller. That the MCU uses very little power was demonstrated for the first time by Renesas in 2006, by operating a low-power MCU from the electricity generated by 4 lemons! Subseqently, in 2011, we succeeded in operating our latest low-power MCU for 3 hours and 45 minutes using one lemon as a power source. Yet, in the future, MCUs must evolve further to save power, in widespread applications including the ""energy harvesting"" environment.","0193-6530","978-1-4673-0376-7","","10.1109/ISSCC.2012.6176866","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=6176866","","Air pollution;Energy harvesting;Green products;Power demand;Protocols;Sensors;Vehicles","energy consumption;energy harvesting;environmental factors;microcontrollers","MCU;energy consumption control;energy consumption management;energy harvesting environment;energy monitoring;microcontroller;microelectronics;power consumption reduction;power saving;semiconductor device;semiconductor technology","","6","","13","","","19-23 Feb. 2012","","IEEE","IEEE Conference Publications"
"A 512GOPS Fully-Programmable Digital Image Processor with full HD 1080p Processing Capabilities","Arakawa, S.; Yamaguchi, Y.; Akui, S.; Fukuda, Y.; Sumi, H.; Hayashi, H.; Igarashi, M.; Ito, K.; Nagano, H.; Imai, M.; Asari, N.","Sony, Tokyo","Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International","20090109","2008","","","312","615","The introduction of high-resolution CMOS image sensors (S. Yoshihara et al., 2006) has encouraged the development of various applications to handle high frame rates, high resolution, and multiple images processed by software. Complicated image processing algorithms used in DSCs and camcorders, which make use of adaptive image processing to deal with the characteristics of scenes and objects, require extensive computational power, as well as low power consumption and increased flexibility. FIESTA is developed to adapt to these markets.","","978-1-4244-2010-0","978-1-4244-2011-7","10.1109/ISSCC.2008.4523182","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4523182","","Bandwidth;Digital images;Energy consumption;High definition video;Leakage current;Logic;Random access memory;Switches;Threshold voltage;Wiring","CMOS image sensors;digital signal processing chips;image processing","CMOS image sensors;FIESTA;adaptive image processing;camcorders;full HD 1080p processing capabilities;fully-programmable digital image processor;image processing algorithms","","16","","4","","","3-7 Feb. 2008","","IEEE","IEEE Conference Publications"
"A CMOS Temperature-to-Digital Converter with an Inaccuracy of  0.5 C (3/spl sigma)from -55 to 125C","van Vroonhoven, C.P.L.; Makinwa, K.A.A.","Delft Univ. of Technol., Delft","Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International","20090304","2008","","","576","637","This paper describes a CMOS temperature-to-digital converter (TDC) based on thermal diffusivity sensing, which is an interesting alternative to conventional band-gap temperature sensors because the thermal diffusivity of bulk silicon is insensitive to process spread. Compared to previous work of Makinwa, K.A.A., et al, (2006), this converter does not require off-chip analog components, operates over a wider temperature range and has a digital output. Furthermore, its output is a much more linear function of temperature. The TDC has an untrimmed device-to-device spread of plusmn0.5degC (3sigma) over the military temperature range (-55 to 125degC).","","978-1-4244-2010-0","978-1-4244-2011-7","10.1109/ISSCC.2008.4523314","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4523314","","Bandwidth;Capacitors;Crosstalk;Electronic packaging thermal management;Frequency;Preamplifiers;Solid state circuits;Temperature distribution;Temperature sensors;Thermal resistance","CMOS analogue integrated circuits;analogue-digital conversion;silicon;temperature sensors;thermal diffusivity","CMOS temperature-to-digital converter;band-gap temperature sensors;bulk silicon;device-to-device spread;off-chip analog components;thermal diffusivity sensing","","9","","5","","","3-7 Feb. 2008","","IEEE","IEEE Conference Publications"
"A New Combined Methodology for Write-Margin Extraction of Advanced SRAM","Gierczynski, N.; Borot, B.; Planes, N.; Brut, H.","NXP Semicond., Crolles","Microelectronic Test Structures, 2007. ICMTS '07. IEEE International Conference on","20070625","2007","","","97","100","As SRAM integration scheme becomes more and more aggressive in term of development time, supply voltage and geometric dimension, parameter extraction techniques need to be continuously upgraded to ensure the best support for technology development. An innovative approach for write-margin extraction has recently been published at the ISSCC'2006 conference. This approach makes use of test structure giving access to internal node. Here, this approach is evaluated through our 65 nm process and it is shown that the layout and probing of the innovative test structure induces a write delay. As a consequence an adaptation of this innovative methodology is proposed. The new combined solution gives promising results, in terms of accuracy and spread, to better follow the process development of advanced SRAM.","","1-4244-0781-8","1-4244-0781-8","10.1109/ICMTS.2007.374463","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4252413","Electrical Characterization;Methodology;SRAM;Write-Margin","Data mining;Delay;MOS devices;Microelectronics;Parameter extraction;Random access memory;Semiconductor device noise;Semiconductor device testing;Threshold voltage;Writing","SRAM chips","SRAM integration scheme;electrical characterization;innovative test structure;internal node access;parameter extraction technique;size 65 nm;write delay;write-margin extraction","","13","","3","","","19-22 March 2007","","IEEE","IEEE Conference Publications"
"A 16Gb 3b/ Cell NAND Flash Memory in 56nm with 8MB/s Write Rate","Yan Li; Seungpil Lee; Yupin Fong; Feng Pan; Tien-Chien Kuo; Jong Park; Samaddar, T.; Hao Nguyen; Man Mui; Khin Htoo; Kamei, T.; Higashitani, M.; Yero, E.; Gyuwan Kwon; Kliza, P.; Jun Wan; Kaneko, T.; Maejima, H.; Shiga, H.; Hamada, M.; Fujita, N.; Kanebako, K.; Tarn, E.; Koh, A.; Lu, I.; Kuo, C.; Trung Pham; Huynh, J.; Qui Nguyen; Chibvongodze, H.; Watanabe, M.; Oowada, K.; Shah, G.; Byungki Woo; Ray Gao; Chan, J.; Lan, J.; Hong, P.; Liping Peng; Das, D.; Ghosh, D.; Kalluru, V.; Kulkarni, S.; Cernea, R.; Huynh, S.; Pantelakis, D.; Chi-Ming Wang; Quader, K.","SanDisk, Milpitas, CA","Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International","20090305","2008","","","506","632","We present an 8 MB/s 3-bit per cell (D3) NAND flash memory that uses the same number of ECC bytes as 2-bit per cell (D2) NAND. Since no extra columns are added in D3 devices, the 16 Gb D3 chip in this paper achieves 0.112 Gb/mm<sup>2</sup> compared to 0.079 Gb/mm<sup>2</sup> on D2 chips, as previously reported (K. Takeuchi et al.,2006). This is a 41% improvement in Gb/mm<sup>2</sup> and a 20% gain in overall die-size.","","978-1-4244-2010-0","978-1-4244-2011-7","10.1109/ISSCC.2008.4523279","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4523279","","Atherosclerosis;Circuit noise;Clocks;Decoding;Noise reduction;Nonvolatile memory;Resistors;Routing;Variable structure systems;Voltage","NAND circuits;flash memories","NAND flash memory;memory arrays;memory size 16 GByte;sense amplifiers;size 56 nm;word length 3 bit;write rate performance","","5","","2","","","3-7 Feb. 2008","","IEEE","IEEE Conference Publications"
"CMOS optical 4-PAM VCSEL driver with modal-dispersion equalizer for 10Gb/s 500m MMF transmission","Watanabe, D.; Ono, A.; Okayasu, T.","Advantest, Gunma, Japan","Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International","20090529","2009","","","106","107,107a","Data communication over 300 m of distance, such as Ethernet standards, where the required data rate per channel reaches 10 Gb/s or more, demand optical transmission. Vertical-cavity surface-emitting laser (VCSEL) and multimode optical fiber (MMF) are usually used in such optical transmission systems, because they offer several advantages such as ease of assembly and optical alignment for cost reduction. The modulation frequency of commercial VCSEL devices is limited to approximately 10 GHz. To overcome this limitation, solutions have been reported by Palermo et al. (2006, 2007). However, these papers merely describe that the modulation frequency of VCSEL can be extended by equalization. On the other hand, the transmission performance of MMF is generally defined by the product of transmission distance and modulation frequency. In a commercial graded-index (Gl) MMF, the transmission performance stays about 500 MHz-km due to modal dispersion. In the case of 10 Gb/s data transmission, the required bandwidth for transmission medium is 10 GHz or more. Therefore, when using these commercial Gl MMF, the transmission distance will be limited to 50 m. Thus, when several hundred meters of transmission is achieved using MMF, the modal dispersion of MMF becomes a rather predominant transmission bottleneck than the use of VCSEL. To overcome this bottleneck, a 4-PAM VCSEL driver with an equalization scheme to compensate the modal dispersion of MMF is described in this paper. The driver is fabricated in 90 nm CMOS and achives 10 Gb/s 500 m 4-PAM transmission using conventional MMF having a 500 MHz-km of transmission bandwidth. Using this driver, the transmission distance with 10 Gb/s is extended by 10times (5 GHz-km).","","978-1-4244-3458-9","","10.1109/ISSCC.2009.4977330","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4977330","","Bandwidth;Communication standards;Data communication;Equalizers;Ethernet networks;Fiber lasers;Frequency modulation;Optical fiber dispersion;Optical modulation;Vertical cavity surface emitting lasers","CMOS integrated circuits;data communication equipment;driver circuits;equalisers;gradient index optics;integrated optoelectronics;optical fibre communication;optical fibre dispersion;optical modulation;pulse amplitude modulation;surface emitting lasers","CMOS optical 4-PAM VCSEL driver fabrication;MMF transmission;bit rate 10 Gbit/s;data communication;data transmission;distance 500 m;equalization scheme;graded-index MMF;modal dispersion;modal-dispersion equalizer;multimode optical fiber;optical transmission system;pulse amplitude modulation;size 90 nm;vertical-cavity surface-emitting laser","","2","","6","","","8-12 Feb. 2009","","IEEE","IEEE Conference Publications"
"SE5 Highlights of IEDM 2006","Theuwissen, Albert; Perea, Ernesto","DALSA, Eindhoven, The Netherlands","Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International","20070618","2007","","","","","Presents a synopsis of panel discussion topics from the conference proceedings.","0193-6530","1-4244-0852-0","","10.1109/ISSCC.2007.373449","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4242420","","Bridge circuits;Dielectric substrates;Microelectronics;Paper technology;Solid state circuits;Space technology","","","","0","","","","","11-15 Feb. 2007","","IEEE","IEEE Conference Publications"
"A 34MB/s-Program-Throughput 16Gb MLC NAND with All-Bitline Architecture in 56nm","Cernea, R.; Long Pham; Moogat, F.; Siu Chan; Binh Le; Yan Li; Shouchang Tsao; Tai-Yuan Tseng; Khanh Nguyen; Li, J.; Jayson Hu; Jong Park; Hsu, C.; Fanglin Zhang; Kamei, T.; Nasu, H.; Kliza, P.; Khin Htoo; Lutze, J.; Yingda Dong; Higashitani, M.; Junhui Yang; Hung-Szu Lin; Sakhamuri, V.; Li, A.; Feng Pan; Yadala, S.; Taigor, S.; Pradhan, K.; Lan, J.; Chan, J.; Abe, T.; Fukuda, Y.; Mukai, H.; Kawakami, K.; Liang, C.; Ip, T.; Shu-Fen Chang; Lakshmipathi, J.; Huynh, S.; Pantelakis, D.; Mofidi, M.; Quader, K.","SanDisk Corp., Milpitas, CA","Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International","20090304","2008","","","420","624","In the diverse world of NAND flash applications, higher storage capacity is not the only imperative. Increasingly, performance is a differentiating factor and is also a way of creating new markets or expanding existing markets. While conventional memory uses, for actual operations, every other cell along a selected word line (WL) (Takeuchi, 2006), this design simultaneously exercises them all. A performance improvement of at least 100% is derived from this all-bitline (ABL) architecture relative to conventional chips. Additional techniques push performance to even higher levels.","","978-1-4244-2010-0","978-1-4244-2011-7","10.1109/ISSCC.2008.4523236","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4523236","","Circuits;Decoding;Diodes;Latches;Logic;MOS devices;MOSFETs;Nonvolatile memory;Switches;Voltage","NAND circuits;flash memories;memory architecture","ABL architecture;MLC NAND;NAND flash;all-bitline architecture;bit rate 34 Mbit/s;size 56 nm;word line","","5","3","2","","","3-7 Feb. 2008","","IEEE","IEEE Conference Publications"
"A Fully-Integrated UHF Receiver with Multi-Resolution Spectrum-Sensing (MRSS) Functionality for IEEE 802.22 Cognitive-Radio Applications","Jongmin Park; Taejoong Song; Joonhoi Hur; Sang Min Lee; Jungki Choi; Kihong Kim; Jungsuk Lee; Kyutae Lim; Chang-Ho Lee; Haksun Kim; Laskar, J.","Georgia Inst. of Technol., Atlanta, GA","Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International","20090304","2008","","","526","633","Recently, cognitive radio (CR) technology has been proposed as a way of increasing spectrum utilization efficiency. A CR system seeks to use the unoccupied spectrum segments by sensing the spectrum before transmitting to preserve the rights of privileged primary users (Haykin, 2006). IEEE 802.22 is the working group on wireless regional area network (WRAN) for the license-exempt use of the U.S. TV broadcasting band. Such use requires that new transceivers possess CR functionality. A fully-integrated CMOS receiver is presented with a CR spectrum-sensing functionality of arbitrary detection bandwidth over the UHF band. This capability is called multi-resolution spectrum sensing (MRSS).","","978-1-4244-2010-0","978-1-4244-2011-7","10.1109/ISSCC.2008.4523289","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4523289","","","CMOS integrated circuits;IEEE standards;cognitive radio;radio receivers;television broadcasting","CMOS receiver;IEEE 802.22;UHF receiver;USA TV broadcasting band;cognitive radio;multiresolution spectrum sensing;unoccupied spectrum segments;wireless regional area network","","4","","5","","","3-7 Feb. 2008","","IEEE","IEEE Conference Publications"
