
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher Initialized
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 3642289 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284431 heartbeat IPC: 2.74564 cumulative IPC: 2.74558 (Simulation time: 0 hr 1 min 8 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 1 min 25 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 15387903 heartbeat IPC: 1.23404 cumulative IPC: 0.795873 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 27978825 heartbeat IPC: 0.794223 cumulative IPC: 0.794772 (Simulation time: 0 hr 3 min 2 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 40561643 heartbeat IPC: 0.794735 cumulative IPC: 0.794757 (Simulation time: 0 hr 4 min 9 sec) 
Finished CPU 0 instructions: 25000001 cycles: 31456155 cumulative IPC: 0.794757 (Simulation time: 0 hr 4 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.794757 instructions: 25000001 cycles: 31456155
cpu0_DTLB TOTAL     ACCESS:    8021226  HIT:    7992571  MISS:      28655
cpu0_DTLB LOAD      ACCESS:    7453130  HIT:    7429375  MISS:      23755
cpu0_DTLB RFO       ACCESS:     568096  HIT:     563196  MISS:       4900
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 74.5813 cycles
cpu0_ITLB TOTAL     ACCESS:    2219058  HIT:    2219058  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2219058  HIT:    2219058  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      28655  HIT:      21231  MISS:       7424
cpu0_STLB LOAD      ACCESS:      23755  HIT:      16521  MISS:       7234
cpu0_STLB RFO       ACCESS:       4900  HIT:       4710  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 252.414 cycles
cpu0_L1D TOTAL     ACCESS:    8337555  HIT:    7834472  MISS:     503083
cpu0_L1D LOAD      ACCESS:    6894479  HIT:    6406847  MISS:     487632
cpu0_L1D RFO       ACCESS:    1367061  HIT:    1354880  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:      68591  HIT:      65858  MISS:       2733
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6887  MISS:        537
cpu0_L1D PREFETCH  REQUESTED:     187749  ISSUED:      68744  USEFUL:       2495  USELESS:        236
cpu0_L1D AVERAGE MISS LATENCY: 207.114 cycles
cpu0_L2C TOTAL     ACCESS:    1174715  HIT:     699410  MISS:     475305
cpu0_L2C LOAD      ACCESS:     487632  HIT:     302592  MISS:     185040
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     661999  HIT:     383948  MISS:     278051
cpu0_L2C WRITEBACK ACCESS:      12366  HIT:      12366  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        537  HIT:        504  MISS:         33
cpu0_L2C PREFETCH  REQUESTED:    1071073  ISSUED:    1025087  USEFUL:     406537  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 517.712 cycles
LLC TOTAL     ACCESS:     571850  HIT:      96724  MISS:     475126
LLC LOAD      ACCESS:      56469  HIT:      18675  MISS:      37794
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     490954  HIT:      65825  MISS:     425129
LLC WRITEBACK ACCESS:      12213  HIT:      12211  MISS:          2
LLC TRANSLATION ACCESS:         33  HIT:         13  MISS:         20
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 923.245 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2251  ROW_BUFFER_MISS:     472873
 DBUS AVG_CONGESTED_CYCLE:    3.99253
 WQ ROW_BUFFER_HIT:       3307  ROW_BUFFER_MISS:       9115  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 291.426
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

