<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="vgaPong.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/pixel_clock.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="pixel_clock.vhd">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="pixel_clock.vhi"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="pixel_clock_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_testingtb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_testingtb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_testingtb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_testingtb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_vga_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_vga_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vgaPong.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vgaPong.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vgaPong.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vgaPong.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vgaPong.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vgaPong.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vgaPong.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vgaPong.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vgaPong.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vgaPong.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vgaPong.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vgaPong.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vgaPong.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vgaPong.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vgaPong.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vgaPong.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vgaPong.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vgaPong.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="vgaPong.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vgaPong.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vgaPong.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vgaPong_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vgaPong_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vgaPong_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vgaPong_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vgaPong_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vgaPong_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vgaPong_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vgaPong_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vgaPong_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vgaPong_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vgaPong_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vgaPong_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vgaPong_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vgaPong_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vgaPong_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vgaPong_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vgaPong_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vgaPong_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="vga_clk.vhi"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="vga_clk_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="vga_clock.vhi"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="vga_clock_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vgapong.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vgapong.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vgapong.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1377486240" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1377486240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1377627384" xil_pn:in_ck="-7131102716561840898" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1377627384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="tb_testingtb.vhd"/>
      <outfile xil_pn:name="tb_vga.vhd"/>
      <outfile xil_pn:name="vgaPong.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1377626932" xil_pn:in_ck="2981857743350513882" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="675755111701148127" xil_pn:start_ts="1377626932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="pixel_clock.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1377626750" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6101849741549211231" xil_pn:start_ts="1377626750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1377486240" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3904427680293709228" xil_pn:start_ts="1377486240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1377627384" xil_pn:in_ck="4808573420475643995" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1377627384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="pixel_clock.vhd"/>
      <outfile xil_pn:name="tb_testingtb.vhd"/>
      <outfile xil_pn:name="tb_vga.vhd"/>
      <outfile xil_pn:name="vgaPong.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1377627392" xil_pn:in_ck="4808573420475643995" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8835921343724458752" xil_pn:start_ts="1377627384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_testingtb_beh.prj"/>
      <outfile xil_pn:name="tb_testingtb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1377627392" xil_pn:in_ck="-4225196418987770469" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5547803352893084371" xil_pn:start_ts="1377627392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_testingtb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1377611890" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1377611887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1377611890" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6794566070356594839" xil_pn:start_ts="1377611890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1377611890" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3904427680293709228" xil_pn:start_ts="1377611890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1377611890" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1377611890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1377626871" xil_pn:in_ck="2981857743350513882" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4600503259399340523" xil_pn:start_ts="1377626871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="pixel_clock.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1377611892" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297138737980" xil_pn:start_ts="1377611892">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1377611892" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8118891901631883362" xil_pn:start_ts="1377611892">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1377708127" xil_pn:in_ck="-9162098423587332353" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3307582067498343377" xil_pn:start_ts="1377708109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vgaPong.lso"/>
      <outfile xil_pn:name="vgaPong.ngc"/>
      <outfile xil_pn:name="vgaPong.ngr"/>
      <outfile xil_pn:name="vgaPong.prj"/>
      <outfile xil_pn:name="vgaPong.stx"/>
      <outfile xil_pn:name="vgaPong.syr"/>
      <outfile xil_pn:name="vgaPong.xst"/>
      <outfile xil_pn:name="vgaPong_stx_beh.prj"/>
      <outfile xil_pn:name="vgaPong_vhdl.prj"/>
      <outfile xil_pn:name="vgaPong_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1377630005" xil_pn:in_ck="2165021130473318395" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7488062837786996566" xil_pn:start_ts="1377630005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1377708134" xil_pn:in_ck="4309861110269993171" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8475194350625388705" xil_pn:start_ts="1377708127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vgaPong.bld"/>
      <outfile xil_pn:name="vgaPong.ngd"/>
      <outfile xil_pn:name="vgaPong_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1377708141" xil_pn:in_ck="4309861110269993172" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="2842458847540838050" xil_pn:start_ts="1377708134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vgaPong.pcf"/>
      <outfile xil_pn:name="vgaPong_map.map"/>
      <outfile xil_pn:name="vgaPong_map.mrp"/>
      <outfile xil_pn:name="vgaPong_map.ncd"/>
      <outfile xil_pn:name="vgaPong_map.ngm"/>
      <outfile xil_pn:name="vgaPong_map.xrpt"/>
      <outfile xil_pn:name="vgaPong_summary.xml"/>
      <outfile xil_pn:name="vgaPong_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1377708161" xil_pn:in_ck="4736787439642409453" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1377708141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vgaPong.ncd"/>
      <outfile xil_pn:name="vgaPong.pad"/>
      <outfile xil_pn:name="vgaPong.par"/>
      <outfile xil_pn:name="vgaPong.ptwx"/>
      <outfile xil_pn:name="vgaPong.unroutes"/>
      <outfile xil_pn:name="vgaPong.xpi"/>
      <outfile xil_pn:name="vgaPong_pad.csv"/>
      <outfile xil_pn:name="vgaPong_pad.txt"/>
      <outfile xil_pn:name="vgaPong_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1377708173" xil_pn:in_ck="185646682047777589" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1377708161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vgaPong.ut"/>
      <outfile xil_pn:name="vgapong.bgn"/>
      <outfile xil_pn:name="vgapong.bit"/>
      <outfile xil_pn:name="vgapong.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1377669197" xil_pn:in_ck="185648045837939999" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1377669194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1377708161" xil_pn:in_ck="4309861110269993040" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1377708156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vgaPong.twr"/>
      <outfile xil_pn:name="vgaPong.twx"/>
    </transform>
  </transforms>

</generated_project>
