
;; Function BUF_init (BUF_init, funcdef_no=0, decl_uid=5700, cgraph_uid=1, symbol_order=0)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Adding REG_EQUIV to insn 31 for source of insn 9
Adding REG_EQUIV to insn 4 for source of insn 25
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119 uninteresting
Reg 121: local to bb 2 def dominates all uses has unique first use
Reg 116: local to bb 2 def dominates all uses has unique first use
Ignoring reg 115, has equiv memory
Ignoring reg 120, has equiv memory
Ignoring reg 116 with equiv init insn
Found def insn 32 for 121 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 25 (nil))
init_insns for 116: (insn_list:REG_DEP_TRUE 16 (nil))
init_insns for 120: (insn_list:REG_DEP_TRUE 9 (nil))

Pass 1 for finding pseudo/allocno costs

    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:105000,105000 VFP_LO_REGS:105000,105000 ALL_REGS:105000,105000 MEM:70000,70000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a2(r116,l0) costs: LO_REGS:0,0 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:6000,6000 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:60000,60000 MEM:40000,40000
  a3(r120,l0) costs: LO_REGS:2000,2000 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a4(r121,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a5(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 25(l0): point = 0
   Insn 23(l0): point = 2
   Insn 20(l0): point = 4
   Insn 17(l0): point = 6
   Insn 11(l0): point = 8
   Insn 9(l0): point = 10
   Insn 31(l0): point = 12
   Insn 4(l0): point = 14
   Insn 16(l0): point = 16
   Insn 32(l0): point = 18
   Insn 2(l0): point = 20
   Insn 30(l0): point = 22
 a0(r113): [1..20]
 a1(r115): [1..14]
 a2(r116): [3..16]
 a3(r120): [11..12]
 a4(r121): [15..18]
 a5(r119): [21..22]
Compressing live ranges: from 25 to 6 - 24%
Ranges after the compression:
 a0(r113): [0..3]
 a1(r115): [0..1]
 a2(r116): [0..3]
 a3(r120): [0..1]
 a4(r121): [2..3]
 a5(r119): [4..5]
+++Allocating 40 bytes for conflict table (uncompressed size 48)
;; a0(r113,l0) conflicts: a1(r115,l0) a3(r120,l0) a2(r116,l0) a4(r121,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a1(r115,l0) conflicts: a3(r120,l0) a0(r113,l0) a2(r116,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a2(r116,l0) conflicts: a1(r115,l0) a3(r120,l0) a0(r113,l0) a4(r121,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a3(r120,l0) conflicts: a1(r115,l0) a0(r113,l0) a2(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r121,l0) conflicts: a0(r113,l0) a2(r116,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a5(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r113)<->a5(r119)@1000:move
  cp1:a1(r115)<->a4(r121)@1000:move
  pref0:a5(r119)<-hr0@2000
  pref1:a4(r121)<-hr2@2000
  pref2:a3(r120)<-hr1@2000
  regions=1, blocks=3, points=6
    allocnos=6 (big 0), copies=2, conflicts=0, ranges=6

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r116 3r120 4r121 5r119
    modified regnos: 113 115 116 119 120 121
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@116000
          2:( 0 2-12 14)@256000
            3:( 0 3-12 14)@256000
      Allocno a0r113 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a2r116 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a3r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a4r121 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Allocno a5r119 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Forming thread by copy 0:a0r113-a5r119 (freq=1000):
        Result (freq=9000): a0r113(7000) a5r119(2000)
      Forming thread by copy 1:a1r115-a4r121 (freq=1000):
        Result (freq=5000): a1r115(3000) a4r121(2000)
      Pushing a3(r120,l0)(cost 0)
      Pushing a2(r116,l0)(cost 0)
      Pushing a4(r121,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Pushing a5(r119,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 0
      Popping a5(r119,l0)  -- assign reg 0
      Popping a1(r115,l0)  -- assign reg 2
      Popping a4(r121,l0)  -- assign reg 2
      Popping a2(r116,l0)  -- assign reg 3
      Popping a3(r120,l0)  -- assign reg 1
Disposition:
    0:r113 l0     0    1:r115 l0     2    2:r116 l0     3    5:r119 l0     0
    3:r120 l0     1    4:r121 l0     2
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


BUF_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,7u,2e} r115={1d,2u} r116={1d,3u} r119={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 58{31d,25u,2e} in 23{23 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 5 2 NOTE_INSN_DELETED)
(note 5 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 30 2 (debug_marker) "../System/buf.c":36:2 -1
     (nil))
(insn 30 8 2 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":34:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 2 30 32 2 (set (reg/v/f:SI 113 [ buf_handle ])
        (reg:SI 119)) "../System/buf.c":34:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 32 2 16 2 (set (reg:SI 121)
        (reg:SI 2 r2 [ buf_length ])) "../System/buf.c":34:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ buf_length ])
        (nil)))
(insn 16 32 4 2 (set (reg:SI 116)
        (const_int 0 [0])) "../System/buf.c":47:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 4 16 31 2 (set (reg/v:SI 115 [ buf_length ])
        (reg:SI 121)) "../System/buf.c":34:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 113 [ buf_handle ])
                    (const_int 20 [0x14])) [1 buf_handle_2(D)->free_size+0 S4 A32])
            (nil))))
(insn 31 4 9 2 (set (reg:SI 120)
        (reg:SI 1 r1 [ buffer_ptr ])) "../System/buf.c":34:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ buffer_ptr ])
        (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 113 [ buf_handle ]) [3 buf_handle_2(D)->buffer+0 S4 A32])
            (nil))))
(insn 9 31 10 2 (set (mem/f:SI (reg/v/f:SI 113 [ buf_handle ]) [3 buf_handle_2(D)->buffer+0 S4 A32])
        (reg:SI 120)) "../System/buf.c":36:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(debug_insn 10 9 11 2 (debug_marker) "../System/buf.c":37:2 -1
     (nil))
(insn 11 10 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_2(D)->length+0 S4 A32])
        (reg/v:SI 115 [ buf_length ])) "../System/buf.c":37:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI buf_handle (reg/v/f:SI 113 [ buf_handle ])) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../System/buf.c":45:18 -1
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_2(D)->front+0 S4 A32])
        (reg:SI 116)) "../System/buf.c":47:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../System/buf.c":48:2 -1
     (nil))
(insn 20 18 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_2(D)->rear+0 S4 A32])
        (reg:SI 116)) "../System/buf.c":48:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 23 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(insn 23 21 24 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_2(D)->data_size+0 S4 A32])
        (reg:SI 116)) "../System/buf.c":49:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(debug_insn 24 23 25 2 (debug_marker) "../System/buf.c":50:2 -1
     (nil))
(insn 25 24 26 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_2(D)->free_size+0 S4 A32])
        (reg/v:SI 115 [ buf_length ])) "../System/buf.c":50:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ buf_length ])
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ buf_handle ])
            (nil))))
(debug_insn 26 25 27 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(debug_insn 27 26 33 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":41:2 -1
     (nil))
(note 33 27 0 NOTE_INSN_DELETED)

;; Function BUF_flush (BUF_flush, funcdef_no=1, decl_uid=5702, cgraph_uid=2, symbol_order=1)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 121 uninteresting
Reg 116: local to bb 2 def dominates all uses has unique first use
Ignoring reg 119, has equiv memory
Ignoring reg 116 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 116: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 119: (insn_list:REG_DEP_TRUE 16 (nil))

Pass 1 for finding pseudo/allocno costs

    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: LO_REGS:2000,2000 HI_REGS:10000,10000 CALLER_SAVE_REGS:10000,10000 EVEN_REG:10000,10000 GENERAL_REGS:8000,8000 VFP_D0_D7_REGS:90000,90000 VFP_LO_REGS:90000,90000 ALL_REGS:75000,75000 MEM:60000,60000
  a1(r115,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:105000,105000 VFP_LO_REGS:105000,105000 ALL_REGS:105000,105000 MEM:70000,70000
  a2(r119,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a3(r121,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 24(l0): point = 0
   Insn 23(l0): point = 2
   Insn 17(l0): point = 4
   Insn 14(l0): point = 6
   Insn 11(l0): point = 8
   Insn 8(l0): point = 10
   Insn 16(l0): point = 12
   Insn 7(l0): point = 14
   Insn 2(l0): point = 16
   Insn 26(l0): point = 18
 a0(r116): [3..14]
 a1(r115): [5..16]
 a2(r119): [5..12]
 a3(r121): [17..18]
Compressing live ranges: from 21 to 4 - 19%
Ranges after the compression:
 a0(r116): [0..1]
 a1(r115): [0..1]
 a2(r119): [0..1]
 a3(r121): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r116,l0) conflicts: a1(r115,l0) a2(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r115,l0) conflicts: a0(r116,l0) a2(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r119,l0) conflicts: a0(r116,l0) a1(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r121,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a3(r121)@1000:move
  pref0:a3(r121)<-hr0@2000
  pref1:a0(r116)<-hr0@2000
  regions=1, blocks=3, points=4
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r116 1r115 2r119 3r121
    modified regnos: 115 116 119 121
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@380000
          2:( 0-7)@0
      Allocno a0r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r119 of LO_REGS(8) has 8 avail. regs  0-7, node:  0-7 (confl regs =  8-106)
      Allocno a3r121 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a1r115-a3r121 (freq=1000):
        Result (freq=8000): a1r115(6000) a3r121(2000)
      Pushing a2(r119,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Pushing a3(r121,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 0
      Popping a3(r121,l0)  -- assign reg 0
      Popping a0(r116,l0)  -- assign reg 3
      Popping a2(r119,l0)  -- assign reg 2
Disposition:
    1:r115 l0     0    0:r116 l0     3    2:r119 l0     2    3:r121 l0     0
New iteration of spill/restore move
+++Costs: overall -26000, reg -26000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


BUF_flush

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r115={1d,5u,1e} r116={1d,4u} r119={1d,1u} r121={1d,1u} 
;;    total ref usage 52{30d,21u,1e} in 15{15 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 26 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(insn 26 6 2 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":46:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 2 26 7 2 (set (reg/v/f:SI 115 [ buf_handle ])
        (reg:SI 121)) "../System/buf.c":46:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 7 2 16 2 (set (reg:SI 116)
        (const_int 0 [0])) "../System/buf.c":47:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 16 7 8 2 (set (reg:SI 119 [ buf_handle_3(D)->length ])
        (mem:SI (plus:SI (reg/v/f:SI 115 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_3(D)->length+0 S4 A32])) "../System/buf.c":50:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 115 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_3(D)->length+0 S4 A32])
        (nil)))
(insn 8 16 9 2 (set (mem:SI (plus:SI (reg/v/f:SI 115 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_3(D)->front+0 S4 A32])
        (reg:SI 116)) "../System/buf.c":47:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../System/buf.c":48:2 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 115 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_3(D)->rear+0 S4 A32])
        (reg:SI 116)) "../System/buf.c":48:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 115 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_3(D)->data_size+0 S4 A32])
        (reg:SI 116)) "../System/buf.c":49:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../System/buf.c":50:2 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 115 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_3(D)->free_size+0 S4 A32])
        (reg:SI 119 [ buf_handle_3(D)->length ])) "../System/buf.c":50:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ buf_handle_3(D)->length ])
        (expr_list:REG_DEAD (reg/v/f:SI 115 [ buf_handle ])
            (nil))))
(debug_insn 18 17 23 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(insn 23 18 24 2 (set (reg/i:SI 0 r0)
        (reg:SI 116)) "../System/buf.c":53:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 24 23 27 2 (use (reg/i:SI 0 r0)) "../System/buf.c":53:1 -1
     (nil))
(note 27 24 0 NOTE_INSN_DELETED)

;; Function BUF_store_byte (BUF_store_byte, funcdef_no=2, decl_uid=5705, cgraph_uid=3, symbol_order=2)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;; 2 succs { 9 3 }
;; 3 succs { 4 5 }
;; 4 succs { 8 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
Adding REG_EQUIV to insn 60 for source of insn 61
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 136 uninteresting
Reg 137: local to bb 2 def dominates all uses has unique first use
Reg 114: def dominates all uses has unique first use
Reg 124: def dominates all uses has unique first use
Ignoring reg 127, has equiv memory
Reg 128 uninteresting
Ignoring reg 129, has equiv memory
Ignoring reg 132, has equiv memory
Ignoring reg 134, has equiv memory
Reg 131: local to bb 8 def dominates all uses has unique first use
Ignoring reg 133, has equiv memory
Reg 114 not local to one basic block
Reg 124 not local to one basic block
Examining insn 56, def for 131
  found unusable input reg 132.
Found def insn 80 for 137 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;; 2 succs { 9 3 }
;; 3 succs { 4 5 }
;; 4 succs { 8 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 127: (insn_list:REG_DEP_TRUE 31 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 43 (nil))
init_insns for 129: (insn_list:REG_DEP_TRUE 51 (nil))
init_insns for 132: (insn_list:REG_DEP_TRUE 55 (nil))
init_insns for 133: (insn_list:REG_DEP_TRUE 61 (nil))
init_insns for 134: (insn_list:REG_DEP_TRUE 59 (nil))

Pass 1 for finding pseudo/allocno costs

    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r122,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:123750,123750 VFP_LO_REGS:123750,123750 ALL_REGS:123750,123750 MEM:82500,82500
  a2(r133,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a3(r131,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a4(r134,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:0,0
  a5(r132,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:0,0
  a6(r113,l0) costs: LO_REGS:0,0 HI_REGS:4250,4250 CALLER_SAVE_REGS:4250,4250 EVEN_REG:4250,4250 GENERAL_REGS:4250,4250 VFP_D0_D7_REGS:63750,63750 VFP_LO_REGS:63750,63750 ALL_REGS:63750,63750 MEM:42500,42500
  a7(r129,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:0,0
  a8(r124,l0) costs: GENERAL_REGS:0,0 MEM:15000,15000
  a9(r128,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a10(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:33750,33750 VFP_LO_REGS:33750,33750 ALL_REGS:33750,33750 MEM:22500,22500
  a11(r127,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:0,0
  a12(r137,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a13(r136,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 72(l0): point = 0
   Insn 71(l0): point = 2
   Insn 7(l0): point = 5
   Insn 85(l0): point = 8
   Insn 61(l0): point = 10
   Insn 57(l0): point = 12
   Insn 60(l0): point = 14
   Insn 56(l0): point = 16
   Insn 59(l0): point = 18
   Insn 55(l0): point = 20
   Insn 53(l0): point = 22
   Insn 6(l0): point = 24
   Insn 51(l0): point = 26
   Insn 5(l0): point = 29
   Insn 44(l0): point = 31
   Insn 43(l0): point = 33
   Insn 83(l0): point = 36
   Insn 37(l0): point = 38
   Insn 35(l0): point = 41
   Insn 34(l0): point = 43
   Insn 32(l0): point = 45
   Insn 31(l0): point = 47
   Insn 81(l0): point = 50
   Insn 25(l0): point = 52
   Insn 22(l0): point = 54
   Insn 18(l0): point = 57
   Insn 14(l0): point = 60
   Insn 13(l0): point = 62
   Insn 3(l0): point = 64
   Insn 12(l0): point = 66
   Insn 11(l0): point = 68
   Insn 80(l0): point = 70
   Insn 2(l0): point = 72
   Insn 79(l0): point = 74
 a0(r122): [8..24] [3..5]
 a1(r123): [11..72]
 a2(r133): [11..14]
 a3(r131): [13..16]
 a4(r134): [15..18]
 a5(r132): [17..20]
 a6(r113): [50..68] [36..45] [23..29]
 a7(r129): [23..26]
 a8(r124): [23..64]
 a9(r128): [30..33]
 a10(r114): [57..66] [44..49]
 a11(r127): [46..47]
 a12(r137): [65..70]
 a13(r136): [73..74]
Compressing live ranges: from 77 to 22 - 28%
Ranges after the compression:
 a0(r122): [0..9]
 a1(r123): [2..19]
 a2(r133): [2..3]
 a3(r131): [2..5]
 a4(r134): [4..7]
 a5(r132): [6..7]
 a6(r113): [16..19] [12..13] [8..9]
 a7(r129): [8..9]
 a8(r124): [8..17]
 a9(r128): [10..11]
 a10(r114): [12..19]
 a11(r127): [14..15]
 a12(r137): [18..19]
 a13(r136): [20..21]
+++Allocating 104 bytes for conflict table (uncompressed size 112)
;; a0(r122,l0) conflicts: a2(r133,l0) a3(r131,l0) a1(r123,l0) a4(r134,l0) a5(r132,l0) a7(r129,l0) a8(r124,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r123,l0) conflicts: a0(r122,l0) a2(r133,l0) a3(r131,l0) a4(r134,l0) a5(r132,l0) a7(r129,l0) a8(r124,l0) a6(r113,l0) a9(r128,l0) a10(r114,l0) a11(r127,l0) a12(r137,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a2(r133,l0) conflicts: a0(r122,l0) a3(r131,l0) a1(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r131,l0) conflicts: a0(r122,l0) a2(r133,l0) a1(r123,l0) a4(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r134,l0) conflicts: a0(r122,l0) a3(r131,l0) a1(r123,l0) a5(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r132,l0) conflicts: a0(r122,l0) a1(r123,l0) a4(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r113,l0) conflicts: a0(r122,l0) a1(r123,l0) a7(r129,l0) a8(r124,l0) a10(r114,l0) a12(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r129,l0) conflicts: a0(r122,l0) a1(r123,l0) a8(r124,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r124,l0) conflicts: a0(r122,l0) a1(r123,l0) a7(r129,l0) a6(r113,l0) a9(r128,l0) a10(r114,l0) a11(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r128,l0) conflicts: a1(r123,l0) a8(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r114,l0) conflicts: a1(r123,l0) a8(r124,l0) a6(r113,l0) a11(r127,l0) a12(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r127,l0) conflicts: a1(r123,l0) a8(r124,l0) a10(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r137,l0) conflicts: a1(r123,l0) a6(r113,l0) a10(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r136,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r131)<->a5(r132)@62:shuffle
  cp1:a2(r133)<->a4(r134)@62:shuffle
  cp2:a6(r113)<->a9(r128)@125:move
  cp3:a6(r113)<->a11(r127)@31:shuffle
  cp4:a1(r123)<->a13(r136)@1000:move
  cp5:a8(r124)<->a12(r137)@1000:move
  pref0:a0(r122)<-hr0@2000
  pref1:a13(r136)<-hr0@2000
  pref2:a12(r137)<-hr1@2000
  regions=1, blocks=11, points=22
    allocnos=14 (big 0), copies=6, conflicts=0, ranges=16

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 10 9 8 7 6 5 4 3 2
    all: 0r122 1r123 2r133 3r131 4r134 5r132 6r113 7r129 8r124 9r128 10r114 11r127 12r137 13r136
    modified regnos: 113 114 122 123 124 127 128 129 131 132 133 134 136 137
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@439500
          2:( 0 2-12 14)@281000
      Allocno a0r122 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r123 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a2r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r134 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a5r132 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a6r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r129 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a8r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r127 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a12r137 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a13r136 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 4:a1r123-a13r136 (freq=1000):
        Result (freq=8500): a1r123(6500) a13r136(2000)
      Forming thread by copy 5:a8r124-a12r137 (freq=1000):
        Result (freq=3500): a8r124(1500) a12r137(2000)
      Forming thread by copy 2:a6r113-a9r128 (freq=125):
        Result (freq=4625): a6r113(4250) a9r128(375)
      Forming thread by copy 0:a3r131-a5r132 (freq=62):
        Result (freq=2000): a3r131(1000) a5r132(1000)
      Forming thread by copy 1:a2r133-a4r134 (freq=62):
        Result (freq=2000): a2r133(1000) a4r134(1000)
      Forming thread by copy 3:a6r113-a11r127 (freq=31):
        Result (freq=5125): a6r113(4250) a11r127(500) a9r128(375)
      Pushing a7(r129,l0)(cost 0)
      Pushing a3(r131,l0)(cost 0)
      Pushing a5(r132,l0)(cost 0)
      Pushing a2(r133,l0)(cost 0)
      Pushing a4(r134,l0)(cost 0)
      Pushing a0(r122,l0)(cost 0)
      Pushing a10(r114,l0)(cost 0)
      Pushing a8(r124,l0)(cost 0)
      Pushing a12(r137,l0)(cost 0)
      Pushing a9(r128,l0)(cost 0)
      Pushing a11(r127,l0)(cost 0)
      Pushing a6(r113,l0)(cost 0)
      Pushing a13(r136,l0)(cost 0)
      Pushing a1(r123,l0)(cost 0)
      Popping a1(r123,l0)  -- assign reg 3
      Popping a13(r136,l0)  -- assign reg 0
      Popping a6(r113,l0)  -- assign reg 2
      Popping a11(r127,l0)  -- assign reg 2
      Popping a9(r128,l0)  -- assign reg 2
      Popping a12(r137,l0)  -- assign reg 1
      Popping a8(r124,l0)  -- assign reg 1
      Popping a10(r114,l0)  -- assign reg 0
      Popping a0(r122,l0)  -- assign reg 0
      Popping a4(r134,l0)  -- assign reg 2
      Popping a2(r133,l0)  -- assign reg 2
      Popping a5(r132,l0)  -- assign reg 1
      Popping a3(r131,l0)  -- assign reg 1
      Popping a7(r129,l0)  -- (memory is more profitable 0 vs 19) spill!
Disposition:
    6:r113 l0     2   10:r114 l0     0    0:r122 l0     0    1:r123 l0     3
    8:r124 l0     1   11:r127 l0     2    9:r128 l0     2    7:r129 l0   mem
    3:r131 l0     1    5:r132 l0     1    2:r133 l0     2    4:r134 l0     2
   13:r136 l0     0   12:r137 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


BUF_store_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,10u} r103={1d,9u} r113={3d,7u} r114={1d,2u} r122={2d,1u} r123={1d,13u,5e} r124={1d,2u} r127={1d,1u} r128={1d,2u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} 
;;    total ref usage 131{46d,80u,5e} in 50{50 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 79 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(insn 79 10 2 2 (set (reg:SI 136)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":60:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 2 79 80 2 (set (reg/v/f:SI 123 [ buf_handle ])
        (reg:SI 136)) "../System/buf.c":60:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 80 2 11 2 (set (reg:SI 137)
        (reg:SI 1 r1 [ data ])) "../System/buf.c":60:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ data ])
        (nil)))
(insn 11 80 12 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_11(D)->data_size+0 S4 A32])) "../System/buf.c":62:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 3 2 (set (reg:SI 114 [ _2 ])
        (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_11(D)->length+0 S4 A32])) "../System/buf.c":62:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 12 13 2 (set (reg/v:SI 124 [ data ])
        (reg:SI 137)) "../System/buf.c":60:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 13 3 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (reg:SI 114 [ _2 ]))) "../System/buf.c":62:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 77)
            (pc))) "../System/buf.c":62:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 77)
(note 15 14 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 17 15 16 3 NOTE_INSN_DELETED)
(debug_insn 16 17 18 3 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(jump_insn 18 16 19 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref 28)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":69:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 28)
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 22 4 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(insn 22 20 23 4 (set (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_11(D)->front+0 S4 A32])
        (reg:SI 113 [ _1 ])) "../System/buf.c":71:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 25 4 (debug_marker) "../System/buf.c":72:4 -1
     (nil))
(insn 25 23 81 4 (set (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])
        (reg:SI 113 [ _1 ])) "../System/buf.c":72:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 81 25 82 4 (set (pc)
        (label_ref 45)) 284 {*arm_jump}
     (nil)
 -> 45)
(barrier 82 81 28)
(code_label 28 82 29 5 6 (nil) [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(insn 31 30 32 5 (set (reg:SI 127 [ buf_handle_11(D)->rear ])
        (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])) "../System/buf.c":77:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])
        (nil)))
(insn 32 31 33 5 (set (reg:SI 113 [ _1 ])
        (plus:SI (reg:SI 127 [ buf_handle_11(D)->rear ])
            (const_int 1 [0x1]))) "../System/buf.c":77:20 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 127 [ buf_handle_11(D)->rear ])
        (nil)))
(debug_insn 33 32 34 5 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(insn 34 33 35 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (reg:SI 113 [ _1 ]))) "../System/buf.c":79:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 35 34 36 5 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) "../System/buf.c":79:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 40)
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 83 6 (set (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])
        (reg:SI 113 [ _1 ])) "../System/buf.c":77:20 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 83 37 84 6 (set (pc)
        (label_ref 45)) 284 {*arm_jump}
     (nil)
 -> 45)
(barrier 84 83 40)
(code_label 40 84 41 7 8 (nil) [1 uses])
(note 41 40 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 7 (debug_marker) "../System/buf.c":81:5 -1
     (nil))
(insn 43 42 44 7 (set (reg:SI 128)
        (const_int 0 [0])) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 44 43 5 7 (set (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])
        (reg:SI 128)) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 44 45 7 (set (reg:SI 113 [ _1 ])
        (reg:SI 128)) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 45 5 46 8 7 (nil) [2 uses])
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 8 (var_location:SI buf_handle (reg/v/f:SI 123 [ buf_handle ])) -1
     (nil))
(debug_insn 48 47 49 8 (var_location:QI data (subreg:QI (reg/v:SI 124 [ data ]) 0)) -1
     (nil))
(debug_insn 49 48 50 8 (debug_marker:BLK) "../System/buf.c":59:18 -1
     (nil))
(debug_insn 50 49 51 8 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(insn 51 50 6 8 (set (reg/f:SI 129 [ buf_handle_11(D)->buffer ])
        (mem/f:SI (reg/v/f:SI 123 [ buf_handle ]) [3 buf_handle_11(D)->buffer+0 S4 A32])) "../System/buf.c":87:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 123 [ buf_handle ]) [3 buf_handle_11(D)->buffer+0 S4 A32])
        (nil)))
(insn 6 51 53 8 (set (reg:SI 122 [ <retval> ])
        (const_int 0 [0])) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 53 6 54 8 (set (mem:QI (plus:SI (reg/f:SI 129 [ buf_handle_11(D)->buffer ])
                (reg:SI 113 [ _1 ])) [0 *_19+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 124 [ data ]) 0)) "../System/buf.c":87:40 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 129 [ buf_handle_11(D)->buffer ])
        (expr_list:REG_DEAD (reg/v:SI 124 [ data ])
            (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
                (nil)))))
(debug_insn 54 53 55 8 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(insn 55 54 59 8 (set (reg:SI 132 [ buf_handle_11(D)->data_size ])
        (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_11(D)->data_size+0 S4 A32])) "../System/buf.c":90:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_11(D)->data_size+0 S4 A32])
        (nil)))
(insn 59 55 56 8 (set (reg:SI 134 [ buf_handle_11(D)->free_size ])
        (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_11(D)->free_size+0 S4 A32])) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_11(D)->free_size+0 S4 A32])
        (nil)))
(insn 56 59 60 8 (set (reg:SI 131)
        (plus:SI (reg:SI 132 [ buf_handle_11(D)->data_size ])
            (const_int 1 [0x1]))) "../System/buf.c":90:24 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 132 [ buf_handle_11(D)->data_size ])
        (nil)))
(insn 60 56 57 8 (set (reg:SI 133)
        (plus:SI (reg:SI 134 [ buf_handle_11(D)->free_size ])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":91:24 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 134 [ buf_handle_11(D)->free_size ])
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                    (const_int 20 [0x14])) [1 buf_handle_11(D)->free_size+0 S4 A32])
            (nil))))
(insn 57 60 58 8 (set (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_11(D)->data_size+0 S4 A32])
        (reg:SI 131)) "../System/buf.c":90:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(debug_insn 58 57 61 8 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(insn 61 58 62 8 (set (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_11(D)->free_size+0 S4 A32])
        (reg:SI 133)) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_DEAD (reg/v/f:SI 123 [ buf_handle ])
            (nil))))
(debug_insn 62 61 63 8 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 63 62 64 8 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 85 8 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(jump_insn 85 64 86 8 (set (pc)
        (label_ref 65)) 284 {*arm_jump}
     (nil)
 -> 65)
(barrier 86 85 77)
(code_label 77 86 76 9 9 (nil) [1 uses])
(note 76 77 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 76 65 9 (set (reg:SI 122 [ <retval> ])
        (const_int 1 [0x1])) "../System/buf.c":64:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 65 7 66 10 5 (nil) [1 uses])
(note 66 65 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 71 66 72 10 (set (reg/i:SI 0 r0)
        (reg:SI 122 [ <retval> ])) "../System/buf.c":96:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ <retval> ])
        (nil)))
(insn 72 71 87 10 (use (reg/i:SI 0 r0)) "../System/buf.c":96:1 -1
     (nil))
(note 87 72 0 NOTE_INSN_DELETED)

;; Function BUF_store_bytes (BUF_store_bytes, funcdef_no=3, decl_uid=5709, cgraph_uid=4, symbol_order=3)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 17 n_edges 22 count 23 (  1.4)
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
;;
;; Loop 1
;;  header 6, latch 12
;;  depth 1, outer 0
;;  nodes: 6 12 8 11 10 9 7
;; 2 succs { 14 3 }
;; 3 succs { 5 4 }
;; 4 succs { 16 }
;; 5 succs { 6 }
;; 6 succs { 15 7 }
;; 7 succs { 8 9 }
;; 8 succs { 12 }
;; 9 succs { 11 10 }
;; 10 succs { 12 }
;; 11 succs { 12 }
;; 12 succs { 6 13 }
;; 13 succs { 4 }
;; 14 succs { 16 }
;; 15 succs { 16 }
;; 16 succs { 1 }
Adding REG_EQUIV to insn 98 for source of insn 99
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 148 uninteresting
Reg 150: local to bb 2 def dominates all uses has unique first use
Ignoring reg 133, has equiv memory
Reg 149: local to bb 2 def dominates all uses has unique first use
Reg 132: def dominates all uses has unique first use
Reg 131: def dominates all uses has unique first use
Reg 134: local to bb 5 def dominates all uses has unique first use
Reg 114: def dominates all uses has unique first use
Reg 145: def dominates all uses has unique first use
Reg 117 uninteresting
Ignoring reg 137, has equiv memory
Ignoring reg 139, has equiv memory
Ignoring reg 141, has equiv memory
Ignoring reg 143, has equiv memory
Ignoring reg 142, has equiv memory
Reg 114 not local to one basic block
Reg 131 not local to one basic block
Reg 132 not local to one basic block
Examining insn 33, def for 134
  all ok
Reg 145 not local to one basic block
Found def insn 151 for 149 to be not moveable
Found def insn 152 for 150 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
;;
;; Loop 1
;;  header 6, latch 12
;;  depth 1, outer 0
;;  nodes: 6 12 8 11 10 9 7
;; 2 succs { 14 3 }
;; 3 succs { 5 4 }
;; 4 succs { 16 }
;; 5 succs { 6 }
;; 6 succs { 15 7 }
;; 7 succs { 8 9 }
;; 8 succs { 12 }
;; 9 succs { 11 10 }
;; 10 succs { 12 }
;; 11 succs { 12 }
;; 12 succs { 6 13 }
;; 13 succs { 4 }
;; 14 succs { 16 }
;; 15 succs { 16 }
;; 16 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 133: (insn_list:REG_DEP_TRUE 15 (nil))
init_insns for 137: (insn_list:REG_DEP_TRUE 69 (nil))
init_insns for 139: (insn_list:REG_DEP_TRUE 89 (nil))
init_insns for 141: (insn_list:REG_DEP_TRUE 93 (nil))
init_insns for 142: (insn_list:REG_DEP_TRUE 99 (nil))
init_insns for 143: (insn_list:REG_DEP_TRUE 97 (nil))
init_insns for 145: (insn_list:REG_DEP_TRUE 81 (nil))

Pass 1 for finding pseudo/allocno costs

    r150: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r149: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r139: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r137: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r129,l0) costs: GENERAL_REGS:272,272 VFP_D0_D7_REGS:12420,12420 VFP_LO_REGS:12420,12420 ALL_REGS:10380,10380 MEM:8280,8280
  a1(r145,l0) costs: LO_REGS:0,0 HI_REGS:0,236 CALLER_SAVE_REGS:0,236 EVEN_REG:0,236 GENERAL_REGS:0,236 VFP_D0_D7_REGS:1515,3285 VFP_LO_REGS:1515,3285 ALL_REGS:1515,3285 MEM:1010,2190
  a2(r114,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1515,14910 VFP_LO_REGS:1515,14910 ALL_REGS:1515,14910 MEM:1010,9940
  a3(r134,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3030,3030 VFP_LO_REGS:3030,3030 ALL_REGS:3030,3030 MEM:2020,2020
  a4(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1515,29070 VFP_LO_REGS:1515,29070 ALL_REGS:1515,29070 MEM:1010,19380
  a5(r131,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5070,5070 VFP_LO_REGS:5070,5070 ALL_REGS:5070,5070 MEM:3380,3380
  a6(r124,l0) costs: LO_REGS:0,0 HI_REGS:202,4112 CALLER_SAVE_REGS:202,4112 EVEN_REG:202,4112 GENERAL_REGS:202,4112 VFP_D0_D7_REGS:1515,80655 VFP_LO_REGS:1515,80655 ALL_REGS:1515,80655 MEM:1010,53770
  a7(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7635,146670 VFP_LO_REGS:7635,146670 ALL_REGS:7635,146670 MEM:5090,97780
  a8(r132,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:7200,7200 VFP_LO_REGS:7200,7200 ALL_REGS:7200,7200 MEM:4800,4800
  a9(r133,l0) costs: LO_REGS:0,0 HI_REGS:272,272 CALLER_SAVE_REGS:272,272 EVEN_REG:272,272 GENERAL_REGS:272,272 VFP_D0_D7_REGS:4080,4080 VFP_LO_REGS:4080,4080 ALL_REGS:4080,4080 MEM:0,0
  a10(r149,l0) costs: GENERAL_REGS:272,272 VFP_D0_D7_REGS:6120,6120 VFP_LO_REGS:6120,6120 ALL_REGS:4080,4080 MEM:4080,4080
  a11(r150,l0) costs: GENERAL_REGS:272,272 VFP_D0_D7_REGS:6120,6120 VFP_LO_REGS:6120,6120 ALL_REGS:4080,4080 MEM:4080,4080
  a12(r148,l0) costs: GENERAL_REGS:272,272 VFP_D0_D7_REGS:6120,6120 VFP_LO_REGS:6120,6120 ALL_REGS:4080,4080 MEM:4080,4080
  a13(r114,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13395,13395 VFP_LO_REGS:13395,13395 ALL_REGS:13395,13395 MEM:8930,8930
  a14(r124,l1) costs: LO_REGS:0,0 HI_REGS:3910,3910 CALLER_SAVE_REGS:3910,3910 EVEN_REG:3910,3910 GENERAL_REGS:3910,3910 VFP_D0_D7_REGS:79140,79140 VFP_LO_REGS:79140,79140 ALL_REGS:79140,79140 MEM:52760,52760
  a15(r127,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:27555,27555 VFP_LO_REGS:27555,27555 ALL_REGS:27555,27555 MEM:18370,18370
  a16(r130,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:139035,139035 VFP_LO_REGS:139035,139035 ALL_REGS:139035,139035 MEM:92690,92690
  a17(r145,l1) costs: LO_REGS:0,0 HI_REGS:236,236 CALLER_SAVE_REGS:236,236 EVEN_REG:236,236 GENERAL_REGS:236,236 VFP_D0_D7_REGS:1770,1770 VFP_LO_REGS:1770,1770 ALL_REGS:1770,1770 MEM:1180,1180
  a18(r142,l1) costs: LO_REGS:0,0 HI_REGS:1786,1786 CALLER_SAVE_REGS:1786,1786 EVEN_REG:1786,1786 GENERAL_REGS:1786,1786 VFP_D0_D7_REGS:26790,26790 VFP_LO_REGS:26790,26790 ALL_REGS:26790,26790 MEM:17860,17860
  a19(r143,l1) costs: LO_REGS:0,0 HI_REGS:1786,1786 CALLER_SAVE_REGS:1786,1786 EVEN_REG:1786,1786 GENERAL_REGS:1786,1786 VFP_D0_D7_REGS:26790,26790 VFP_LO_REGS:26790,26790 ALL_REGS:26790,26790 MEM:0,0
  a20(r141,l1) costs: LO_REGS:0,0 HI_REGS:1786,1786 CALLER_SAVE_REGS:1786,1786 EVEN_REG:1786,1786 GENERAL_REGS:1786,1786 VFP_D0_D7_REGS:26790,26790 VFP_LO_REGS:26790,26790 ALL_REGS:26790,26790 MEM:0,0
  a21(r139,l1) costs: LO_REGS:0,0 HI_REGS:1786,1786 CALLER_SAVE_REGS:1786,1786 EVEN_REG:1786,1786 GENERAL_REGS:1786,1786 VFP_D0_D7_REGS:26790,26790 VFP_LO_REGS:26790,26790 ALL_REGS:26790,26790 MEM:0,0
  a22(r116,l1) costs: GENERAL_REGS:0,0 MEM:13650,13650
  a23(r117,l1) costs: LO_REGS:0,0 HI_REGS:1890,1890 CALLER_SAVE_REGS:1890,1890 EVEN_REG:1890,1890 GENERAL_REGS:1890,1890 VFP_D0_D7_REGS:31890,31890 VFP_LO_REGS:31890,31890 ALL_REGS:31890,31890 MEM:21260,21260
  a24(r137,l1) costs: LO_REGS:0,0 HI_REGS:472,472 CALLER_SAVE_REGS:472,472 EVEN_REG:472,472 GENERAL_REGS:472,472 VFP_D0_D7_REGS:7080,7080 VFP_LO_REGS:7080,7080 ALL_REGS:7080,7080 MEM:0,0

   Insn 134(l0): point = 0
   Insn 133(l0): point = 2
   Insn 9(l0): point = 5
   Insn 162(l0): point = 8
   Insn 7(l0): point = 10
   Insn 81(l0): point = 13
   Insn 34(l0): point = 15
   Insn 32(l0): point = 17
   Insn 31(l0): point = 19
   Insn 33(l0): point = 21
   Insn 153(l0): point = 24
   Insn 8(l0): point = 26
   Insn 160(l0): point = 29
   Insn 25(l0): point = 32
   Insn 17(l0): point = 35
   Insn 16(l0): point = 37
   Insn 3(l0): point = 39
   Insn 4(l0): point = 41
   Insn 151(l0): point = 43
   Insn 15(l0): point = 45
   Insn 152(l0): point = 47
   Insn 2(l0): point = 49
   Insn 150(l0): point = 51
   Insn 50(l1): point = 54
   Insn 49(l1): point = 56
   Insn 48(l1): point = 58
   Insn 115(l1): point = 61
   Insn 114(l1): point = 63
   Insn 99(l1): point = 65
   Insn 95(l1): point = 67
   Insn 98(l1): point = 69
   Insn 94(l1): point = 71
   Insn 97(l1): point = 73
   Insn 93(l1): point = 75
   Insn 91(l1): point = 77
   Insn 89(l1): point = 79
   Insn 155(l1): point = 82
   Insn 63(l1): point = 84
   Insn 60(l1): point = 86
   Insn 148(l1): point = 89
   Insn 82(l1): point = 91
   Insn 157(l1): point = 94
   Insn 75(l1): point = 96
   Insn 73(l1): point = 99
   Insn 72(l1): point = 101
   Insn 70(l1): point = 103
   Insn 69(l1): point = 105
   Insn 56(l1): point = 108
   Insn 53(l1): point = 110
 a0(r129): [24..26] [8..10] [3..5]
 a1(r145): [13..13]
 a2(r114): [13..15]
 a3(r134): [16..21]
 a4(r127): [13..17]
 a5(r131): [32..39] [18..23]
 a6(r124): [13..19]
 a7(r130): [32..49] [13..23]
 a8(r132): [32..41] [22..23]
 a9(r133): [38..45]
 a10(r149): [40..43]
 a11(r150): [42..47]
 a12(r148): [50..51]
 a13(r114): [54..112]
 a14(r124): [108..112] [94..103] [78..89] [54..71]
 a15(r127): [54..112]
 a16(r130): [54..112]
 a17(r145): [54..112]
 a18(r142): [66..69]
 a19(r143): [70..73]
 a20(r141): [72..75]
 a21(r139): [78..79]
 a22(r116): [78..110]
 a23(r117): [102..112] [54..58]
 a24(r137): [104..105]
      Moving ranges of a17r145 to a1r145:  [54..112]
 Rebuilding regno allocno list for 143
 Rebuilding regno allocno list for 142
 Rebuilding regno allocno list for 141
 Rebuilding regno allocno list for 139
 Rebuilding regno allocno list for 137
      Moving ranges of a16r130 to a7r130:  [54..112]
      Moving ranges of a15r127 to a4r127:  [54..112]
      Moving ranges of a14r124 to a6r124:  [108..112] [94..103] [78..89] [54..71]
 Rebuilding regno allocno list for 117
 Rebuilding regno allocno list for 116
      Moving ranges of a13r114 to a2r114:  [54..112]
Compressing live ranges: from 113 to 38 - 33%
Ranges after the compression:
 a0(r129): [12..13] [0..3]
 a1(r145): [22..37] [4..4]
 a2(r114): [22..37] [4..5]
 a3(r134): [6..9]
 a4(r127): [22..37] [4..7]
 a5(r131): [14..15] [8..11]
 a6(r124): [36..37] [30..33] [22..27] [4..9]
 a7(r130): [22..37] [14..19] [4..11]
 a8(r132): [14..17] [10..11]
 a9(r133): [14..19]
 a10(r149): [16..19]
 a11(r150): [18..19]
 a12(r148): [20..21]
 a18(r142): [24..25]
 a19(r143): [26..29]
 a20(r141): [28..29]
 a21(r139): [30..31]
 a22(r116): [30..37]
 a23(r117): [32..37] [22..23]
 a24(r137): [34..35]
+++Allocating 160 bytes for conflict table (uncompressed size 200)
;; a0(r129,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r145,l0) conflicts: a2(r114,l0) a4(r127,l0) a6(r124,l0) a7(r130,l0) a23(r117,l0) a18(r142,l0) a19(r143,l0) a20(r141,l0) a21(r139,l0) a22(r116,l0) a24(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r114,l0) conflicts: a1(r145,l0) a4(r127,l0) a6(r124,l0) a7(r130,l0) a23(r117,l0) a18(r142,l0) a19(r143,l0) a20(r141,l0) a21(r139,l0) a22(r116,l0) a24(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r134,l0) conflicts: a4(r127,l0) a6(r124,l0) a7(r130,l0) a5(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r127,l0) conflicts: a1(r145,l0) a2(r114,l0) a6(r124,l0) a7(r130,l0) a3(r134,l0) a23(r117,l0) a18(r142,l0) a19(r143,l0) a20(r141,l0) a21(r139,l0) a22(r116,l0) a24(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r131,l0) conflicts: a6(r124,l0) a7(r130,l0) a3(r134,l0) a8(r132,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r124,l0) conflicts: a1(r145,l0) a2(r114,l0) a4(r127,l0) a7(r130,l0) a3(r134,l0) a5(r131,l0) a23(r117,l0) a18(r142,l0) a19(r143,l0) a21(r139,l0) a22(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r130,l0) conflicts: a1(r145,l0) a2(r114,l0) a4(r127,l0) a6(r124,l0) a3(r134,l0) a5(r131,l0) a8(r132,l0) a9(r133,l0) a10(r149,l0) a11(r150,l0) a23(r117,l0) a18(r142,l0) a19(r143,l0) a20(r141,l0) a21(r139,l0) a22(r116,l0) a24(r137,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a8(r132,l0) conflicts: a7(r130,l0) a5(r131,l0) a9(r133,l0) a10(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r133,l0) conflicts: a7(r130,l0) a5(r131,l0) a8(r132,l0) a10(r149,l0) a11(r150,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a10(r149,l0) conflicts: a7(r130,l0) a8(r132,l0) a9(r133,l0) a11(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r150,l0) conflicts: a7(r130,l0) a9(r133,l0) a10(r149,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a12(r148,l0) conflicts:
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a18(r142,l0) conflicts: a1(r145,l0) a2(r114,l0) a4(r127,l0) a6(r124,l0) a7(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r143,l0) conflicts: a1(r145,l0) a2(r114,l0) a4(r127,l0) a6(r124,l0) a7(r130,l0) a20(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r141,l0) conflicts: a1(r145,l0) a2(r114,l0) a4(r127,l0) a7(r130,l0) a19(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r139,l0) conflicts: a1(r145,l0) a2(r114,l0) a4(r127,l0) a6(r124,l0) a7(r130,l0) a22(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r116,l0) conflicts: a1(r145,l0) a2(r114,l0) a4(r127,l0) a6(r124,l0) a7(r130,l0) a23(r117,l0) a21(r139,l0) a24(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r117,l0) conflicts: a1(r145,l0) a2(r114,l0) a4(r127,l0) a6(r124,l0) a7(r130,l0) a22(r116,l0) a24(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r137,l0) conflicts: a1(r145,l0) a2(r114,l0) a4(r127,l0) a7(r130,l0) a23(r117,l0) a22(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a6(r124)<->a20(r141)@111:shuffle
  cp1:a18(r142)<->a19(r143)@111:shuffle
  cp2:a6(r124)<->a24(r137)@29:shuffle
  cp3:a3(r134)<->a8(r132)@12:shuffle
  cp4:a4(r127)<->a5(r131)@12:shuffle
  cp5:a2(r114)<->a3(r134)@12:shuffle
  cp6:a7(r130)<->a12(r148)@136:move
  cp7:a8(r132)<->a11(r150)@136:move
  cp8:a5(r131)<->a10(r149)@136:move
  pref0:a0(r129)<-hr0@272
  pref1:a12(r148)<-hr0@272
  pref2:a11(r150)<-hr2@272
  pref3:a10(r149)<-hr1@272
  regions=2, blocks=17, points=38
    allocnos=25 (big 0), copies=9, conflicts=0, ranges=32

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r129 1r145 2r114 3r134 4r127 5r131 6r124 7r130 8r132 9r133 10r149 11r150 12r148 18r142 19r143 20r141 21r139 22r116 23r117 24r137
    modified regnos: 114 116 117 124 127 129 130 131 132 133 134 137 139 141 142 143 145 148 149 150
    border:
    Pressure: GENERAL_REGS=7
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@329380
          2:( 0 2-12 14)@15776
            3:( 0 3-12 14)@211336
      Allocno a0r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r130 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a8r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r133 of LO_REGS(8) has 7 avail. regs  0 2-7, ^node:  0 2-12 14 (confl regs =  1 8-106)
      Allocno a10r149 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a11r150 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Allocno a12r148 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Allocno a18r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r143 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a20r141 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a21r139 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a22r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r137 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Forming thread by copy 7:a8r132-a11r150 (freq=136):
        Result (freq=752): a8r132(480) a11r150(272)
      Forming thread by copy 8:a5r131-a10r149 (freq=136):
        Result (freq=610): a5r131(338) a10r149(272)
      Forming thread by copy 0:a6r124-a20r141 (freq=111):
        Result (freq=7163): a6r124(5377) a20r141(1786)
      Forming thread by copy 1:a18r142-a19r143 (freq=111):
        Result (freq=3572): a18r142(1786) a19r143(1786)
      Forming thread by copy 2:a6r124-a24r137 (freq=29):
        Result (freq=7635): a6r124(5377) a24r137(472) a20r141(1786)
      Forming thread by copy 3:a3r134-a8r132 (freq=12):
        Result (freq=954): a3r134(202) a8r132(480) a11r150(272)
      Forming thread by copy 4:a4r127-a5r131 (freq=12):
        Result (freq=2548): a4r127(1938) a5r131(338) a10r149(272)
      Forming thread by copy 5:a2r114-a3r134 (freq=12):
        Result (freq=1948): a2r114(994) a3r134(202) a8r132(480) a11r150(272)
      Pushing a1(r145,l0)(cost 0)
      Pushing a12(r148,l0)(cost 0)
      Pushing a9(r133,l0)(cost 0)
      Pushing a0(r129,l0)(cost 0)
      Pushing a22(r116,l0)(cost 0)
      Pushing a21(r139,l0)(cost 0)
      Pushing a3(r134,l0)(cost 0)
      Pushing a11(r150,l0)(cost 0)
      Forming thread by copy 6:a7r130-a12r148 (freq=136):
        Result (freq=6999): a7r130(6727) a12r148(272)
        Making a7(r130,l0) colorable
      Pushing a8(r132,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a23(r117,l0)(cost 0)
      Pushing a10(r149,l0)(cost 0)
      Pushing a5(r131,l0)(cost 0)
      Pushing a4(r127,l0)(cost 0)
      Pushing a18(r142,l0)(cost 0)
      Pushing a19(r143,l0)(cost 0)
      Pushing a7(r130,l0)(cost 97780)
      Pushing a24(r137,l0)(cost 0)
      Pushing a20(r141,l0)(cost 0)
      Pushing a6(r124,l0)(cost 0)
      Popping a6(r124,l0)  -- assign reg 3
      Popping a20(r141,l0)  -- assign reg 3
      Popping a24(r137,l0)  -- assign reg 3
      Popping a7(r130,l0)  -- assign reg 0
      Popping a19(r143,l0)  -- assign reg 2
      Popping a18(r142,l0)  -- assign reg 2
      Popping a4(r127,l0)  -- assign reg 1
      Popping a5(r131,l0)  -- assign reg 1
      Popping a10(r149,l0)  -- assign reg 1
      Popping a23(r117,l0)  -- assign reg 2
      Popping a2(r114,l0)  -- assign reg 12
      Popping a8(r132,l0)  -- assign reg 2
      Popping a11(r150,l0)  -- assign reg 2
      Popping a3(r134,l0)  -- assign reg 2
      Popping a21(r139,l0)  -- assign reg 2
      Popping a22(r116,l0)  -- assign reg 14
      Popping a0(r129,l0)  -- assign reg 0
      Popping a9(r133,l0)  -- assign reg 3
      Popping a12(r148,l0)  -- assign reg 0
      Popping a1(r145,l0)  -- assign reg 4
Disposition:
    2:r114 l0    12   22:r116 l0    14   23:r117 l0     2    6:r124 l0     3
    4:r127 l0     1    0:r129 l0     0    7:r130 l0     0    5:r131 l0     1
    8:r132 l0     2    9:r133 l0     3    3:r134 l0     2   24:r137 l0     3
   21:r139 l0     2   20:r141 l0     3   18:r142 l0     2   19:r143 l0     2
    1:r145 l0     4   12:r148 l0     0   10:r149 l0     1   11:r150 l0     2
New iteration of spill/restore move
+++Costs: overall -11696, reg -11696, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


BUF_store_bytes

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,2u} r2={1d,1u} r3={1d} r7={1d,16u} r13={1d,16u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,4u} r102={1d,16u} r103={1d,15u} r114={1d,1u} r116={1d,1u} r117={1d,2u} r124={4d,8u} r127={2d,4u} r129={3d,1u} r130={1d,15u,6e} r131={1d,2u} r132={1d,3u} r133={1d,1u} r134={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} 
;;    total ref usage 185{58d,121u,6e} in 102{102 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 10 150 2 NOTE_INSN_FUNCTION_BEG)
(insn 150 5 2 2 (set (reg:SI 148)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 2 150 142 2 (set (reg/v/f:SI 130 [ buf_handle ])
        (reg:SI 148)) "../System/buf.c":100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(debug_insn 142 2 12 2 (var_location:SI D#23 (reg:SI 1 r1 [ data ])) -1
     (nil))
(debug_insn 12 142 13 2 (debug_marker) "../System/buf.c":101:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":101:19 -1
     (nil))
(debug_insn 14 13 152 2 (debug_marker) "../System/buf.c":104:2 -1
     (nil))
(insn 152 14 15 2 (set (reg:SI 150)
        (reg:SI 2 r2 [ size ])) "../System/buf.c":100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ size ])
        (nil)))
(insn 15 152 151 2 (set (reg:SI 133 [ buf_handle_6(D)->free_size ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])) "../System/buf.c":104:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])
        (nil)))
(insn 151 15 4 2 (set (reg:SI 149)
        (reg:SI 1 r1 [ data ])) "../System/buf.c":100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ data ])
        (nil)))
(insn 4 151 3 2 (set (reg/v:SI 132 [ size ])
        (reg:SI 150)) "../System/buf.c":100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(insn 3 4 16 2 (set (reg/v/f:SI 131 [ data ])
        (reg:SI 149)) "../System/buf.c":100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 16 3 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ buf_handle_6(D)->free_size ])
            (reg/v:SI 132 [ size ]))) "../System/buf.c":104:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ buf_handle_6(D)->free_size ])
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 137)
            (pc))) "../System/buf.c":104:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 137)
(note 18 17 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 18 19 3 NOTE_INSN_DELETED)
(debug_insn 19 24 20 3 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 20 19 21 3 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 21 20 22 3 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 22 21 23 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(jump_insn 25 23 116 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 132 [ size ])
                        (const_int 0 [0]))
                    (label_ref 29)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":111:3 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 29)
(code_label 116 25 26 4 23 (nil) [1 uses])
(note 26 116 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 26 153 4 (set (reg:SI 129 [ <retval> ])
        (const_int 0 [0])) "../System/buf.c":122:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 153 8 154 4 (set (pc)
        (label_ref 120)) 284 {*arm_jump}
     (nil)
 -> 120)
(barrier 154 153 29)
(code_label 29 154 30 5 18 (nil) [1 uses])
(note 30 29 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 33 30 31 5 (set (reg:SI 134)
        (plus:SI (reg/v/f:SI 131 [ data ])
            (reg/v:SI 132 [ size ]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 132 [ size ])
        (nil)))
(insn 31 33 32 5 (set (reg:SI 124 [ _29 ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_6(D)->data_size+0 S4 A32])) "../System/buf.c":62:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 34 5 (set (reg:SI 127 [ ivtmp.26 ])
        (plus:SI (reg/v/f:SI 131 [ data ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ data ])
        (nil)))
(insn 34 32 81 5 (set (reg:SI 114 [ _4 ])
        (plus:SI (reg:SI 134)
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 81 34 113 5 (set (reg:SI 145)
        (const_int 0 [0])) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(code_label 113 81 35 6 22 (nil) [1 uses])
(note 35 113 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 6 (var_location:SI D#22 (plus:SI (minus:SI (reg:SI 127 [ ivtmp.26 ])
            (debug_expr:SI D#23))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 37 36 38 6 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 38 37 39 6 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 39 38 40 6 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 40 39 41 6 (var_location:SI i (debug_expr:SI D#22)) -1
     (nil))
(debug_insn 41 40 42 6 (debug_marker) "../System/buf.c":114:4 -1
     (nil))
(debug_insn 42 41 43 6 (var_location:SI D#21 (plus:SI (debug_expr:SI D#23)
        (debug_expr:SI D#22))) "../System/buf.c":114:47 -1
     (nil))
(debug_insn 43 42 44 6 (var_location:QI D#20 (mem:QI (debug_expr:SI D#21) [0 +0 S1 A8])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 44 43 45 6 (var_location:SI buf_handle (reg/v/f:SI 130 [ buf_handle ])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 45 44 46 6 (var_location:QI data (debug_expr:QI D#20)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 46 45 47 6 (debug_marker:BLK) "../System/buf.c":59:18 -1
     (nil))
(debug_insn 47 46 48 6 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(insn 48 47 49 6 (set (reg:SI 117 [ _20 ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_6(D)->length+0 S4 A32])) "../System/buf.c":62:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _20 ])
            (reg:SI 124 [ _29 ]))) "../System/buf.c":62:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 6 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 141)
            (pc))) "../System/buf.c":62:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 141)
(note 51 50 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 55 51 58 7 NOTE_INSN_DELETED)
(debug_insn 58 55 68 7 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(debug_insn 68 58 53 7 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(insn 53 68 54 7 (set (reg:SI 116 [ _14 ])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 127 [ ivtmp.26 ])) [0 MEM[base: _8, offset: 0B]+0 S1 A8]))) "../System/buf.c":114:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 127 [ ivtmp.26 ])
        (nil)))
(debug_insn 54 53 56 7 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(jump_insn 56 54 57 7 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 124 [ _29 ])
                        (const_int 0 [0]))
                    (label_ref 66)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":69:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 57 56 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 60 57 61 8 (set (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_6(D)->front+0 S4 A32])
        (reg:SI 124 [ _29 ])) "../System/buf.c":71:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 61 60 63 8 (debug_marker) "../System/buf.c":72:4 -1
     (nil))
(insn 63 61 155 8 (set (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
        (reg:SI 124 [ _29 ])) "../System/buf.c":72:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 155 63 156 8 (set (pc)
        (label_ref 83)) 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 156 155 66)
(code_label 66 156 67 9 19 (nil) [1 uses])
(note 67 66 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 67 69 9 (debug_marker) "../System/buf.c":81:5 -1
     (nil))
(insn 69 80 70 9 (set (reg:SI 137 [ buf_handle_6(D)->rear ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])) "../System/buf.c":77:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
        (nil)))
(insn 70 69 71 9 (set (reg:SI 124 [ _29 ])
        (plus:SI (reg:SI 137 [ buf_handle_6(D)->rear ])
            (const_int 1 [0x1]))) "../System/buf.c":77:20 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 137 [ buf_handle_6(D)->rear ])
        (nil)))
(debug_insn 71 70 72 9 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(insn 72 71 73 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _20 ])
            (reg:SI 124 [ _29 ]))) "../System/buf.c":79:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _20 ])
        (nil)))
(jump_insn 73 72 74 9 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) "../System/buf.c":79:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 78)
(note 74 73 75 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 157 10 (set (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
        (reg:SI 124 [ _29 ])) "../System/buf.c":77:20 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 157 75 158 10 (set (pc)
        (label_ref 83)) 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 158 157 78)
(code_label 78 158 79 11 21 (nil) [1 uses])
(note 79 78 82 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 82 79 148 11 (set (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
        (reg:SI 145)) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 82 83 11 (set (reg:SI 124 [ _29 ])
        (const_int 0 [0])) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 83 148 84 12 20 (nil) [2 uses])
(note 84 83 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 86 12 (var_location:SI buf_handle (reg/v/f:SI 130 [ buf_handle ])) -1
     (nil))
(debug_insn 86 85 87 12 (var_location:QI data (debug_expr:QI D#20)) -1
     (nil))
(debug_insn 87 86 88 12 (debug_marker:BLK) "../System/buf.c":59:18 -1
     (nil))
(debug_insn 88 87 89 12 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(insn 89 88 91 12 (set (reg/f:SI 139 [ buf_handle_6(D)->buffer ])
        (mem/f:SI (reg/v/f:SI 130 [ buf_handle ]) [3 buf_handle_6(D)->buffer+0 S4 A32])) "../System/buf.c":87:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 130 [ buf_handle ]) [3 buf_handle_6(D)->buffer+0 S4 A32])
        (nil)))
(insn 91 89 92 12 (set (mem:QI (plus:SI (reg/f:SI 139 [ buf_handle_6(D)->buffer ])
                (reg:SI 124 [ _29 ])) [0 *_27+0 S1 A8])
        (subreg/s/v:QI (reg:SI 116 [ _14 ]) 0)) "../System/buf.c":87:40 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 139 [ buf_handle_6(D)->buffer ])
        (expr_list:REG_DEAD (reg:SI 124 [ _29 ])
            (expr_list:REG_DEAD (reg:SI 116 [ _14 ])
                (nil)))))
(debug_insn 92 91 93 12 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(insn 93 92 97 12 (set (reg:SI 141 [ buf_handle_6(D)->data_size ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_6(D)->data_size+0 S4 A32])) "../System/buf.c":90:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_6(D)->data_size+0 S4 A32])
        (nil)))
(insn 97 93 94 12 (set (reg:SI 143 [ buf_handle_6(D)->free_size ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])
        (nil)))
(insn 94 97 98 12 (set (reg:SI 124 [ _29 ])
        (plus:SI (reg:SI 141 [ buf_handle_6(D)->data_size ])
            (const_int 1 [0x1]))) "../System/buf.c":90:24 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 141 [ buf_handle_6(D)->data_size ])
        (nil)))
(insn 98 94 95 12 (set (reg:SI 142)
        (plus:SI (reg:SI 143 [ buf_handle_6(D)->free_size ])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":91:24 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 143 [ buf_handle_6(D)->free_size ])
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                    (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])
            (nil))))
(insn 95 98 96 12 (set (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_6(D)->data_size+0 S4 A32])
        (reg:SI 124 [ _29 ])) "../System/buf.c":90:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 96 95 99 12 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(insn 99 96 100 12 (set (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])
        (reg:SI 142)) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(debug_insn 100 99 101 12 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 101 100 102 12 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 102 101 103 12 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 103 102 104 12 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 104 103 105 12 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 105 104 106 12 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 106 105 107 12 (debug_marker) "../System/buf.c":117:4 -1
     (nil))
(debug_insn 107 106 108 12 (debug_marker) "../System/buf.c":111:29 -1
     (nil))
(debug_insn 108 107 109 12 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 109 108 110 12 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 110 109 111 12 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 111 110 112 12 (var_location:SI i (plus:SI (minus:SI (reg:SI 127 [ ivtmp.26 ])
            (debug_expr:SI D#23))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 112 111 114 12 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(insn 114 112 115 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _4 ])
            (reg:SI 127 [ ivtmp.26 ]))) "../System/buf.c":111:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 115 114 159 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 113)
            (pc))) "../System/buf.c":111:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 113)
(note 159 115 160 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 160 159 161 13 (set (pc)
        (label_ref 116)) 284 {*arm_jump}
     (nil)
 -> 116)
(barrier 161 160 137)
(code_label 137 161 136 14 24 (nil) [1 uses])
(note 136 137 7 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 7 136 162 14 (set (reg:SI 129 [ <retval> ])
        (const_int 3 [0x3])) "../System/buf.c":106:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))
(jump_insn 162 7 163 14 (set (pc)
        (label_ref 120)) 284 {*arm_jump}
     (nil)
 -> 120)
(barrier 163 162 141)
(code_label 141 163 140 15 25 (nil) [1 uses])
(note 140 141 9 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 9 140 120 15 (set (reg:SI 129 [ <retval> ])
        (const_int 1 [0x1])) "../System/buf.c":64:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 120 9 121 16 17 (nil) [2 uses])
(note 121 120 122 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 122 121 123 16 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 123 122 124 16 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 124 123 125 16 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 125 124 126 16 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 126 125 127 16 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 127 126 128 16 (var_location:QI rtrn_code (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 128 127 133 16 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 133 128 134 16 (set (reg/i:SI 0 r0)
        (reg:SI 129 [ <retval> ])) "../System/buf.c":124:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ <retval> ])
        (nil)))
(insn 134 133 164 16 (use (reg/i:SI 0 r0)) "../System/buf.c":124:1 -1
     (nil))
(note 164 134 0 NOTE_INSN_DELETED)

;; Function BUF_get_byte (BUF_get_byte, funcdef_no=4, decl_uid=5712, cgraph_uid=5, symbol_order=4)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 5 3 }
;; 3 succs { 4 6 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 140 uninteresting
Reg 141: local to bb 2 def dominates all uses has unique first use
Ignoring reg 128, has equiv memory
Reg 127: def dominates all uses has unique first use
Ignoring reg 130, has equiv memory
Ignoring reg 129, has equiv memory
Reg 117 uninteresting
Ignoring reg 133, has equiv memory
Ignoring reg 135, has equiv memory
Ignoring reg 136, has equiv memory
Ignoring reg 137, has equiv memory
Reg 132: local to bb 3 def dominates all uses has unique first use
Reg 134: local to bb 3 def dominates all uses has unique first use
Reg 123: local to bb 3 def dominates all uses has unique first use
Reg 138 uninteresting
Examining insn 31, def for 123
  found unusable input reg 136.
Reg 127 not local to one basic block
Examining insn 23, def for 132
  found unusable input reg 133.
Examining insn 27, def for 134
  found unusable input reg 135.
Found def insn 59 for 141 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 5 3 }
;; 3 succs { 4 6 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 128: (insn_list:REG_DEP_TRUE 11 (nil))
init_insns for 129: (insn_list:REG_DEP_TRUE 16 (nil))
init_insns for 130: (insn_list:REG_DEP_TRUE 17 (nil))
init_insns for 133: (insn_list:REG_DEP_TRUE 22 (nil))
init_insns for 135: (insn_list:REG_DEP_TRUE 26 (nil))
init_insns for 136: (insn_list:REG_DEP_TRUE 30 (nil))
init_insns for 137: (insn_list:REG_DEP_TRUE 34 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 39 (nil))

Pass 1 for finding pseudo/allocno costs

    r141: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r140: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r136: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r135: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r129: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r128: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r125,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:44985,44985 VFP_LO_REGS:44985,44985 ALL_REGS:29985,29985 MEM:29990,29990
  a1(r138,l0) costs: LO_REGS:0,0 HI_REGS:782,782 CALLER_SAVE_REGS:782,782 EVEN_REG:782,782 GENERAL_REGS:782,782 VFP_D0_D7_REGS:17595,17595 VFP_LO_REGS:17595,17595 ALL_REGS:17595,17595 MEM:11730,11730
  a2(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:226815,226815 VFP_LO_REGS:226815,226815 ALL_REGS:226815,226815 MEM:151210,151210
  a3(r137,l0) costs: LO_REGS:0,0 HI_REGS:1564,1564 CALLER_SAVE_REGS:1564,1564 EVEN_REG:1564,1564 GENERAL_REGS:1564,1564 VFP_D0_D7_REGS:23460,23460 VFP_LO_REGS:23460,23460 ALL_REGS:23460,23460 MEM:0,0
  a4(r123,l0) costs: LO_REGS:0,0 HI_REGS:1564,1564 CALLER_SAVE_REGS:1564,1564 EVEN_REG:1564,1564 GENERAL_REGS:1564,1564 VFP_D0_D7_REGS:35190,35190 VFP_LO_REGS:35190,35190 ALL_REGS:35190,35190 MEM:23460,23460
  a5(r134,l0) costs: LO_REGS:0,0 HI_REGS:1564,1564 CALLER_SAVE_REGS:1564,1564 EVEN_REG:1564,1564 GENERAL_REGS:1564,1564 VFP_D0_D7_REGS:23460,23460 VFP_LO_REGS:23460,23460 ALL_REGS:23460,23460 MEM:15640,15640
  a6(r132,l0) costs: LO_REGS:0,0 HI_REGS:1564,1564 CALLER_SAVE_REGS:1564,1564 EVEN_REG:1564,1564 GENERAL_REGS:1564,1564 VFP_D0_D7_REGS:23460,23460 VFP_LO_REGS:23460,23460 ALL_REGS:23460,23460 MEM:15640,15640
  a7(r136,l0) costs: LO_REGS:0,0 HI_REGS:1564,1564 CALLER_SAVE_REGS:1564,1564 EVEN_REG:1564,1564 GENERAL_REGS:1564,1564 VFP_D0_D7_REGS:23460,23460 VFP_LO_REGS:23460,23460 ALL_REGS:23460,23460 MEM:0,0
  a8(r135,l0) costs: LO_REGS:0,0 HI_REGS:1564,1564 CALLER_SAVE_REGS:1564,1564 EVEN_REG:1564,1564 GENERAL_REGS:1564,1564 VFP_D0_D7_REGS:23460,23460 VFP_LO_REGS:23460,23460 ALL_REGS:23460,23460 MEM:0,0
  a9(r133,l0) costs: LO_REGS:0,0 HI_REGS:1564,1564 CALLER_SAVE_REGS:1564,1564 EVEN_REG:1564,1564 GENERAL_REGS:1564,1564 VFP_D0_D7_REGS:23460,23460 VFP_LO_REGS:23460,23460 ALL_REGS:23460,23460 MEM:0,0
  a10(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26730,26730 VFP_LO_REGS:26730,26730 ALL_REGS:26730,26730 MEM:17820,17820
  a11(r117,l0) costs: GENERAL_REGS:0,0 MEM:15640,15640
  a12(r130,l0) costs: LO_REGS:0,0 HI_REGS:1564,1564 CALLER_SAVE_REGS:1564,1564 EVEN_REG:1564,1564 GENERAL_REGS:1564,1564 VFP_D0_D7_REGS:23460,23460 VFP_LO_REGS:23460,23460 ALL_REGS:23460,23460 MEM:0,0
  a13(r129,l0) costs: LO_REGS:0,0 HI_REGS:1564,1564 CALLER_SAVE_REGS:1564,1564 EVEN_REG:1564,1564 GENERAL_REGS:1564,1564 VFP_D0_D7_REGS:23460,23460 VFP_LO_REGS:23460,23460 ALL_REGS:23460,23460 MEM:0,0
  a14(r128,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a15(r141,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a16(r140,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 48(l0): point = 0
   Insn 47(l0): point = 2
   Insn 7(l0): point = 5
   Insn 62(l0): point = 8
   Insn 5(l0): point = 10
   Insn 60(l0): point = 13
   Insn 6(l0): point = 15
   Insn 40(l0): point = 17
   Insn 39(l0): point = 19
   Insn 36(l0): point = 22
   Insn 35(l0): point = 24
   Insn 32(l0): point = 26
   Insn 28(l0): point = 28
   Insn 24(l0): point = 30
   Insn 31(l0): point = 32
   Insn 27(l0): point = 34
   Insn 23(l0): point = 36
   Insn 34(l0): point = 38
   Insn 30(l0): point = 40
   Insn 26(l0): point = 42
   Insn 22(l0): point = 44
   Insn 20(l0): point = 46
   Insn 18(l0): point = 48
   Insn 16(l0): point = 50
   Insn 17(l0): point = 52
   Insn 13(l0): point = 55
   Insn 3(l0): point = 57
   Insn 11(l0): point = 59
   Insn 59(l0): point = 61
   Insn 2(l0): point = 63
   Insn 58(l0): point = 65
 a0(r125): [13..15] [8..10] [3..5]
 a1(r138): [16..19]
 a2(r126): [18..63]
 a3(r137): [25..38]
 a4(r123): [25..32]
 a5(r134): [29..34]
 a6(r132): [31..36]
 a7(r136): [33..40]
 a8(r135): [35..42]
 a9(r133): [37..44]
 a10(r127): [47..57]
 a11(r117): [47..48]
 a12(r130): [49..52]
 a13(r129): [49..50]
 a14(r128): [56..59]
 a15(r141): [58..61]
 a16(r140): [64..65]
Compressing live ranges: from 68 to 26 - 38%
Ranges after the compression:
 a0(r125): [0..5]
 a1(r138): [6..7]
 a2(r126): [6..23]
 a3(r137): [8..15]
 a4(r123): [8..9]
 a5(r134): [8..11]
 a6(r132): [8..13]
 a7(r136): [10..15]
 a8(r135): [12..15]
 a9(r133): [14..15]
 a10(r127): [16..21]
 a11(r117): [16..17]
 a12(r130): [18..19]
 a13(r129): [18..19]
 a14(r128): [20..23]
 a15(r141): [22..23]
 a16(r140): [24..25]
+++Allocating 120 bytes for conflict table (uncompressed size 136)
;; a0(r125,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r138,l0) conflicts: a2(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r126,l0) conflicts: a1(r138,l0) a4(r123,l0) a5(r134,l0) a6(r132,l0) a3(r137,l0) a7(r136,l0) a8(r135,l0) a9(r133,l0) a11(r117,l0) a10(r127,l0) a12(r130,l0) a13(r129,l0) a14(r128,l0) a15(r141,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a3(r137,l0) conflicts: a2(r126,l0) a4(r123,l0) a5(r134,l0) a6(r132,l0) a7(r136,l0) a8(r135,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r123,l0) conflicts: a2(r126,l0) a5(r134,l0) a6(r132,l0) a3(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r134,l0) conflicts: a2(r126,l0) a4(r123,l0) a6(r132,l0) a3(r137,l0) a7(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r132,l0) conflicts: a2(r126,l0) a4(r123,l0) a5(r134,l0) a3(r137,l0) a7(r136,l0) a8(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r136,l0) conflicts: a2(r126,l0) a5(r134,l0) a6(r132,l0) a3(r137,l0) a8(r135,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r135,l0) conflicts: a2(r126,l0) a6(r132,l0) a3(r137,l0) a7(r136,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r133,l0) conflicts: a2(r126,l0) a3(r137,l0) a7(r136,l0) a8(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r127,l0) conflicts: a2(r126,l0) a11(r117,l0) a12(r130,l0) a13(r129,l0) a14(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r117,l0) conflicts: a2(r126,l0) a10(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r130,l0) conflicts: a2(r126,l0) a10(r127,l0) a13(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r129,l0) conflicts: a2(r126,l0) a10(r127,l0) a12(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r128,l0) conflicts: a2(r126,l0) a10(r127,l0) a15(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r141,l0) conflicts: a2(r126,l0) a14(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r140,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r125)<->a1(r138)@391:move
  cp1:a6(r132)<->a9(r133)@97:shuffle
  cp2:a5(r134)<->a8(r135)@97:shuffle
  cp3:a4(r123)<->a7(r136)@97:shuffle
  cp4:a2(r126)<->a16(r140)@1000:move
  cp5:a10(r127)<->a15(r141)@1000:move
  pref0:a0(r125)<-hr0@2000
  pref1:a16(r140)<-hr0@2000
  pref2:a15(r141)<-hr1@2000
  regions=1, blocks=8, points=26
    allocnos=17 (big 0), copies=6, conflicts=0, ranges=17

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r125 1r138 2r126 3r137 4r123 5r134 6r132 7r136 8r135 9r133 10r127 11r117 12r130 13r129 14r128 15r141 16r140
    modified regnos: 117 123 125 126 127 128 129 130 132 133 134 135 136 137 138 140 141
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@431840
          2:( 0 2-12 14)@418420
      Allocno a0r125 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r126 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a3r137 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a4r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r136 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a8r135 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a9r133 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a10r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r130 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a13r129 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a14r128 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a15r141 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a16r140 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 5:a10r127-a15r141 (freq=1000):
        Result (freq=3782): a10r127(1782) a15r141(2000)
      Forming thread by copy 0:a0r125-a1r138 (freq=391):
        Result (freq=3172): a0r125(1999) a1r138(1173)
      Forming thread by copy 1:a6r132-a9r133 (freq=97):
        Result (freq=3128): a6r132(1564) a9r133(1564)
      Forming thread by copy 2:a5r134-a8r135 (freq=97):
        Result (freq=3128): a5r134(1564) a8r135(1564)
      Forming thread by copy 3:a4r123-a7r136 (freq=97):
        Result (freq=3910): a4r123(2346) a7r136(1564)
      Pushing a13(r129,l0)(cost 0)
      Pushing a12(r130,l0)(cost 0)
      Forming thread by copy 4:a2r126-a16r140 (freq=1000):
        Result (freq=11429): a2r126(9429) a16r140(2000)
        Making a2(r126,l0) colorable
      Pushing a11(r117,l0)(cost 0)
      Pushing a3(r137,l0)(cost 0)
      Pushing a16(r140,l0)(cost 0)
      Pushing a14(r128,l0)(cost 0)
      Pushing a6(r132,l0)(cost 0)
      Pushing a9(r133,l0)(cost 0)
      Pushing a5(r134,l0)(cost 0)
      Pushing a8(r135,l0)(cost 0)
      Pushing a1(r138,l0)(cost 0)
      Pushing a0(r125,l0)(cost 0)
      Pushing a10(r127,l0)(cost 0)
      Pushing a15(r141,l0)(cost 0)
      Pushing a7(r136,l0)(cost 0)
      Pushing a4(r123,l0)(cost 0)
      Pushing a2(r126,l0)(cost 151210)
      Popping a2(r126,l0)  -- assign reg 0
      Popping a4(r123,l0)  -- assign reg 3
      Popping a7(r136,l0)  -- assign reg 3
      Popping a15(r141,l0)  -- assign reg 1
      Popping a10(r127,l0)  -- assign reg 1
      Popping a0(r125,l0)  -- assign reg 0
      Popping a1(r138,l0)  -- assign reg 3
      Popping a8(r135,l0)  -- assign reg 2
      Popping a5(r134,l0)  -- assign reg 2
      Popping a9(r133,l0)  -- assign reg 1
      Popping a6(r132,l0)  -- assign reg 1
      Popping a14(r128,l0)  -- assign reg 3
      Popping a16(r140,l0)  -- assign reg 0
      Popping a3(r137,l0)  -- (memory is more profitable 0 vs 19) spill!
      Popping a11(r117,l0)  -- assign reg 3
      Popping a12(r130,l0)  -- assign reg 3
      Popping a13(r129,l0)  -- assign reg 2
Disposition:
   11:r117 l0     3    4:r123 l0     3    0:r125 l0     0    2:r126 l0     0
   10:r127 l0     1   14:r128 l0     3   13:r129 l0     2   12:r130 l0     3
    6:r132 l0     1    9:r133 l0     1    5:r134 l0     2    8:r135 l0     2
    7:r136 l0     3    3:r137 l0   mem    1:r138 l0     3   16:r140 l0     0
   15:r141 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


BUF_get_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,7u} r103={1d,6u} r117={1d,1u} r123={1d,2u} r125={3d,1u} r126={1d,11u,7e} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,2u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 115{47d,61u,7e} in 38{38 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 8 12 2 NOTE_INSN_FUNCTION_BEG)
(note 12 4 10 2 NOTE_INSN_DELETED)
(debug_insn 10 12 58 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(insn 58 10 2 2 (set (reg:SI 140)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":134:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 2 58 59 2 (set (reg/v/f:SI 126 [ buf_handle ])
        (reg:SI 140)) "../System/buf.c":134:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(insn 59 2 11 2 (set (reg:SI 141)
        (reg:SI 1 r1 [ data ])) "../System/buf.c":134:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ data ])
        (nil)))
(insn 11 59 3 2 (set (reg:SI 128 [ buf_handle_16(D)->data_size ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])) "../System/buf.c":136:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])
        (nil)))
(insn 3 11 13 2 (set (reg/v/f:SI 127 [ data ])
        (reg:SI 141)) "../System/buf.c":134:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(jump_insn 13 3 14 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 128 [ buf_handle_16(D)->data_size ])
                        (const_int 0 [0]))
                    (label_ref:SI 53)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":136:5 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 128 [ buf_handle_16(D)->data_size ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 233216732 (nil))))
 -> 53)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 15 14 17 3 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(insn 17 15 16 3 (set (reg:SI 130 [ buf_handle_16(D)->front ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])) "../System/buf.c":142:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])
        (nil)))
(insn 16 17 18 3 (set (reg/f:SI 129 [ buf_handle_16(D)->buffer ])
        (mem/f:SI (reg/v/f:SI 126 [ buf_handle ]) [3 buf_handle_16(D)->buffer+0 S4 A32])) "../System/buf.c":142:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 126 [ buf_handle ]) [3 buf_handle_16(D)->buffer+0 S4 A32])
        (nil)))
(insn 18 16 20 3 (set (reg:SI 117 [ _5 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 129 [ buf_handle_16(D)->buffer ])
                    (reg:SI 130 [ buf_handle_16(D)->front ])) [0 *_4+0 S1 A8]))) "../System/buf.c":142:28 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130 [ buf_handle_16(D)->front ])
        (expr_list:REG_DEAD (reg/f:SI 129 [ buf_handle_16(D)->buffer ])
            (nil))))
(insn 20 18 21 3 (set (mem:QI (reg/v/f:SI 127 [ data ]) [0 *data_17(D)+0 S1 A8])
        (subreg/s/v:QI (reg:SI 117 [ _5 ]) 0)) "../System/buf.c":142:8 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ data ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 21 20 22 3 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(insn 22 21 26 3 (set (reg:SI 133 [ buf_handle_16(D)->data_size ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])) "../System/buf.c":145:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])
        (nil)))
(insn 26 22 30 3 (set (reg:SI 135 [ buf_handle_16(D)->free_size ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_16(D)->free_size+0 S4 A32])) "../System/buf.c":146:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_16(D)->free_size+0 S4 A32])
        (nil)))
(insn 30 26 34 3 (set (reg:SI 136 [ buf_handle_16(D)->front ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])) "../System/buf.c":151:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])
        (nil)))
(insn 34 30 23 3 (set (reg:SI 137 [ buf_handle_16(D)->length ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_16(D)->length+0 S4 A32])) "../System/buf.c":153:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_16(D)->length+0 S4 A32])
        (nil)))
(insn 23 34 27 3 (set (reg:SI 132)
        (plus:SI (reg:SI 133 [ buf_handle_16(D)->data_size ])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":145:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 133 [ buf_handle_16(D)->data_size ])
        (nil)))
(insn 27 23 31 3 (set (reg:SI 134)
        (plus:SI (reg:SI 135 [ buf_handle_16(D)->free_size ])
            (const_int 1 [0x1]))) "../System/buf.c":146:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 135 [ buf_handle_16(D)->free_size ])
        (nil)))
(insn 31 27 24 3 (set (reg:SI 123 [ _11 ])
        (plus:SI (reg:SI 136 [ buf_handle_16(D)->front ])
            (const_int 1 [0x1]))) "../System/buf.c":151:19 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 136 [ buf_handle_16(D)->front ])
        (nil)))
(insn 24 31 25 3 (set (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])
        (reg:SI 132)) "../System/buf.c":145:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(debug_insn 25 24 28 3 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(insn 28 25 29 3 (set (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_16(D)->free_size+0 S4 A32])
        (reg:SI 134)) "../System/buf.c":146:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(debug_insn 29 28 32 3 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(insn 32 29 33 3 (set (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../System/buf.c":151:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 35 3 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(insn 35 33 36 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ _11 ])
            (reg:SI 137 [ buf_handle_16(D)->length ]))) "../System/buf.c":153:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ buf_handle_16(D)->length ])
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(jump_insn 36 35 37 3 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 57)
            (pc))) "../System/buf.c":153:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 57)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (debug_marker) "../System/buf.c":155:3 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 138)
        (const_int 0 [0])) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 40 39 6 4 (set (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])
        (reg:SI 138)) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ buf_handle ])
        (nil)))
(insn 6 40 60 4 (set (reg:SI 125 [ <retval> ])
        (reg:SI 138)) "../System/buf.c":158:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 60 6 61 4 (set (pc)
        (label_ref 41)) 284 {*arm_jump}
     (nil)
 -> 41)
(barrier 61 60 53)
(code_label 53 61 52 5 36 (nil) [1 uses])
(note 52 53 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 52 62 5 (set (reg:SI 125 [ <retval> ])
        (const_int 2 [0x2])) "../System/buf.c":138:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(jump_insn 62 5 63 5 (set (pc)
        (label_ref 41)) 284 {*arm_jump}
     (nil)
 -> 41)
(barrier 63 62 57)
(code_label 57 63 56 6 37 (nil) [1 uses])
(note 56 57 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 56 41 6 (set (reg:SI 125 [ <retval> ])
        (const_int 0 [0])) "../System/buf.c":158:9 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 41 7 42 7 35 (nil) [2 uses])
(note 42 41 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 42 48 7 (set (reg/i:SI 0 r0)
        (reg:SI 125 [ <retval> ])) "../System/buf.c":160:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ <retval> ])
        (nil)))
(insn 48 47 64 7 (use (reg/i:SI 0 r0)) "../System/buf.c":160:1 -1
     (nil))
(note 64 48 0 NOTE_INSN_DELETED)

;; Function BUF_get_bytes (BUF_get_bytes, funcdef_no=5, decl_uid=5716, cgraph_uid=6, symbol_order=5)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 18 count 18 (  1.3)
deleting insn with uid = 31.
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13
;;
;; Loop 1
;;  header 6, latch 5
;;  depth 1, outer 0
;;  nodes: 6 5 8 7
;; 2 succs { 3 10 }
;; 3 succs { 12 4 }
;; 4 succs { 13 }
;; 5 succs { 11 6 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 5 9 }
;; 9 succs { 4 }
;; 10 succs { 13 }
;; 11 succs { 13 }
;; 12 succs { 6 }
;; 13 succs { 1 }
Adding REG_EQUIV to insn 53 for source of insn 54
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 147 uninteresting
Reg 148: local to bb 2 def dominates all uses has unique first use
Reg 114: def dominates all uses has unique first use
Reg 149: local to bb 2 def dominates all uses has unique first use
Reg 132: def dominates all uses has unique first use
Ignoring reg 134, has equiv memory
Reg 117 uninteresting
Ignoring reg 139, has equiv memory
Ignoring reg 136, has equiv memory
Ignoring reg 138, has equiv memory
Ignoring reg 140, has equiv memory
Reg 119: def dominates all uses has unique first use
Ignoring reg 137, has equiv memory
Reg 113: def dominates all uses has unique first use
Reg 144: def dominates all uses has unique first use
Reg 113 not local to one basic block
Reg 114 not local to one basic block
Reg 119 not local to one basic block
Reg 132 not local to one basic block
Reg 144 not local to one basic block
Found def insn 128 for 148 to be not moveable
Found def insn 129 for 149 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13
;;
;; Loop 1
;;  header 6, latch 5
;;  depth 1, outer 0
;;  nodes: 6 5 8 7
;; 2 succs { 3 10 }
;; 3 succs { 12 4 }
;; 4 succs { 13 }
;; 5 succs { 11 6 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 5 9 }
;; 9 succs { 4 }
;; 10 succs { 13 }
;; 11 succs { 13 }
;; 12 succs { 6 }
;; 13 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 134: (insn_list:REG_DEP_TRUE 42 (nil))
init_insns for 136: (insn_list:REG_DEP_TRUE 48 (nil))
init_insns for 137: (insn_list:REG_DEP_TRUE 54 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 52 (nil))
init_insns for 139: (insn_list:REG_DEP_TRUE 56 (nil))
init_insns for 140: (insn_list:REG_DEP_TRUE 60 (nil))
init_insns for 144: (insn_list:REG_DEP_TRUE 65 (nil))

Pass 1 for finding pseudo/allocno costs

    r149: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r139: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r138: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r134: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r130,l0) costs: GENERAL_REGS:664,664 VFP_D0_D7_REGS:14940,14940 VFP_LO_REGS:14940,14940 ALL_REGS:9960,9960 MEM:9960,9960
  a1(r144,l0) costs: LO_REGS:0,0 HI_REGS:0,738 CALLER_SAVE_REGS:0,738 EVEN_REG:0,738 GENERAL_REGS:0,738 VFP_D0_D7_REGS:3675,9210 VFP_LO_REGS:3675,9210 ALL_REGS:3675,9210 MEM:2450,6140
  a2(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3675,14760 VFP_LO_REGS:3675,14760 ALL_REGS:3675,14760 MEM:2450,9840
  a3(r114,l0) costs: LO_REGS:0,0 HI_REGS:1184,1184 CALLER_SAVE_REGS:1184,1184 EVEN_REG:1184,1184 GENERAL_REGS:1184,1184 VFP_D0_D7_REGS:17535,17535 VFP_LO_REGS:17535,17535 ALL_REGS:17535,17535 MEM:11690,11690
  a4(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7350,40605 VFP_LO_REGS:7350,40605 ALL_REGS:7350,40605 MEM:4900,27070
  a5(r129,l0) costs: LO_REGS:0,0 HI_REGS:490,1968 CALLER_SAVE_REGS:490,1968 EVEN_REG:490,1968 GENERAL_REGS:490,1968 VFP_D0_D7_REGS:3675,53550 VFP_LO_REGS:3675,53550 ALL_REGS:3675,53550 MEM:2450,35700
  a6(r131,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13635,163275 VFP_LO_REGS:13635,163275 ALL_REGS:13635,163275 MEM:9090,108850
  a7(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8655,8655 VFP_LO_REGS:8655,8655 ALL_REGS:8655,8655 MEM:5770,5770
  a8(r149,l0) costs: GENERAL_REGS:664,664 VFP_D0_D7_REGS:14940,14940 VFP_LO_REGS:14940,14940 ALL_REGS:9960,9960 MEM:9960,9960
  a9(r148,l0) costs: GENERAL_REGS:664,664 VFP_D0_D7_REGS:14940,14940 VFP_LO_REGS:14940,14940 ALL_REGS:9960,9960 MEM:9960,9960
  a10(r147,l0) costs: GENERAL_REGS:664,664 VFP_D0_D7_REGS:14940,14940 VFP_LO_REGS:14940,14940 ALL_REGS:9960,9960 MEM:9960,9960
  a11(r113,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:11085,11085 VFP_LO_REGS:11085,11085 ALL_REGS:11085,11085 MEM:7390,7390
  a12(r127,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:33255,33255 VFP_LO_REGS:33255,33255 ALL_REGS:33255,33255 MEM:22170,22170
  a13(r129,l1) costs: LO_REGS:0,0 HI_REGS:1478,1478 CALLER_SAVE_REGS:1478,1478 EVEN_REG:1478,1478 GENERAL_REGS:1478,1478 VFP_D0_D7_REGS:49875,49875 VFP_LO_REGS:49875,49875 ALL_REGS:49875,49875 MEM:33250,33250
  a14(r131,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:149640,149640 VFP_LO_REGS:149640,149640 ALL_REGS:149640,149640 MEM:99760,99760
  a15(r144,l1) costs: LO_REGS:0,0 HI_REGS:738,738 CALLER_SAVE_REGS:738,738 EVEN_REG:738,738 GENERAL_REGS:738,738 VFP_D0_D7_REGS:5535,5535 VFP_LO_REGS:5535,5535 ALL_REGS:5535,5535 MEM:3690,3690
  a16(r119,l1) costs: LO_REGS:0,0 HI_REGS:2876,2876 CALLER_SAVE_REGS:2876,2876 EVEN_REG:2876,2876 GENERAL_REGS:2876,2876 VFP_D0_D7_REGS:32655,32655 VFP_LO_REGS:32655,32655 ALL_REGS:32655,32655 MEM:21770,21770
  a17(r140,l1) costs: LO_REGS:0,0 HI_REGS:1478,1478 CALLER_SAVE_REGS:1478,1478 EVEN_REG:1478,1478 GENERAL_REGS:1478,1478 VFP_D0_D7_REGS:22170,22170 VFP_LO_REGS:22170,22170 ALL_REGS:22170,22170 MEM:0,0
  a18(r137,l1) costs: LO_REGS:0,0 HI_REGS:1478,1478 CALLER_SAVE_REGS:1478,1478 EVEN_REG:1478,1478 GENERAL_REGS:1478,1478 VFP_D0_D7_REGS:22170,22170 VFP_LO_REGS:22170,22170 ALL_REGS:22170,22170 MEM:14780,14780
  a19(r138,l1) costs: LO_REGS:0,0 HI_REGS:1478,1478 CALLER_SAVE_REGS:1478,1478 EVEN_REG:1478,1478 GENERAL_REGS:1478,1478 VFP_D0_D7_REGS:22170,22170 VFP_LO_REGS:22170,22170 ALL_REGS:22170,22170 MEM:0,0
  a20(r139,l1) costs: LO_REGS:0,0 HI_REGS:1478,1478 CALLER_SAVE_REGS:1478,1478 EVEN_REG:1478,1478 GENERAL_REGS:1478,1478 VFP_D0_D7_REGS:22170,22170 VFP_LO_REGS:22170,22170 ALL_REGS:22170,22170 MEM:0,0
  a21(r136,l1) costs: LO_REGS:0,0 HI_REGS:1478,1478 CALLER_SAVE_REGS:1478,1478 EVEN_REG:1478,1478 GENERAL_REGS:1478,1478 VFP_D0_D7_REGS:22170,22170 VFP_LO_REGS:22170,22170 ALL_REGS:22170,22170 MEM:0,0
  a22(r117,l1) costs: GENERAL_REGS:0,0 MEM:14780,14780
  a23(r134,l1) costs: LO_REGS:0,0 HI_REGS:1478,1478 CALLER_SAVE_REGS:1478,1478 EVEN_REG:1478,1478 GENERAL_REGS:1478,1478 VFP_D0_D7_REGS:22170,22170 VFP_LO_REGS:22170,22170 ALL_REGS:22170,22170 MEM:0,0

   Insn 112(l0): point = 0
   Insn 111(l0): point = 2
   Insn 140(l0): point = 5
   Insn 65(l0): point = 7
   Insn 106(l0): point = 9
   Insn 103(l0): point = 11
   Insn 104(l0): point = 13
   Insn 138(l0): point = 16
   Insn 9(l0): point = 18
   Insn 136(l0): point = 21
   Insn 7(l0): point = 23
   Insn 131(l0): point = 26
   Insn 8(l0): point = 28
   Insn 134(l0): point = 31
   Insn 24(l0): point = 34
   Insn 19(l0): point = 37
   Insn 18(l0): point = 39
   Insn 3(l0): point = 41
   Insn 129(l0): point = 43
   Insn 15(l0): point = 45
   Insn 128(l0): point = 47
   Insn 2(l0): point = 49
   Insn 127(l0): point = 51
   Insn 36(l1): point = 54
   Insn 82(l1): point = 57
   Insn 81(l1): point = 59
   Insn 125(l1): point = 62
   Insn 66(l1): point = 64
   Insn 62(l1): point = 67
   Insn 61(l1): point = 69
   Insn 54(l1): point = 71
   Insn 50(l1): point = 73
   Insn 58(l1): point = 75
   Insn 53(l1): point = 77
   Insn 57(l1): point = 79
   Insn 49(l1): point = 81
   Insn 60(l1): point = 83
   Insn 52(l1): point = 85
   Insn 48(l1): point = 87
   Insn 56(l1): point = 89
   Insn 46(l1): point = 91
   Insn 43(l1): point = 93
   Insn 42(l1): point = 95
 a0(r130): [26..28] [21..23] [16..18] [3..4]
 a1(r144): [5..7]
 a2(r113): [5..9]
 a3(r114): [34..45] [10..15]
 a4(r127): [5..13]
 a5(r129): [5..11]
 a6(r131): [34..49] [5..15]
 a7(r132): [34..41] [14..15]
 a8(r149): [40..43]
 a9(r148): [42..47]
 a10(r147): [50..51]
 a11(r113): [54..97]
 a12(r127): [54..97]
 a13(r129): [94..97] [67..79] [54..62]
 a14(r131): [54..97]
 a15(r144): [54..97]
 a16(r119): [55..81]
 a17(r140): [70..83]
 a18(r137): [72..77]
 a19(r138): [78..85]
 a20(r139): [80..89]
 a21(r136): [82..87]
 a22(r117): [92..93]
 a23(r134): [94..95]
      Moving ranges of a15r144 to a1r144:  [54..97]
 Rebuilding regno allocno list for 140
 Rebuilding regno allocno list for 139
 Rebuilding regno allocno list for 138
 Rebuilding regno allocno list for 137
 Rebuilding regno allocno list for 136
 Rebuilding regno allocno list for 134
      Moving ranges of a14r131 to a6r131:  [54..97]
      Moving ranges of a13r129 to a5r129:  [94..97] [67..79] [54..62]
      Moving ranges of a12r127 to a4r127:  [54..97]
 Rebuilding regno allocno list for 119
 Rebuilding regno allocno list for 117
      Moving ranges of a11r113 to a2r113:  [54..97]
Compressing live ranges: from 98 to 34 - 34%
Ranges after the compression:
 a0(r130): [8..13] [0..1]
 a1(r144): [20..33] [2..3]
 a2(r113): [20..33] [2..3]
 a3(r114): [14..17] [4..7]
 a4(r127): [20..33] [2..5]
 a5(r129): [32..33] [20..25] [2..5]
 a6(r131): [20..33] [14..17] [2..7]
 a7(r132): [14..15] [6..7]
 a8(r149): [14..17]
 a9(r148): [16..17]
 a10(r147): [18..19]
 a16(r119): [20..27]
 a17(r140): [22..29]
 a18(r137): [22..23]
 a19(r138): [24..29]
 a20(r139): [26..29]
 a21(r136): [28..29]
 a22(r117): [30..31]
 a23(r134): [32..33]
+++Allocating 152 bytes for conflict table (uncompressed size 192)
;; a0(r130,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r144,l0) conflicts: a2(r113,l0) a4(r127,l0) a5(r129,l0) a6(r131,l0) a16(r119,l0) a18(r137,l0) a17(r140,l0) a19(r138,l0) a20(r139,l0) a21(r136,l0) a22(r117,l0) a23(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a1(r144,l0) a4(r127,l0) a5(r129,l0) a6(r131,l0) a16(r119,l0) a18(r137,l0) a17(r140,l0) a19(r138,l0) a20(r139,l0) a21(r136,l0) a22(r117,l0) a23(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r114,l0) conflicts: a4(r127,l0) a5(r129,l0) a6(r131,l0) a7(r132,l0) a8(r149,l0) a9(r148,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a4(r127,l0) conflicts: a1(r144,l0) a2(r113,l0) a5(r129,l0) a6(r131,l0) a3(r114,l0) a16(r119,l0) a18(r137,l0) a17(r140,l0) a19(r138,l0) a20(r139,l0) a21(r136,l0) a22(r117,l0) a23(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r129,l0) conflicts: a1(r144,l0) a2(r113,l0) a4(r127,l0) a6(r131,l0) a3(r114,l0) a16(r119,l0) a18(r137,l0) a17(r140,l0) a19(r138,l0) a23(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r131,l0) conflicts: a1(r144,l0) a2(r113,l0) a4(r127,l0) a5(r129,l0) a3(r114,l0) a7(r132,l0) a8(r149,l0) a9(r148,l0) a16(r119,l0) a18(r137,l0) a17(r140,l0) a19(r138,l0) a20(r139,l0) a21(r136,l0) a22(r117,l0) a23(r134,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a7(r132,l0) conflicts: a6(r131,l0) a3(r114,l0) a8(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r149,l0) conflicts: a6(r131,l0) a3(r114,l0) a7(r132,l0) a9(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r148,l0) conflicts: a6(r131,l0) a3(r114,l0) a8(r149,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a10(r147,l0) conflicts:
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a16(r119,l0) conflicts: a1(r144,l0) a2(r113,l0) a4(r127,l0) a5(r129,l0) a6(r131,l0) a18(r137,l0) a17(r140,l0) a19(r138,l0) a20(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r140,l0) conflicts: a1(r144,l0) a2(r113,l0) a4(r127,l0) a5(r129,l0) a6(r131,l0) a16(r119,l0) a18(r137,l0) a19(r138,l0) a20(r139,l0) a21(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r137,l0) conflicts: a1(r144,l0) a2(r113,l0) a4(r127,l0) a5(r129,l0) a6(r131,l0) a16(r119,l0) a17(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r138,l0) conflicts: a1(r144,l0) a2(r113,l0) a4(r127,l0) a5(r129,l0) a6(r131,l0) a16(r119,l0) a17(r140,l0) a20(r139,l0) a21(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r139,l0) conflicts: a1(r144,l0) a2(r113,l0) a4(r127,l0) a6(r131,l0) a16(r119,l0) a17(r140,l0) a19(r138,l0) a21(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r136,l0) conflicts: a1(r144,l0) a2(r113,l0) a4(r127,l0) a6(r131,l0) a17(r140,l0) a19(r138,l0) a20(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r117,l0) conflicts: a1(r144,l0) a2(r113,l0) a4(r127,l0) a6(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r134,l0) conflicts: a1(r144,l0) a2(r113,l0) a4(r127,l0) a5(r129,l0) a6(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a4(r127)<->a7(r132)@30:shuffle
  cp1:a2(r113)<->a3(r114)@30:shuffle
  cp2:a16(r119)<->a21(r136)@92:shuffle
  cp3:a5(r129)<->a20(r139)@92:shuffle
  cp4:a18(r137)<->a19(r138)@92:shuffle
  cp5:a6(r131)<->a10(r147)@332:move
  cp6:a7(r132)<->a9(r148)@332:move
  pref0:a0(r130)<-hr0@664
  pref1:a10(r147)<-hr0@664
  pref2:a9(r148)<-hr1@664
  pref3:a8(r149)<-hr2@664
  regions=2, blocks=14, points=34
    allocnos=24 (big 0), copies=7, conflicts=0, ranges=29

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r130 1r144 2r113 3r114 4r127 5r129 6r131 7r132 8r149 9r148 10r147 16r119 17r140 18r137 19r138 20r139 21r136 22r117 23r134
    modified regnos: 113 114 117 119 127 129 130 131 132 134 136 137 138 139 140 144 147 148 149
    border:
    Pressure: GENERAL_REGS=8
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@348724
          2:( 0-1 3-12 14)@61892
            3:( 0 3-12 14)@256212
      Allocno a0r130 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r114 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a4r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r131 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a7r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r149 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a9r148 of ALL_REGS(46) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15 48-106)
      Allocno a10r147 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Allocno a16r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r140 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a18r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r138 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a20r139 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a21r136 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a22r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r134 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Forming thread by copy 6:a7r132-a9r148 (freq=332):
        Result (freq=1241): a7r132(577) a9r148(664)
      Forming thread by copy 2:a16r119-a21r136 (freq=92):
        Result (freq=3655): a16r119(2177) a21r136(1478)
      Forming thread by copy 3:a5r129-a20r139 (freq=92):
        Result (freq=5048): a5r129(3570) a20r139(1478)
      Forming thread by copy 4:a18r137-a19r138 (freq=92):
        Result (freq=2956): a18r137(1478) a19r138(1478)
      Forming thread by copy 0:a4r127-a7r132 (freq=30):
        Result (freq=3948): a4r127(2707) a7r132(577) a9r148(664)
      Forming thread by copy 1:a2r113-a3r114 (freq=30):
        Result (freq=2153): a2r113(984) a3r114(1169)
      Pushing a1(r144,l0)(cost 0)
        Making a20(r139,l0) colorable
      Pushing a10(r147,l0)(cost 0)
      Pushing a8(r149,l0)(cost 0)
      Pushing a0(r130,l0)(cost 0)
      Pushing a23(r134,l0)(cost 0)
      Pushing a22(r117,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Forming thread by copy 5:a6r131-a10r147 (freq=332):
        Result (freq=7854): a6r131(7190) a10r147(664)
        Making a6(r131,l0) colorable
        Making a19(r138,l0) colorable
      Pushing a3(r114,l0)(cost 0)
      Pushing a18(r137,l0)(cost 0)
        Making a17(r140,l0) colorable
      Pushing a17(r140,l0)(cost 0)
      Pushing a19(r138,l0)(cost 0)
      Pushing a21(r136,l0)(cost 0)
      Pushing a16(r119,l0)(cost 0)
      Pushing a7(r132,l0)(cost 0)
      Pushing a9(r148,l0)(cost 0)
      Pushing a4(r127,l0)(cost 0)
      Pushing a20(r139,l0)(cost 0)
      Pushing a5(r129,l0)(cost 0)
      Pushing a6(r131,l0)(cost 108850)
      Popping a6(r131,l0)  -- assign reg 0
      Popping a5(r129,l0)  -- assign reg 3
      Popping a20(r139,l0)  -- assign reg 3
      Popping a4(r127,l0)  -- assign reg 1
      Popping a9(r148,l0)  -- assign reg 1
      Popping a7(r132,l0)  -- assign reg 1
      Popping a16(r119,l0)  -- assign reg 2
      Popping a21(r136,l0)  -- assign reg 2
      Popping a19(r138,l0)  -- (memory is more profitable 0 vs 19) spill!
      Popping a17(r140,l0)  -- (memory is more profitable 0 vs 19) spill!
      Popping a18(r137,l0)  -- assign reg 4
      Popping a3(r114,l0)  -- assign reg 4
      Popping a2(r113,l0)  -- assign reg 12
      Popping a22(r117,l0)  -- assign reg 3
      Popping a23(r134,l0)  -- assign reg 2
      Popping a0(r130,l0)  -- assign reg 0
      Popping a8(r149,l0)  -- assign reg 2
      Popping a10(r147,l0)  -- assign reg 0
      Popping a1(r144,l0)  -- assign reg 5
Assigning 4 to a19r138
Disposition:
    2:r113 l0    12    3:r114 l0     4   22:r117 l0     3   16:r119 l0     2
    4:r127 l0     1    5:r129 l0     3    0:r130 l0     0    6:r131 l0     0
    7:r132 l0     1   23:r134 l0     2   21:r136 l0     2   18:r137 l0     4
   19:r138 l0     4   20:r139 l0     3   17:r140 l0   mem    1:r144 l0     5
   10:r147 l0     0    9:r148 l0     1    8:r149 l0     2
New iteration of spill/restore move
+++Costs: overall -37184, reg -37184, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


BUF_get_bytes

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,2u} r2={1d,1u} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,3u} r102={1d,13u} r103={1d,12u} r113={1d,1u} r114={1d,4u} r117={1d,1u} r119={1d,2u} r127={2d,7u} r129={3d,3u} r130={3d,1u} r131={1d,13u,6e} r132={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r144={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} 
;;    total ref usage 164{55d,103u,6e} in 85{85 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 5 2 NOTE_INSN_DELETED)
(note 5 4 127 2 NOTE_INSN_FUNCTION_BEG)
(insn 127 5 2 2 (set (reg:SI 147)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":165:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 2 127 120 2 (set (reg/v/f:SI 131 [ buf_handle ])
        (reg:SI 147)) "../System/buf.c":165:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(debug_insn 120 2 12 2 (var_location:SI D#25 (reg:SI 1 r1 [ data ])) -1
     (nil))
(debug_insn 12 120 13 2 (debug_marker) "../System/buf.c":166:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/buf.c":167:2 -1
     (nil))
(debug_insn 14 13 128 2 (debug_marker) "../System/buf.c":170:2 -1
     (nil))
(insn 128 14 15 2 (set (reg:SI 148)
        (reg:SI 1 r1 [ data ])) "../System/buf.c":165:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ data ])
        (nil)))
(insn 15 128 16 2 (set (reg/v:SI 114 [ buf_data_size ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_8(D)->data_size+0 S4 A32])) "../System/buf.c":170:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 16 15 17 2 (var_location:SI buf_data_size (reg/v:SI 114 [ buf_data_size ])) "../System/buf.c":170:16 -1
     (nil))
(debug_insn 17 16 129 2 (debug_marker) "../System/buf.c":171:2 -1
     (nil))
(insn 129 17 3 2 (set (reg:SI 149)
        (reg:SI 2 r2 [ size ])) "../System/buf.c":165:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ size ])
        (nil)))
(insn 3 129 18 2 (set (reg/v/f:SI 132 [ data ])
        (reg:SI 148)) "../System/buf.c":165:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 18 3 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ buf_data_size ])
            (reg:SI 149))) "../System/buf.c":171:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 115)
            (pc))) "../System/buf.c":171:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 115)
(note 20 19 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 23 20 21 3 NOTE_INSN_DELETED)
(debug_insn 21 23 22 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 22 21 24 3 (debug_marker) "../System/buf.c":174:16 -1
     (nil))
(jump_insn 24 22 83 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 114 [ buf_data_size ])
                        (const_int 0 [0]))
                    (label_ref 95)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":174:3 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 95)
(code_label 83 24 25 4 43 (nil) [1 uses])
(note 25 83 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 25 131 4 (set (reg:SI 130 [ <retval> ])
        (const_int 0 [0])) "../System/buf.c":185:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 131 8 132 4 (set (pc)
        (label_ref 130)) 284 {*arm_jump}
     (nil)
 -> 130)
(barrier 132 131 80)
(code_label 80 132 28 5 42 (nil) [1 uses])
(note 28 80 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 35 28 36 5 NOTE_INSN_DELETED)
(jump_insn 36 35 107 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 119 [ _20 ])
                        (const_int 0 [0]))
                    (label_ref:SI 119)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":136:5 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 119 [ _20 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 315265956 (nil))))
 -> 119)
(code_label 107 36 37 6 44 (nil) [1 uses])
(note 37 107 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 37 30 6 (var_location:SI i (debug_expr:SI D#24)) -1
     (nil))
(debug_insn 30 29 38 6 (debug_marker) "../System/buf.c":177:4 -1
     (nil))
(debug_insn 38 30 39 6 (var_location:SI i (plus:SI (minus:SI (reg:SI 127 [ ivtmp.40 ])
            (debug_expr:SI D#25))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 39 38 40 6 (var_location:SI buf_handle (reg/v/f:SI 131 [ buf_handle ])) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 40 39 41 6 (var_location:SI data (plus:SI (reg:SI 127 [ ivtmp.40 ])
        (const_int 1 [0x1]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 41 40 64 6 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 64 41 73 6 (debug_marker) "../System/buf.c":155:3 -1
     (nil))
(debug_insn 73 64 74 6 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 74 73 75 6 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 75 74 76 6 (var_location:QI rtnr_code (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 76 75 42 6 (debug_marker) "../System/buf.c":174:33 -1
     (nil))
(insn 42 76 43 6 (set (reg/f:SI 134 [ buf_handle_8(D)->buffer ])
        (mem/f:SI (reg/v/f:SI 131 [ buf_handle ]) [3 buf_handle_8(D)->buffer+0 S4 A32])) "../System/buf.c":142:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 131 [ buf_handle ]) [3 buf_handle_8(D)->buffer+0 S4 A32])
        (nil)))
(insn 43 42 46 6 (set (reg:SI 117 [ _18 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 134 [ buf_handle_8(D)->buffer ])
                    (reg:SI 129 [ prephitmp_42 ])) [0 *_17+0 S1 A8]))) "../System/buf.c":142:28 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 134 [ buf_handle_8(D)->buffer ])
        (expr_list:REG_DEAD (reg:SI 129 [ prephitmp_42 ])
            (nil))))
(insn 46 43 32 6 (set (mem:QI (pre_inc:SI (reg:SI 127 [ ivtmp.40 ])) [0 MEM[base: _32, offset: 0B]+0 S1 A8])
        (subreg/s/v:QI (reg:SI 117 [ _18 ]) 0)) "../System/buf.c":142:8 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _18 ])
        (expr_list:REG_INC (reg:SI 127 [ ivtmp.40 ])
            (nil))))
(debug_insn 32 46 33 6 (var_location:SI data (plus:SI (reg:SI 127 [ ivtmp.40 ])
        (const_int 1 [0x1]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 33 32 34 6 (debug_marker:BLK) "../System/buf.c":133:18 -1
     (nil))
(debug_insn 34 33 47 6 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 47 34 77 6 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 77 47 78 6 (var_location:SI D#24 (plus:SI (minus:SI (reg:SI 127 [ ivtmp.40 ])
            (debug_expr:SI D#25))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 78 77 79 6 (var_location:SI i (debug_expr:SI D#24)) -1
     (nil))
(debug_insn 79 78 56 6 (debug_marker) "../System/buf.c":174:16 -1
     (nil))
(insn 56 79 48 6 (set (reg:SI 139 [ buf_handle_8(D)->front ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])) "../System/buf.c":151:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])
        (nil)))
(insn 48 56 52 6 (set (reg:SI 136 [ buf_handle_8(D)->data_size ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_8(D)->data_size+0 S4 A32])) "../System/buf.c":145:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_8(D)->data_size+0 S4 A32])
        (nil)))
(insn 52 48 60 6 (set (reg:SI 138 [ buf_handle_8(D)->free_size ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_8(D)->free_size+0 S4 A32])) "../System/buf.c":146:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_8(D)->free_size+0 S4 A32])
        (nil)))
(insn 60 52 49 6 (set (reg:SI 140 [ buf_handle_8(D)->length ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_8(D)->length+0 S4 A32])) "../System/buf.c":153:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_8(D)->length+0 S4 A32])
        (nil)))
(insn 49 60 57 6 (set (reg:SI 119 [ _20 ])
        (plus:SI (reg:SI 136 [ buf_handle_8(D)->data_size ])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":145:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 136 [ buf_handle_8(D)->data_size ])
        (nil)))
(insn 57 49 53 6 (set (reg:SI 129 [ prephitmp_42 ])
        (plus:SI (reg:SI 139 [ buf_handle_8(D)->front ])
            (const_int 1 [0x1]))) "../System/buf.c":151:19 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 139 [ buf_handle_8(D)->front ])
        (nil)))
(insn 53 57 58 6 (set (reg:SI 137)
        (plus:SI (reg:SI 138 [ buf_handle_8(D)->free_size ])
            (const_int 1 [0x1]))) "../System/buf.c":146:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 138 [ buf_handle_8(D)->free_size ])
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                    (const_int 20 [0x14])) [1 buf_handle_8(D)->free_size+0 S4 A32])
            (nil))))
(insn 58 53 50 6 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])
        (reg:SI 129 [ prephitmp_42 ])) "../System/buf.c":151:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 58 51 6 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_8(D)->data_size+0 S4 A32])
        (reg:SI 119 [ _20 ])) "../System/buf.c":145:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 51 50 54 6 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(insn 54 51 55 6 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_8(D)->free_size+0 S4 A32])
        (reg:SI 137)) "../System/buf.c":146:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(debug_insn 55 54 59 6 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 59 55 61 6 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(insn 61 59 62 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ prephitmp_42 ])
            (reg:SI 140 [ buf_handle_8(D)->length ]))) "../System/buf.c":153:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ buf_handle_8(D)->length ])
        (nil)))
(jump_insn 62 61 63 6 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "../System/buf.c":153:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 71)
(note 63 62 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 66 63 67 7 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])
        (reg:SI 144)) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 67 66 68 7 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 68 67 69 7 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 69 68 70 7 (var_location:QI rtnr_code (const_int 0 [0])) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 70 69 125 7 (debug_marker) "../System/buf.c":180:4 -1
     (nil))
(insn 125 70 71 7 (set (reg:SI 129 [ prephitmp_42 ])
        (const_int 0 [0])) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 71 125 72 8 41 (nil) [1 uses])
(note 72 71 81 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 81 72 82 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _3 ])
            (reg:SI 127 [ ivtmp.40 ]))) "../System/buf.c":174:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 82 81 133 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) "../System/buf.c":174:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 80)
(note 133 82 134 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(jump_insn 134 133 135 9 (set (pc)
        (label_ref 83)) 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 135 134 115)
(code_label 115 135 114 10 45 (nil) [1 uses])
(note 114 115 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 114 136 10 (set (reg:SI 130 [ <retval> ])
        (const_int 4 [0x4])) "../System/buf.c":190:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))
(jump_insn 136 7 137 10 (set (pc)
        (label_ref 130)) 284 {*arm_jump}
     (nil)
 -> 130)
(barrier 137 136 119)
(code_label 119 137 118 11 46 (nil) [1 uses])
(note 118 119 9 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 9 118 89 11 (set (reg:SI 130 [ <retval> ])
        (const_int 2 [0x2])) "../System/buf.c":138:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 89 9 90 11 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 90 89 91 11 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 91 90 138 11 (var_location:QI rtnr_code (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(jump_insn 138 91 139 11 (set (pc)
        (label_ref 130)) 284 {*arm_jump}
     (nil)
 -> 130)
(barrier 139 138 95)
(code_label 95 139 96 12 40 (nil) [1 uses])
(note 96 95 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 97 96 98 12 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 98 97 99 12 (debug_marker) "../System/buf.c":177:4 -1
     (nil))
(debug_insn 99 98 100 12 (var_location:SI buf_handle (reg/v/f:SI 131 [ buf_handle ])) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 100 99 101 12 (var_location:SI data (debug_expr:SI D#25)) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 101 100 102 12 (debug_marker:BLK) "../System/buf.c":133:18 -1
     (nil))
(debug_insn 102 101 104 12 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(insn 104 102 103 12 (set (reg:SI 127 [ ivtmp.40 ])
        (plus:SI (reg/v/f:SI 132 [ data ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ data ])
        (nil)))
(insn 103 104 106 12 (set (reg:SI 129 [ prephitmp_42 ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])) "../System/buf.c":142:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 103 65 12 (set (reg:SI 113 [ _3 ])
        (plus:SI (reg:SI 127 [ ivtmp.40 ])
            (reg/v:SI 114 [ buf_data_size ]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 114 [ buf_data_size ])
        (nil)))
(insn 65 106 140 12 (set (reg:SI 144)
        (const_int 0 [0])) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(jump_insn 140 65 141 12 (set (pc)
        (label_ref 107)) 284 {*arm_jump}
     (nil)
 -> 107)
(barrier 141 140 130)
(code_label 130 141 113 13 47 (nil) [3 uses])
(note 113 130 111 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 111 113 112 13 (set (reg/i:SI 0 r0)
        (reg:SI 130 [ <retval> ])) "../System/buf.c":193:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ <retval> ])
        (nil)))
(insn 112 111 142 13 (use (reg/i:SI 0 r0)) "../System/buf.c":193:1 -1
     (nil))
(note 142 112 0 NOTE_INSN_DELETED)

;; Function BUF_get_data_size (BUF_get_data_size, funcdef_no=6, decl_uid=5718, cgraph_uid=7, symbol_order=6)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 117 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS

  a0(r117,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 13(l0): point = 0
   Insn 12(l0): point = 2
   Insn 15(l0): point = 4
 a0(r117): [3..4]
Compressing live ranges: from 7 to 2 - 28%
Ranges after the compression:
 a0(r117): [0..1]
+++Allocating 0 bytes for conflict table (uncompressed size 8)
;; a0(r117,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a0(r117)<-hr0@2000
  regions=1, blocks=3, points=2
    allocnos=1 (big 0), copies=0, conflicts=0, ranges=1

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r117
    modified regnos: 117
    border:
    Pressure: GENERAL_REGS=1
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@116000
      Allocno a0r117 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Pushing a0(r117,l0)(cost 0)
      Popping a0(r117,l0)  -- assign reg 0
Disposition:
    0:r117 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


BUF_get_data_size

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r117={1d,1u} 
;;    total ref usage 38{27d,11u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 7 15 2 (debug_marker) "../System/buf.c":200:2 -1
     (nil))
(insn 15 6 12 2 (set (reg:SI 117)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":199:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 12 15 13 2 (set (reg/i:SI 0 r0)
        (mem:SI (plus:SI (reg:SI 117)
                (const_int 16 [0x10])) [1 buf_handle_2(D)->data_size+0 S4 A32])) "../System/buf.c":201:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(insn 13 12 16 2 (use (reg/i:SI 0 r0)) "../System/buf.c":201:1 -1
     (nil))
(note 16 13 0 NOTE_INSN_DELETED)

;; Function BUF_get_free_size (BUF_get_free_size, funcdef_no=7, decl_uid=5720, cgraph_uid=8, symbol_order=7)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 117 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS

  a0(r117,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 13(l0): point = 0
   Insn 12(l0): point = 2
   Insn 15(l0): point = 4
 a0(r117): [3..4]
Compressing live ranges: from 7 to 2 - 28%
Ranges after the compression:
 a0(r117): [0..1]
+++Allocating 0 bytes for conflict table (uncompressed size 8)
;; a0(r117,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a0(r117)<-hr0@2000
  regions=1, blocks=3, points=2
    allocnos=1 (big 0), copies=0, conflicts=0, ranges=1

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r117
    modified regnos: 117
    border:
    Pressure: GENERAL_REGS=1
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@116000
      Allocno a0r117 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Pushing a0(r117,l0)(cost 0)
      Popping a0(r117,l0)  -- assign reg 0
Disposition:
    0:r117 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


BUF_get_free_size

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r117={1d,1u} 
;;    total ref usage 38{27d,11u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 7 15 2 (debug_marker) "../System/buf.c":207:2 -1
     (nil))
(insn 15 6 12 2 (set (reg:SI 117)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":206:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 12 15 13 2 (set (reg/i:SI 0 r0)
        (mem:SI (plus:SI (reg:SI 117)
                (const_int 20 [0x14])) [1 buf_handle_2(D)->free_size+0 S4 A32])) "../System/buf.c":208:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(insn 13 12 16 2 (use (reg/i:SI 0 r0)) "../System/buf.c":208:1 -1
     (nil))
(note 16 13 0 NOTE_INSN_DELETED)

;; Function BUF_demo (BUF_demo, funcdef_no=8, decl_uid=5722, cgraph_uid=9, symbol_order=8)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


BUF_demo

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 285{285 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/buf.c":224:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../System/buf.c":226:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:QI data (const_int 0 [0])) "../System/buf.c":226:10 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/buf.c":227:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/buf.c":228:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI buffer_ptr (debug_implicit_ptr:SI test_buffer)) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI buf_length (const_int 4 [0x4])) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/buf.c":36:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/buf.c":37:2 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/buf.c":48:2 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/buf.c":50:2 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:SI buffer_ptr (clobber (const_int 0 [0]))) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI buf_length (clobber (const_int 0 [0]))) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:QI data (const_int 1 [0x1])) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../System/buf.c":72:4 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 35 34 36 2 (var_location:QI data (const_int 1 [0x1])) -1
     (nil))
(debug_insn 36 35 37 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 37 36 38 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 41 40 42 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 42 41 43 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 43 42 44 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 45 44 46 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:QI data (const_int 2 [0x2])) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 48 47 49 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 49 48 50 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 51 50 52 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 52 51 53 2 (var_location:QI data (const_int 2 [0x2])) -1
     (nil))
(debug_insn 53 52 54 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 54 53 55 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 56 55 57 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 57 56 58 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 58 57 59 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 59 58 60 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 60 59 61 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 61 60 62 2 (debug_marker) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 62 61 63 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 63 62 64 2 (var_location:QI data (const_int 3 [0x3])) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 64 63 65 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 65 64 66 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 66 65 67 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 67 66 68 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 68 67 69 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 69 68 70 2 (var_location:QI data (const_int 3 [0x3])) -1
     (nil))
(debug_insn 70 69 71 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 71 70 72 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 72 71 73 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 73 72 74 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 74 73 75 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 75 74 76 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 76 75 77 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 77 76 78 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 78 77 79 2 (debug_marker) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 79 78 80 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 80 79 81 2 (var_location:QI data (const_int 4 [0x4])) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 81 80 82 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 82 81 83 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 83 82 84 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 84 83 85 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 85 84 86 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 86 85 87 2 (var_location:QI data (const_int 4 [0x4])) -1
     (nil))
(debug_insn 87 86 88 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 88 87 89 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 89 88 90 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 90 89 91 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 91 90 92 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 92 91 93 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 93 92 94 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 94 93 95 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 95 94 96 2 (debug_marker) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 96 95 97 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 97 96 98 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 98 97 99 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 99 98 100 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 100 99 101 2 (var_location:SI D#19 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 101 100 102 2 (var_location:SI D#18 (debug_expr:SI D#19)) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 102 101 103 2 (var_location:QI D#17 (mem:QI (debug_expr:SI D#18) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 103 102 104 2 (var_location:QI data (debug_expr:QI D#17)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 104 103 105 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 105 104 106 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 106 105 107 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 107 106 108 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 108 107 109 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 109 108 110 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 110 109 111 2 (debug_marker) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 111 110 112 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 112 111 113 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 113 112 114 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 114 113 115 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 115 114 116 2 (var_location:SI D#16 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 116 115 117 2 (var_location:SI D#15 (plus:SI (debug_expr:SI D#16)
        (const_int 1 [0x1]))) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 117 116 118 2 (var_location:QI D#14 (mem:QI (debug_expr:SI D#15) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 118 117 119 2 (var_location:QI data (debug_expr:QI D#14)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 119 118 120 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 120 119 121 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 121 120 122 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 122 121 123 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 123 122 124 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 124 123 125 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 125 124 126 2 (debug_marker) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 126 125 127 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 127 126 128 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 128 127 129 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 129 128 130 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 130 129 131 2 (var_location:SI D#13 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 131 130 132 2 (var_location:SI D#12 (plus:SI (debug_expr:SI D#13)
        (const_int 2 [0x2]))) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 132 131 133 2 (var_location:QI D#11 (mem:QI (debug_expr:SI D#12) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 133 132 134 2 (var_location:QI data (debug_expr:QI D#11)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 134 133 135 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 135 134 136 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 136 135 137 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 137 136 138 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 138 137 139 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 139 138 140 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 140 139 141 2 (debug_marker) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 141 140 142 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 142 141 143 2 (var_location:QI data (const_int 5 [0x5])) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 143 142 144 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 144 143 145 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 145 144 146 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 146 145 147 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 147 146 148 2 (debug_marker) "../System/buf.c":81:5 -1
     (nil))
(debug_insn 148 147 149 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 149 148 150 2 (var_location:QI data (const_int 5 [0x5])) -1
     (nil))
(debug_insn 150 149 151 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 151 150 152 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 152 151 153 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 153 152 154 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 154 153 155 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 155 154 156 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 156 155 157 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 157 156 158 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 158 157 159 2 (debug_marker) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 159 158 160 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 160 159 161 2 (var_location:QI data (const_int 6 [0x6])) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 161 160 162 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 162 161 163 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 163 162 164 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 164 163 165 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 165 164 166 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 166 165 167 2 (var_location:QI data (const_int 6 [0x6])) -1
     (nil))
(debug_insn 167 166 168 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 168 167 169 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 169 168 170 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 170 169 171 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 171 170 172 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 172 171 173 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 173 172 174 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 174 173 175 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 175 174 176 2 (debug_marker) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 176 175 177 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 177 176 178 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 178 177 179 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 179 178 180 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 180 179 181 2 (var_location:SI D#10 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 181 180 182 2 (var_location:SI D#9 (plus:SI (debug_expr:SI D#10)
        (const_int 3 [0x3]))) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 182 181 183 2 (var_location:QI D#8 (mem:QI (debug_expr:SI D#9) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 183 182 184 2 (var_location:QI data (debug_expr:QI D#8)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 184 183 185 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 185 184 186 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 186 185 187 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 187 186 188 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 188 187 189 2 (debug_marker) "../System/buf.c":155:3 -1
     (nil))
(debug_insn 189 188 190 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 190 189 191 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 191 190 192 2 (debug_marker) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 192 191 193 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 193 192 194 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 194 193 195 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 195 194 196 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 196 195 197 2 (var_location:SI D#7 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 197 196 198 2 (var_location:SI D#6 (debug_expr:SI D#7)) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 198 197 199 2 (var_location:QI D#5 (mem:QI (debug_expr:SI D#6) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 199 198 200 2 (var_location:QI data (debug_expr:QI D#5)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 200 199 201 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 201 200 202 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 202 201 203 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 203 202 204 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 204 203 205 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 205 204 206 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 206 205 207 2 (debug_marker) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 207 206 208 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 208 207 209 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 209 208 210 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 210 209 211 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 211 210 212 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 212 211 213 2 (debug_marker) "../System/buf.c":252:2 -1
     (nil))
(debug_insn 213 212 214 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":252:2 -1
     (nil))
(debug_insn 214 213 215 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(debug_insn 215 214 216 2 (debug_marker) "../System/buf.c":48:2 -1
     (nil))
(debug_insn 216 215 217 2 (var_location:SI test_buf_handle$rear (const_int 0 [0])) "../System/buf.c":48:19 -1
     (nil))
(debug_insn 217 216 218 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(debug_insn 218 217 219 2 (var_location:SI test_buf_handle$data_size (const_int 0 [0])) "../System/buf.c":49:24 -1
     (nil))
(debug_insn 219 218 220 2 (debug_marker) "../System/buf.c":50:2 -1
     (nil))
(debug_insn 220 219 221 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(debug_insn 221 220 222 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":252:2 -1
     (nil))
(debug_insn 222 221 223 2 (debug_marker) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 223 222 224 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 224 223 225 2 (var_location:SI data (debug_implicit_ptr:SI test_string)) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 225 224 226 2 (var_location:SI size (const_int 4 [0x4])) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 226 225 227 2 (debug_marker) "../System/buf.c":101:2 -1
     (nil))
(debug_insn 227 226 228 2 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":101:19 -1
     (nil))
(debug_insn 228 227 229 2 (debug_marker) "../System/buf.c":104:2 -1
     (nil))
(debug_insn 229 228 230 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 230 229 231 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 231 230 232 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 232 231 233 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 233 232 234 2 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(debug_insn 234 233 235 2 (var_location:SI test_buf_handle$data_size (const_int 0 [0])) -1
     (nil))
(debug_insn 235 234 236 2 (var_location:SI test_buf_handle$rear (const_int 0 [0])) -1
     (nil))
(debug_insn 236 235 237 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 237 236 238 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 238 237 239 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 239 238 240 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 240 239 241 2 (debug_marker) "../System/buf.c":114:4 -1
     (nil))
(debug_insn 241 240 242 2 (var_location:SI D#27 (debug_implicit_ptr:SI test_string)) "../System/buf.c":114:47 -1
     (nil))
(debug_insn 242 241 243 2 (var_location:QI D#26 (mem:QI (debug_expr:SI D#27) [0 +0 S1 A8])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 243 242 244 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 244 243 245 2 (var_location:QI data (debug_expr:QI D#26)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 245 244 246 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 246 245 247 2 (var_location:SI test_buf_handle$data_size (const_int 0 [0])) -1
     (nil))
(debug_insn 247 246 248 2 (var_location:SI test_buf_handle$rear (const_int 0 [0])) -1
     (nil))
(debug_insn 248 247 249 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 249 248 250 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 250 249 251 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 251 250 252 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 252 251 253 2 (var_location:SI D#27 (debug_implicit_ptr:SI test_string)) "../System/buf.c":114:47 -1
     (nil))
(debug_insn 253 252 254 2 (var_location:QI D#26 (mem:QI (debug_expr:SI D#27) [0 +0 S1 A8])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 254 253 255 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 255 254 256 2 (var_location:QI data (debug_expr:QI D#26)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 256 255 257 2 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(debug_insn 257 256 258 2 (debug_marker) "../System/buf.c":72:4 -1
     (nil))
(debug_insn 258 257 259 2 (var_location:SI test_buf_handle$rear (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 259 258 260 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 260 259 261 2 (var_location:QI data (debug_expr:QI D#26)) -1
     (nil))
(debug_insn 261 260 262 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 262 261 263 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 263 262 264 2 (var_location:SI test_buf_handle$data_size (debug_expr:SI D#28)) "../System/buf.c":90:24 -1
     (nil))
(debug_insn 264 263 265 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 265 264 266 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 266 265 267 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 267 266 268 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 268 267 269 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 269 268 270 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 270 269 271 2 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 271 270 272 2 (debug_marker) "../System/buf.c":117:4 -1
     (nil))
(debug_insn 272 271 273 2 (debug_marker) "../System/buf.c":111:29 -1
     (nil))
(debug_insn 273 272 274 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 274 273 275 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 275 274 276 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 276 275 277 2 (var_location:SI i (debug_expr:SI D#28)) -1
     (nil))
(debug_insn 277 276 278 2 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(debug_insn 278 277 279 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 279 278 280 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 280 279 281 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 281 280 282 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 282 281 283 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 283 282 284 2 (var_location:QI rtrn_code (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 284 283 285 2 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 285 284 286 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 286 285 287 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 287 286 288 2 (var_location:SI size (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 288 287 289 2 (var_location:SI i (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 289 288 292 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(note 292 289 0 NOTE_INSN_DELETED)
