Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/otto/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 255f5ebd356a4ebf927d63df7ccd3478 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_7_seg_behav xil_defaultlib.sim_7_seg xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dcd_7_seg
Compiling module xil_defaultlib.sim_7_seg
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_7_seg_behav
