{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "MainDesign_StatsCollector_0_0",
    "cell_name": "StatsSystem/StatsCollector_0",
    "component_reference": "xilinx.com:module_ref:StatsCollector:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../CPUDrivenGPUTest4.gen/sources_1/bd/MainDesign/ip/MainDesign_StatsCollector_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "MainDesign_StatsCollector_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "kintexuplus", "resolve_type": "generated", "usage": "all" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:kcu116:part0:1.5", "resolve_type": "generated", "usage": "all" } ],
        "BOARD_CONNECTIONS": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "DEVICE": [ { "value": "xcku5p", "resolve_type": "generated", "usage": "all" } ],
        "PACKAGE": [ { "value": "ffvb676", "resolve_type": "generated", "usage": "all" } ],
        "PREFHDL": [ { "value": "VHDL", "resolve_type": "generated", "usage": "all" } ],
        "SILICON_REVISION": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "VHDL", "resolve_type": "generated", "usage": "all" } ],
        "SPEEDGRADE": [ { "value": "-2", "resolve_type": "generated", "usage": "all" } ],
        "STATIC_POWER": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "TEMPERATURE_GRADE": [ { "value": "E", "resolve_type": "generated", "usage": "all" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../CPUDrivenGPUTest4.gen/sources_1/bd/MainDesign/ip/MainDesign_StatsCollector_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2025.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk": [ { "direction": "in" } ],
        "CMD_PresentSignal": [ { "direction": "in" } ],
        "CMD_SetNewStatsConfig": [ { "direction": "in" } ],
        "CMD_WriteFrameStatsAddress": [ { "direction": "in", "size_left": "29", "size_right": "0" } ],
        "CMD_EnableEventTimestamps": [ { "direction": "in" } ],
        "CMD_WriteEventTimestampsAddress": [ { "direction": "in", "size_left": "29", "size_right": "0" } ],
        "CMD_WriteEventTimestampOrders": [ { "direction": "in", "size_left": "29", "size_right": "0" } ],
        "CMD_CountTimestampsMemoryWrites": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "CMD_CountTimestampsOrdersMemoryWrites": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "CMD_StatsSaveComplete": [ { "direction": "out", "driver_value": "0x0" } ],
        "MEM_StatsWriteRequestsFIFO_wr_data": [ { "direction": "out", "size_left": "293", "size_right": "0", "driver_value": "0" } ],
        "MEM_StatsWriteRequestsFIFO_full": [ { "direction": "in", "driver_value": "0" } ],
        "MEM_StatsWriteRequestsFIFO_wr_en": [ { "direction": "out", "driver_value": "0x0" } ],
        "STAT_WriteOrderNibblesFIFO_wr_data": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "STAT_WriteOrderNibblesFIFO_full": [ { "direction": "in", "driver_value": "0" } ],
        "STAT_WriteOrderNibblesFIFO_wr_en": [ { "direction": "out", "driver_value": "0x0" } ],
        "STAT_WriteOrderNibblesFIFO_rd_data": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "STAT_WriteOrderNibblesFIFO_empty": [ { "direction": "in", "driver_value": "1" } ],
        "STAT_WriteOrderNibblesFIFO_almost_empty": [ { "direction": "in", "driver_value": "1" } ],
        "STAT_WriteOrderNibblesFIFO_rd_en": [ { "direction": "out", "driver_value": "0x0" } ],
        "STAT_ResetWriteOrderNibblesFIFO": [ { "direction": "out", "driver_value": "0x0" } ],
        "SAMP_SamplingIntervalCycles": [ { "direction": "out", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "SAMP_CurrentWriteIndex": [ { "direction": "in", "size_left": "9", "size_right": "0" } ],
        "SAMP_Reset": [ { "direction": "out", "driver_value": "0x0" } ],
        "SAMP_cache_addrb": [ { "direction": "out", "size_left": "9", "size_right": "0", "driver_value": "0" } ],
        "SAMP_cache_doutb": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "8" } ],
        "SAMP_cache_enb": [ { "direction": "out", "driver_value": "0x0" } ],
        "SAMP_cache_clk": [ { "direction": "out", "driver_value": "0x0" } ],
        "VBB_CyclesIdle": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "VBB_CyclesSpentWorking": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "VBB_CyclesWaitingForOutput": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "VBB_CurrentDrawEventID": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "VSHADER_CyclesIdle": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "VSHADER_CyclesSpentWorking": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "VSHADER_CyclesExecShaderCode": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "VSHADER_CyclesWaitingForOutput": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "VSHADER_CurrentDrawEventID": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "IA_CyclesIdle": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "IA_CyclesSpentWorking": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "IA_CyclesLoadingDataToCache": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "IA_CyclesWaitingForOutput": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "IA_CurrentDrawEventID": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "CLIP_CyclesIdle": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "CLIP_CyclesSpentWorking": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "CLIP_CyclesWaitingForOutput": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "CLIP_CurrentDrawEventID": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "TRISETUP_CyclesIdle": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "TRISETUP_CyclesSpentWorking": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "TRISETUP_CyclesWaitingForOutput": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "TRISETUP_CurrentDrawEventID": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "RAST_CyclesIdle": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "RAST_CyclesSpentWorking": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "RAST_CyclesWaitingForOutput": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "RAST_CyclesWaitingForTriWorkCache": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "RAST_CurrentDrawEventID": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "DINTERP_CyclesIdle": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "DINTERP_CyclesSpentWorking": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "DINTERP_CyclesWaitingForOutput": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "DINTERP_CurrentDrawEventID": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "INTERP_CyclesIdle": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "INTERP_CyclesSpentWorking": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "INTERP_CyclesWaitingForOutput": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "INTERP_CurrentDrawEventID": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "TEXSAMP_CyclesIdle": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "TEXSAMP_CyclesSpentWorking": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "TEXSAMP_CyclesWaitingForOutput": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "TEXSAMP_CyclesWaitingCacheLoad": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "TEXSAMP_CurrentDrawEventID": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "ROP_CyclesIdle": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "ROP_CyclesSpentWorking": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "ROP_CyclesWaitingForOutput": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "ROP_CyclesWaitingForMemoryRead": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "ROP_CountCacheHits": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "ROP_CountCacheMisses": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "ROP_CurrentDrawEventID": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "CMD_CyclesIdle": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "CMD_CyclesSpentWorking": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "MEM_ReadCyclesIdle": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "MEM_ReadCyclesSpentWorking": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "MEM_WriteCyclesIdle": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "MEM_WriteCyclesSpentWorking": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "MEM_MemReadCountBytesTransferred": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "MEM_MemReadCountTransactions": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "MEM_MemReadCountNonScanoutBytesTransferred": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "MEM_MemReadCountNonScanoutTransactions": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "MEM_MemWriteCountBytesTransferred": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "MEM_MemWriteCountTransactions": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "DBG_CurrentState": [ { "direction": "out", "size_left": "4", "size_right": "0", "driver_value": "0" } ],
        "DBG_EventsWriteIsReady": [ { "direction": "out", "size_left": "9", "size_right": "0", "driver_value": "0" } ],
        "DBG_EventsWriteIsReadyAck": [ { "direction": "out", "size_left": "9", "size_right": "0", "driver_value": "0" } ],
        "DBG_CurrentWriteOrderNibbles": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "DBG_CurrentWriteData": [ { "direction": "out", "size_left": "293", "size_right": "0", "driver_value": "0" } ],
        "DBG_CurrentWriteEn": [ { "direction": "out", "driver_value": "0x0" } ]
      },
      "interfaces": {
        "clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "333250000", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "ASSOCIATED_BUSIF": [ { "value": "StatsWriteRequestsFIFO:StatsWriteOrderNibblesFIFO_WR:StatsWriteOrderNibblesFIFO_RD:SamplerCache", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.00", "value_src": "constant_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        },
        "StatsWriteRequestsFIFO": {
          "vlnv": "xilinx.com:interface:fifo_write:1.0",
          "abstraction_type": "xilinx.com:interface:fifo_write_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "WR_DATA": [ { "physical_name": "MEM_StatsWriteRequestsFIFO_wr_data" } ],
            "WR_EN": [ { "physical_name": "MEM_StatsWriteRequestsFIFO_wr_en" } ],
            "FULL": [ { "physical_name": "MEM_StatsWriteRequestsFIFO_full" } ]
          }
        },
        "StatsWriteOrderNibblesFIFO_WR": {
          "vlnv": "xilinx.com:interface:fifo_write:1.0",
          "abstraction_type": "xilinx.com:interface:fifo_write_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "WR_DATA": [ { "physical_name": "STAT_WriteOrderNibblesFIFO_wr_data" } ],
            "WR_EN": [ { "physical_name": "STAT_WriteOrderNibblesFIFO_wr_en" } ],
            "FULL": [ { "physical_name": "STAT_WriteOrderNibblesFIFO_full" } ]
          }
        },
        "StatsWriteOrderNibblesFIFO_RD": {
          "vlnv": "xilinx.com:interface:fifo_read:1.0",
          "abstraction_type": "xilinx.com:interface:fifo_read_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "RD_DATA": [ { "physical_name": "STAT_WriteOrderNibblesFIFO_rd_data" } ],
            "RD_EN": [ { "physical_name": "STAT_WriteOrderNibblesFIFO_rd_en" } ],
            "EMPTY": [ { "physical_name": "STAT_WriteOrderNibblesFIFO_empty" } ],
            "ALMOST_EMPTY": [ { "physical_name": "STAT_WriteOrderNibblesFIFO_almost_empty" } ]
          }
        },
        "STAT_ResetWriteOrderNibblesFIFO": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "STAT_ResetWriteOrderNibblesFIFO" } ]
          }
        },
        "SAMP_Reset": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "SAMP_Reset" } ]
          }
        },
        "SamplerCache": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "SAMP_cache_enb" } ],
            "DOUT": [ { "physical_name": "SAMP_cache_doutb" } ],
            "ADDR": [ { "physical_name": "SAMP_cache_addrb" } ],
            "CLK": [ { "physical_name": "SAMP_cache_clk" } ]
          }
        }
      }
    }
  },
  "checksum": "3610ee6b"
}