// Seed: 2883947556
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri id_7,
    input supply0 id_8,
    input uwire id_9,
    output supply1 id_10,
    input tri0 id_11,
    input supply0 id_12,
    output wire id_13
);
  wire id_15;
  module_0();
endmodule
module module_2 #(
    parameter id_16 = 32'd40,
    parameter id_17 = 32'd41
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2  = id_1 - 1;
  defparam id_16.id_17 = id_11;
  assign id_10 = 1'b0;
  module_0();
endmodule
