`timescale 10ns/1ns

module uart_tx #(
    parameter WIDTH = 8
)
(
    input clk_baud,
    input rst,  // å¼‚æ­¥æ¸…é›¶ï¼Œä½ç”µå¹³æœ‰æ•ˆ
    input [WIDTH-1:0] bus_in,
    output reg tx_out );

    // å¯„å­˜å™?
    reg [WIDTH-1:0] in_buff;
    reg  tx_state;
    reg [3:0] cnt_bits;
    
    reg bus_start;
    reg parity_even;
    
    // åˆå§‹åŒ?
    initial begin
        in_buff <= 0;
        tx_state <= 1'b0;
        tx_out <= 1'b1;
        cnt_bits <= 0;
        bus_start <= 1'b0;
        parity_even <= 1'b0;
    end

    // å¼‚æ­¥æ¸…é›¶
    always @(negedge rst) begin
        if(!rst) begin
            in_buff <= 0;
            tx_state <= 1'b0;
            tx_out <= 1'b1;
            cnt_bits <= 4'b0;
            bus_start <= 1'b0;
            parity_even <= 1'b0;            
        end
    end

    // çŠ¶æ?æœº
    always @(posedge clk_baud) begin
        case (tx_state)
            1'b0 : begin  // ç­‰å¾…çŠ¶æ
                in_buff <= bus_in;  // æ•°æ®ç¼“å­˜
                bus_start <= | in_buff; // ç®?å•è½¯æµæ§? ?
                case(bus_start)  // å¼?å§‹æ¥æ”?
                    1'b1: begin 
                        parity_even <= ^ in_buff;   // å¶æ ¡éª? 
                        bus_start <= 1'b0;  // åœæ­¢æ¥æ”¶
                        tx_state <= 1'b1;  // ä¸‹ä¸€çŠ¶æ??
                        end
                    default: tx_state <= 1'b0;  
                endcase
            end

            default :begin  // ä¸²è¡Œå‘é??                
                case (cnt_bits)
                   4'b0000 : tx_out <= 1'b0;  // èµ·å§‹ä½?
                   4'b0001 : tx_out <= in_buff[7];  // é«˜ä½å¼?å§‹å‘é€?
                   4'b0010 : tx_out <= in_buff[6];
                   4'b0011 : tx_out <= in_buff[5];
                   4'b0100 : tx_out <= in_buff[4];
                   4'b0101 : tx_out <= in_buff[3];
                   4'b0110 : tx_out <= in_buff[2];
                   4'b0111 : tx_out <= in_buff[1];
                   4'b1000 : tx_out <= in_buff[0];
                   4'b1001 : tx_out <= parity_even;
                   4'b1010 : begin 
                                tx_out <= 1'b1;  // ç»“æŸä½?
                                in_buff <= 8'b0;  // ç¼“å­˜æ¸…ç©º
                                tx_state <= 1'b0;  // ç­‰å¾…çŠ¶æ??
                            end
                    default: cnt_bits <= 4'b0000;
                endcase
            end 
        endcase
        
    end


    //11è¿›åˆ¶è®¡æ•°å™?
    always@(posedge clk_baud)  begin
        case(tx_state)
            1'b1: begin
                case (cnt_bits)
                   4'b1010 : cnt_bits <= 4'b0000; 
                    default: cnt_bits <= cnt_bits + 4'b0001;
                endcase
            end
            default: cnt_bits <= 4'b0000;
        endcase
    end


endmodule