// Seed: 1521895878
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
macromodule module_1 (
    output wire  id_0,
    output tri0  id_1,
    input  uwire id_2,
    input  uwire id_3,
    output tri   id_4,
    input  tri0  id_5,
    input  wire  id_6,
    input  wire  id_7,
    output tri0  id_8
);
  logic \id_10 ;
  wire  id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      \id_10
  );
  logic id_12;
  ;
  assign id_8 = !1'd0;
endmodule
