
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Sat Aug 17 22:53:28 2024
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                    
***************************************************************************************************************************************************
                                                                                               Clock   Non-clock                                   
 Clock                                       Period       Waveform       Type                  Loads       Loads  Sources                          
---------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                     20.000       {0 5}          Declared                598           3  {sys_clk}                        
   sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred   81.379       {0 40.689}     Generated (sys_clk)      15           0  {u_pll/u_pll_e3/goppll/CLKOUT0}  
   sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred  100.000      {0 50}         Generated (sys_clk)     238           0  {u_pll0/u_pll_e3/goppll/CLKOUT2} 
   sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred  10.000       {0 5}          Generated (sys_clk)    5052           0  {u_pll0/u_pll_e3/goppll/CLKOUT0} 
 pixclk_in                                   6.734        {0 3.367}      Declared                306           0  {pixclk_out pixclk_in}           
 rgmii_clk                                   8.000        {0 4}          Declared               1727           1  {rgmii_txc rgmii_rxc}            
 mclk                                        81.380       {0 40.69}      Declared                  0           0  {es0_mclk es1_mclk}              
 sclk                                        10.000       {0 5}          Declared                921           0  {es0_dsclk es1_dsclk}            
===================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 async_clk                     asynchronous               mclk  pixclk_in  rgmii_clk  sclk  sys_clk 
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     126.920 MHz         20.000          7.879         12.121
 pixclk_in                  148.500 MHz      88.913 MHz          6.734         11.247         -4.513
 rgmii_clk                  125.000 MHz      86.926 MHz          8.000         11.504         -3.504
 sclk                       100.000 MHz     120.380 MHz         10.000          8.307          1.693
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                             12.288 MHz     295.159 MHz         81.379          3.388         77.991
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                             10.000 MHz     189.970 MHz        100.000          5.264         94.736
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                            100.000 MHz     110.375 MHz         10.000          9.060          0.940
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.121       0.000              0           1868
 pixclk_in              pixclk_in                   -4.514    -352.518            132           1849
 sys_clk                pixclk_in                   -1.878      -3.349              2              2
 rgmii_clk              rgmii_clk                   -3.504    -100.198             33           5585
 sclk                   rgmii_clk                   -6.928    -239.777             44             44
 sclk                   sclk                         1.693       0.000              0           5619
 rgmii_clk              sclk                        -3.540     -23.862              7              7
 sys_clk                sclk                         7.345       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    77.991       0.000              0             47
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                    94.736       0.000              0           1098
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     0.940       0.000              0          19035
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.294       0.000              0           1868
 pixclk_in              pixclk_in                    0.318       0.000              0           1849
 sys_clk                pixclk_in                    0.475       0.000              0              2
 rgmii_clk              rgmii_clk                    0.313       0.000              0           5585
 sclk                   rgmii_clk                    0.849       0.000              0             44
 sclk                   sclk                         0.314       0.000              0           5619
 rgmii_clk              sclk                         3.125       0.000              0              7
 sys_clk                sclk                         0.892       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.342       0.000              0             47
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                     0.273       0.000              0           1098
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     0.023       0.000              0          19035
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                    96.903       0.000              0              1
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     8.091       0.000              0              2
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                     1.435       0.000              0              1
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     1.230       0.000              0              2
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             4.380       0.000              0            598
 pixclk_in                                           2.469       0.000              0            306
 rgmii_clk                                           2.100       0.000              0           1727
 sclk                                                3.862       0.000              0            921
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred            40.069       0.000              0             15
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred           49.102       0.000              0            238
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred            3.100       0.000              0           5052
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.568       0.000              0           1868
 pixclk_in              pixclk_in                   -1.223     -40.169             54           1849
 sys_clk                pixclk_in                   -1.377      -2.435              2              2
 rgmii_clk              rgmii_clk                   -0.073      -0.146              4           5585
 sclk                   rgmii_clk                   -3.756    -130.534             44             44
 sclk                   sclk                         3.926       0.000              0           5619
 rgmii_clk              sclk                        -2.085     -13.848              7              7
 sys_clk                sclk                         8.093       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    78.966       0.000              0             47
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                    96.328       0.000              0           1098
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     3.110       0.000              0          19035
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.239       0.000              0           1868
 pixclk_in              pixclk_in                    0.257       0.000              0           1849
 sys_clk                pixclk_in                    0.393       0.000              0              2
 rgmii_clk              rgmii_clk                    0.252       0.000              0           5585
 sclk                   rgmii_clk                    0.350       0.000              0             44
 sclk                   sclk                         0.252       0.000              0           5619
 rgmii_clk              sclk                         2.419       0.000              0              7
 sys_clk                sclk                         0.676       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.267       0.000              0             47
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                     0.195       0.000              0           1098
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     0.020       0.000              0          19035
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                    97.741       0.000              0              1
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     8.621       0.000              0              2
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                     1.070       0.000              0              1
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     0.856       0.000              0              2
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             4.504       0.000              0            598
 pixclk_in                                           2.649       0.000              0            306
 rgmii_clk                                           2.480       0.000              0           1727
 sclk                                                4.090       0.000              0            921
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred            40.193       0.000              0             15
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred           49.282       0.000              0            238
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred            3.480       0.000              0           5052
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[10]/opit_0_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMA_174_192/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_174_192/Q0                   tco                   0.289       5.716 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.834       6.550         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [0]
 CLMA_182_201/Y0                   td                    0.487       7.037 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N336_1/gateop_perm/Z
                                   net (fanout=6)        0.642       7.679         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20167
 CLMA_190_192/Y2                   td                    0.478       8.157 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_3/gateop/F
                                   net (fanout=1)        0.628       8.785         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25633
 CLMA_182_185/Y2                   td                    0.210       8.995 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_7/gateop_perm/Z
                                   net (fanout=1)        0.631       9.626         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25636
 CLMA_190_196/Y3                   td                    0.287       9.913 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_10/gateop_perm/Z
                                   net (fanout=1)        0.253      10.166         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25639
 CLMA_190_196/Y2                   td                    0.210      10.376 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/gateop_perm/Z
                                   net (fanout=14)       0.736      11.112         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
                                   td                    0.477      11.589 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.589         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6247
 CLMA_182_184/COUT                 td                    0.058      11.647 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.647         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
                                   td                    0.058      11.705 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.705         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6251
 CLMA_182_192/COUT                 td                    0.058      11.763 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.763         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6253
 CLMA_182_196/Y1                   td                    0.498      12.261 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_9/gateop_A2/Y1
                                   net (fanout=1)        0.732      12.993         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16320
 CLMS_174_193/C1                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                  12.993         Logic Levels: 8  
                                                                                   Logic: 3.110ns(41.105%), Route: 4.456ns(58.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531      25.095         ntclkbufg_2      
 CLMS_174_193/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.234      25.114                          

 Data required time                                                 25.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.114                          
 Data arrival time                                                  12.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.121                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[8]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMA_174_192/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_174_192/Q0                   tco                   0.289       5.716 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.834       6.550         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [0]
 CLMA_182_201/Y0                   td                    0.487       7.037 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N336_1/gateop_perm/Z
                                   net (fanout=6)        0.642       7.679         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20167
 CLMA_190_192/Y2                   td                    0.478       8.157 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_3/gateop/F
                                   net (fanout=1)        0.628       8.785         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25633
 CLMA_182_185/Y2                   td                    0.210       8.995 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_7/gateop_perm/Z
                                   net (fanout=1)        0.631       9.626         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25636
 CLMA_190_196/Y3                   td                    0.287       9.913 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_10/gateop_perm/Z
                                   net (fanout=1)        0.253      10.166         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25639
 CLMA_190_196/Y2                   td                    0.210      10.376 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/gateop_perm/Z
                                   net (fanout=14)       0.736      11.112         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
                                   td                    0.477      11.589 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.589         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6247
 CLMA_182_184/COUT                 td                    0.058      11.647 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.647         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
                                   td                    0.058      11.705 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.705         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6251
 CLMA_182_192/Y3                   td                    0.501      12.206 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.470      12.676         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16298
 CLMA_174_192/C4                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.676         Logic Levels: 7  
                                                                                   Logic: 3.055ns(42.144%), Route: 4.194ns(57.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531      25.095         ntclkbufg_2      
 CLMA_174_192/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.332      25.427                          
 clock uncertainty                                      -0.050      25.377                          

 Setup time                                             -0.123      25.254                          

 Data required time                                                 25.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.254                          
 Data arrival time                                                  12.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.578                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[6]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMA_174_192/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_174_192/Q0                   tco                   0.289       5.716 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.834       6.550         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [0]
 CLMA_182_201/Y0                   td                    0.487       7.037 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N336_1/gateop_perm/Z
                                   net (fanout=6)        0.642       7.679         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20167
 CLMA_190_192/Y2                   td                    0.478       8.157 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_3/gateop/F
                                   net (fanout=1)        0.628       8.785         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25633
 CLMA_182_185/Y2                   td                    0.210       8.995 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_7/gateop_perm/Z
                                   net (fanout=1)        0.631       9.626         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25636
 CLMA_190_196/Y3                   td                    0.287       9.913 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_10/gateop_perm/Z
                                   net (fanout=1)        0.253      10.166         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25639
 CLMA_190_196/Y2                   td                    0.210      10.376 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/gateop_perm/Z
                                   net (fanout=14)       0.736      11.112         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
                                   td                    0.477      11.589 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.589         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6247
 CLMA_182_184/COUT                 td                    0.058      11.647 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.647         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
 CLMA_182_192/Y1                   td                    0.498      12.145 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.441      12.586         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16276
 CLMS_174_193/B4                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.586         Logic Levels: 7  
                                                                                   Logic: 2.994ns(41.821%), Route: 4.165ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531      25.095         ntclkbufg_2      
 CLMS_174_193/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.120      25.228                          

 Data required time                                                 25.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.228                          
 Data arrival time                                                  12.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.642                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/slv_mcu_din[18]/opit_0/CLK
Endpoint    : ubus/u_local_bus_slve_cis/reg7[18]/opit_0/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMS_214_205/CLK                                                          r       ubus/u_local_bus_slve_cis/slv_mcu_din[18]/opit_0/CLK

 CLMS_214_205/Y2                   tco                   0.284       5.379 f       ubus/u_local_bus_slve_cis/slv_mcu_din[18]/opit_0/Q
                                   net (fanout=10)       0.092       5.471         ubus/u_local_bus_slve_cis/slv_mcu_din [18]
 CLMA_214_204/CD                                                           f       ubus/u_local_bus_slve_cis/reg7[18]/opit_0/D

 Data arrival time                                                   5.471         Logic Levels: 0  
                                                                                   Logic: 0.284ns(75.532%), Route: 0.092ns(24.468%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMA_214_204/CLK                                                          r       ubus/u_local_bus_slve_cis/reg7[18]/opit_0/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                               0.053       5.177                          

 Data required time                                                  5.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.177                          
 Data arrival time                                                   5.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg_byte4[5]/opit_0/CLK
Endpoint    : ubus/u_local_bus_slve_cis/slv_bus2ip_data[13]/opit_0/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMS_186_209/CLK                                                          r       ubus/u_local_bus_slve_cis/reg_byte4[5]/opit_0/CLK

 CLMS_186_209/Q0                   tco                   0.226       5.321 r       ubus/u_local_bus_slve_cis/reg_byte4[5]/opit_0/Q
                                   net (fanout=1)        0.101       5.422         ubus/u_local_bus_slve_cis/reg_byte4 [5]
 CLMA_186_208/M0                                                           r       ubus/u_local_bus_slve_cis/slv_bus2ip_data[13]/opit_0/D

 Data arrival time                                                   5.422         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.113%), Route: 0.101ns(30.887%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMA_186_208/CLK                                                          r       ubus/u_local_bus_slve_cis/slv_bus2ip_data[13]/opit_0/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.014       5.110                          

 Data required time                                                  5.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.110                          
 Data arrival time                                                   5.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/slv_mcu_din[24]/opit_0/CLK
Endpoint    : ubus/u_local_bus_slve_cis/reg5[24]/opit_0/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMA_202_224/CLK                                                          r       ubus/u_local_bus_slve_cis/slv_mcu_din[24]/opit_0/CLK

 CLMA_202_224/Q0                   tco                   0.226       5.321 r       ubus/u_local_bus_slve_cis/slv_mcu_din[24]/opit_0/Q
                                   net (fanout=10)       0.103       5.424         ubus/u_local_bus_slve_cis/slv_mcu_din [24]
 CLMS_202_225/M0                                                           r       ubus/u_local_bus_slve_cis/reg5[24]/opit_0/D

 Data arrival time                                                   5.424         Logic Levels: 0  
                                                                                   Logic: 0.226ns(68.693%), Route: 0.103ns(31.307%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMS_202_225/CLK                                                          r       ubus/u_local_bus_slve_cis/reg5[24]/opit_0/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.014       5.110                          

 Data required time                                                  5.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.110                          
 Data arrival time                                                   5.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[4]/opit_0_A2Q21/CLK
Endpoint    : u_string_show/pixel_data_out[20]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMS_254_105/CLK                                                          r       u_string_show/h_count[4]/opit_0_A2Q21/CLK

 CLMS_254_105/Q3                   tco                   0.288       5.811 r       u_string_show/h_count[4]/opit_0_A2Q21/Q1
                                   net (fanout=7)        0.445       6.256         u_string_show/h_count [4]
                                   td                    0.474       6.730 f       u_string_show/N25_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.730         u_string_show/N25_1.co [2]
 CLMA_262_104/COUT                 td                    0.058       6.788 r       u_string_show/N25_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.788         u_string_show/N25_1.co [4]
 CLMA_262_108/Y1                   td                    0.498       7.286 r       u_string_show/N25_1.fsub_5/gateop_A2/Y1
                                   net (fanout=8)        0.410       7.696         u_string_show/N3815 [9]
 CLMA_262_112/Y3                   td                    0.459       8.155 r       u_string_show/N43_sel3[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.403       8.558         u_string_show/_N2454_inv
 CLMS_266_109/Y2                   td                    0.341       8.899 f       u_string_show/N43_sel2[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.405       9.304         u_string_show/_N2470_inv
 CLMA_266_116/Y1                   td                    0.212       9.516 r       u_string_show/N43_lt1_mux3/gateop_perm/Z
                                   net (fanout=2)        0.121       9.637         u_string_show/_N56
 CLMA_266_116/Y0                   td                    0.478      10.115 r       u_string_show/N43_lt0_mux3/gateop_perm/Z
                                   net (fanout=1)        0.405      10.520         u_string_show/_N63
                                   td                    0.326      10.846 f       u_string_show/N3830_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.846         u_string_show/_N6208
 CLMA_262_120/Y3                   td                    0.501      11.347 r       u_string_show/N3830_1_2/gateop_A2/Y1
                                   net (fanout=1)        0.577      11.924         u_string_show/N3846 [5]
                                   td                    0.327      12.251 f       u_string_show/N53_4.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.251         u_string_show/N53_4.co [6]
 CLMS_254_125/COUT                 td                    0.058      12.309 r       u_string_show/N53_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.309         u_string_show/N53_4.co [8]
 CLMS_254_129/Y0                   td                    0.269      12.578 r       u_string_show/N53_4.fsub_9/gateop_A2/Y0
                                   net (fanout=114)      0.708      13.286         u_string_show/N53 [9]
 CLMA_266_144/Y3                   td                    0.468      13.754 r       u_string_show/N54_345/gateop_perm/Z
                                   net (fanout=1)        0.119      13.873         u_string_show/_N13724
 CLMA_266_144/Y6AB                 td                    0.259      14.132 r       u_string_show/N54_347_muxf6/F
                                   net (fanout=1)        0.572      14.704         u_string_show/_N13726
 CLMS_262_129/Y6AB                 td                    0.288      14.992 r       u_string_show/N54_456_muxf6/F
                                   net (fanout=1)        0.490      15.482         u_string_show/_N13835
 CLMS_254_133/Y2                   td                    0.286      15.768 r       u_string_show/N54_593/gateop/F
                                   net (fanout=24)       0.778      16.546         u_string_show/_N13972
 CLMA_254_140/A4                                                           r       u_string_show/pixel_data_out[20]/opit_0_L5Q_perm/L4

 Data arrival time                                                  16.546         Logic Levels: 13 
                                                                                   Logic: 5.590ns(50.712%), Route: 5.433ns(49.288%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N22             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531      11.924         ntclkbufg_3      
 CLMA_254_140/CLK                                                          r       u_string_show/pixel_data_out[20]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279      12.203                          
 clock uncertainty                                      -0.050      12.153                          

 Setup time                                             -0.121      12.032                          

 Data required time                                                 12.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.032                          
 Data arrival time                                                  16.546                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.514                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[4]/opit_0_A2Q21/CLK
Endpoint    : u_string_show/pixel_data_out[21]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMS_254_105/CLK                                                          r       u_string_show/h_count[4]/opit_0_A2Q21/CLK

 CLMS_254_105/Q3                   tco                   0.288       5.811 r       u_string_show/h_count[4]/opit_0_A2Q21/Q1
                                   net (fanout=7)        0.445       6.256         u_string_show/h_count [4]
                                   td                    0.474       6.730 f       u_string_show/N25_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.730         u_string_show/N25_1.co [2]
 CLMA_262_104/COUT                 td                    0.058       6.788 r       u_string_show/N25_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.788         u_string_show/N25_1.co [4]
 CLMA_262_108/Y1                   td                    0.498       7.286 r       u_string_show/N25_1.fsub_5/gateop_A2/Y1
                                   net (fanout=8)        0.410       7.696         u_string_show/N3815 [9]
 CLMA_262_112/Y3                   td                    0.459       8.155 r       u_string_show/N43_sel3[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.403       8.558         u_string_show/_N2454_inv
 CLMS_266_109/Y2                   td                    0.341       8.899 f       u_string_show/N43_sel2[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.405       9.304         u_string_show/_N2470_inv
 CLMA_266_116/Y1                   td                    0.212       9.516 r       u_string_show/N43_lt1_mux3/gateop_perm/Z
                                   net (fanout=2)        0.121       9.637         u_string_show/_N56
 CLMA_266_116/Y0                   td                    0.478      10.115 r       u_string_show/N43_lt0_mux3/gateop_perm/Z
                                   net (fanout=1)        0.405      10.520         u_string_show/_N63
                                   td                    0.326      10.846 f       u_string_show/N3830_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.846         u_string_show/_N6208
 CLMA_262_120/Y3                   td                    0.501      11.347 r       u_string_show/N3830_1_2/gateop_A2/Y1
                                   net (fanout=1)        0.577      11.924         u_string_show/N3846 [5]
                                   td                    0.327      12.251 f       u_string_show/N53_4.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.251         u_string_show/N53_4.co [6]
 CLMS_254_125/COUT                 td                    0.058      12.309 r       u_string_show/N53_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.309         u_string_show/N53_4.co [8]
 CLMS_254_129/Y0                   td                    0.269      12.578 r       u_string_show/N53_4.fsub_9/gateop_A2/Y0
                                   net (fanout=114)      0.708      13.286         u_string_show/N53 [9]
 CLMA_266_144/Y3                   td                    0.468      13.754 r       u_string_show/N54_345/gateop_perm/Z
                                   net (fanout=1)        0.119      13.873         u_string_show/_N13724
 CLMA_266_144/Y6AB                 td                    0.259      14.132 r       u_string_show/N54_347_muxf6/F
                                   net (fanout=1)        0.572      14.704         u_string_show/_N13726
 CLMS_262_129/Y6AB                 td                    0.288      14.992 r       u_string_show/N54_456_muxf6/F
                                   net (fanout=1)        0.490      15.482         u_string_show/_N13835
 CLMS_254_133/Y2                   td                    0.286      15.768 r       u_string_show/N54_593/gateop/F
                                   net (fanout=24)       0.778      16.546         u_string_show/_N13972
 CLMS_254_141/A4                                                           r       u_string_show/pixel_data_out[21]/opit_0_L5Q_perm/L4

 Data arrival time                                                  16.546         Logic Levels: 13 
                                                                                   Logic: 5.590ns(50.712%), Route: 5.433ns(49.288%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N22             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531      11.924         ntclkbufg_3      
 CLMS_254_141/CLK                                                          r       u_string_show/pixel_data_out[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279      12.203                          
 clock uncertainty                                      -0.050      12.153                          

 Setup time                                             -0.121      12.032                          

 Data required time                                                 12.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.032                          
 Data arrival time                                                  16.546                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.514                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[4]/opit_0_A2Q21/CLK
Endpoint    : u_string_show/pixel_data_out[3]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMS_254_105/CLK                                                          r       u_string_show/h_count[4]/opit_0_A2Q21/CLK

 CLMS_254_105/Q3                   tco                   0.288       5.811 r       u_string_show/h_count[4]/opit_0_A2Q21/Q1
                                   net (fanout=7)        0.445       6.256         u_string_show/h_count [4]
                                   td                    0.474       6.730 f       u_string_show/N25_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.730         u_string_show/N25_1.co [2]
 CLMA_262_104/COUT                 td                    0.058       6.788 r       u_string_show/N25_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.788         u_string_show/N25_1.co [4]
 CLMA_262_108/Y1                   td                    0.498       7.286 r       u_string_show/N25_1.fsub_5/gateop_A2/Y1
                                   net (fanout=8)        0.410       7.696         u_string_show/N3815 [9]
 CLMA_262_112/Y3                   td                    0.459       8.155 r       u_string_show/N43_sel3[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.403       8.558         u_string_show/_N2454_inv
 CLMS_266_109/Y2                   td                    0.341       8.899 f       u_string_show/N43_sel2[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.405       9.304         u_string_show/_N2470_inv
 CLMA_266_116/Y1                   td                    0.212       9.516 r       u_string_show/N43_lt1_mux3/gateop_perm/Z
                                   net (fanout=2)        0.121       9.637         u_string_show/_N56
 CLMA_266_116/Y0                   td                    0.478      10.115 r       u_string_show/N43_lt0_mux3/gateop_perm/Z
                                   net (fanout=1)        0.405      10.520         u_string_show/_N63
                                   td                    0.326      10.846 f       u_string_show/N3830_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.846         u_string_show/_N6208
 CLMA_262_120/Y3                   td                    0.501      11.347 r       u_string_show/N3830_1_2/gateop_A2/Y1
                                   net (fanout=1)        0.577      11.924         u_string_show/N3846 [5]
                                   td                    0.327      12.251 f       u_string_show/N53_4.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.251         u_string_show/N53_4.co [6]
 CLMS_254_125/COUT                 td                    0.058      12.309 r       u_string_show/N53_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.309         u_string_show/N53_4.co [8]
 CLMS_254_129/Y0                   td                    0.269      12.578 r       u_string_show/N53_4.fsub_9/gateop_A2/Y0
                                   net (fanout=114)      0.708      13.286         u_string_show/N53 [9]
 CLMA_266_144/Y3                   td                    0.468      13.754 r       u_string_show/N54_345/gateop_perm/Z
                                   net (fanout=1)        0.119      13.873         u_string_show/_N13724
 CLMA_266_144/Y6AB                 td                    0.259      14.132 r       u_string_show/N54_347_muxf6/F
                                   net (fanout=1)        0.572      14.704         u_string_show/_N13726
 CLMS_262_129/Y6AB                 td                    0.288      14.992 r       u_string_show/N54_456_muxf6/F
                                   net (fanout=1)        0.490      15.482         u_string_show/_N13835
 CLMS_254_133/Y2                   td                    0.286      15.768 r       u_string_show/N54_593/gateop/F
                                   net (fanout=24)       0.777      16.545         u_string_show/_N13972
 CLMS_254_137/A4                                                           r       u_string_show/pixel_data_out[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                  16.545         Logic Levels: 13 
                                                                                   Logic: 5.590ns(50.717%), Route: 5.432ns(49.283%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N22             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531      11.924         ntclkbufg_3      
 CLMS_254_137/CLK                                                          r       u_string_show/pixel_data_out[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279      12.203                          
 clock uncertainty                                      -0.050      12.153                          

 Setup time                                             -0.121      12.032                          

 Data required time                                                 12.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.032                          
 Data arrival time                                                  16.545                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.513                          
====================================================================================================

====================================================================================================

Startpoint  : spectrogram_0/color_addr_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : spectrogram_0/rd_addr[2]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531       5.190         ntclkbufg_3      
 CLMS_166_193/CLK                                                          r       spectrogram_0/color_addr_cnt[2]/opit_0_A2Q21/CLK

 CLMS_166_193/Q1                   tco                   0.224       5.414 f       spectrogram_0/color_addr_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.089       5.503         spectrogram_0/color_addr_cnt [2]
 CLMA_166_192/C4                                                           f       spectrogram_0/rd_addr[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.503         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_166_192/CLK                                                          r       spectrogram_0/rd_addr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.034       5.185                          

 Data required time                                                  5.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.185                          
 Data arrival time                                                   5.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : spectrum_0/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : spectrum_0/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531       5.190         ntclkbufg_3      
 CLMA_254_108/CLK                                                          r       spectrum_0/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_254_108/Q3                   tco                   0.221       5.411 f       spectrum_0/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.086       5.497         spectrum_0/h_count [0]
 CLMA_254_108/D4                                                           f       spectrum_0/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_254_108/CLK                                                          r       spectrum_0/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.034       5.156                          

 Data required time                                                  5.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.156                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : spectrogram_0/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : spectrogram_0/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531       5.190         ntclkbufg_3      
 CLMA_230_200/CLK                                                          r       spectrogram_0/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_230_200/Q3                   tco                   0.221       5.411 f       spectrogram_0/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.087       5.498         spectrogram_0/h_count [0]
 CLMA_230_200/D4                                                           f       spectrogram_0/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.498         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_230_200/CLK                                                          r       spectrogram_0/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.034       5.156                          

 Data required time                                                  5.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.156                          
 Data arrival time                                                   5.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK
Endpoint    : switch/opit_0_L5Q/L2
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                          1340.000    1340.000 r                        
 P20                                                     0.000    1340.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1340.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1341.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1341.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1341.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    1343.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000    1343.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585    1345.427         ntclkbufg_2      
 CLMS_262_205/CLK                                                          r       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK

 CLMS_262_205/Q2                   tco                   0.289    1345.716 f       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/Q
                                   net (fanout=2)        0.972    1346.688         switch_display   
 CLMA_266_204/A2                                                           f       switch/opit_0_L5Q/L2

 Data arrival time                                                1346.688         Logic Levels: 0  
                                                                                   Logic: 0.289ns(22.918%), Route: 0.972ns(77.082%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                        1340.066    1340.066 r                        
 AA12                                                    0.000    1340.066 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1340.144         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1341.191 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1341.191         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1341.239 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1343.725         _N22             
 USCM_84_111/CLK_USCM              td                    0.000    1343.725 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531    1345.256         ntclkbufg_3      
 CLMA_266_204/CLK                                                          r       switch/opit_0_L5Q/CLK
 clock pessimism                                         0.000    1345.256                          
 clock uncertainty                                      -0.050    1345.206                          

 Setup time                                             -0.396    1344.810                          

 Data required time                                               1344.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1344.810                          
 Data arrival time                                                1346.688                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.878                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : switch/opit_0_L5Q/L0
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                          1340.000    1340.000 r                        
 P20                                                     0.000    1340.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1340.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1341.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1341.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1341.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    1343.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000    1343.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585    1345.427         ntclkbufg_2      
 CLMA_262_204/CLK                                                          r       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_262_204/Q0                   tco                   0.289    1345.716 r       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.767    1346.483         ctrl             
 CLMA_266_204/A0                                                           r       switch/opit_0_L5Q/L0

 Data arrival time                                                1346.483         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.367%), Route: 0.767ns(72.633%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                        1340.066    1340.066 r                        
 AA12                                                    0.000    1340.066 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1340.144         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1341.191 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1341.191         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1341.239 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1343.725         _N22             
 USCM_84_111/CLK_USCM              td                    0.000    1343.725 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531    1345.256         ntclkbufg_3      
 CLMA_266_204/CLK                                                          r       switch/opit_0_L5Q/CLK
 clock pessimism                                         0.000    1345.256                          
 clock uncertainty                                      -0.050    1345.206                          

 Setup time                                             -0.194    1345.012                          

 Data required time                                               1345.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1345.012                          
 Data arrival time                                                1346.483                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.471                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : switch/opit_0_L5Q/L0
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMA_262_204/CLK                                                          r       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_262_204/Q0                   tco                   0.222       5.317 f       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.637       5.954         ctrl             
 CLMA_266_204/A0                                                           f       switch/opit_0_L5Q/L0

 Data arrival time                                                   5.954         Logic Levels: 0  
                                                                                   Logic: 0.222ns(25.844%), Route: 0.637ns(74.156%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_266_204/CLK                                                          r       switch/opit_0_L5Q/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.094       5.479                          

 Data required time                                                  5.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.479                          
 Data arrival time                                                   5.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK
Endpoint    : switch/opit_0_L5Q/L2
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMS_262_205/CLK                                                          r       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK

 CLMS_262_205/Q2                   tco                   0.228       5.323 r       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/Q
                                   net (fanout=2)        0.796       6.119         switch_display   
 CLMA_266_204/A2                                                           r       switch/opit_0_L5Q/L2

 Data arrival time                                                   6.119         Logic Levels: 0  
                                                                                   Logic: 0.228ns(22.266%), Route: 0.796ns(77.734%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_266_204/CLK                                                          r       switch/opit_0_L5Q/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.233       5.340                          

 Data required time                                                  5.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.340                          
 Data arrival time                                                   6.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[28]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      10.030         gvrd_test/rgmii_clk
 CLMA_246_224/CLK                                                          r       gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_246_224/Q0                   tco                   0.289      10.319 r       gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.438      10.757         gvrd_test/gvrd/wait_cnt [1]
 CLMS_246_217/Y1                   td                    0.468      11.225 r       gvrd_test/gvrd/N182_4/gateop_perm/Z
                                   net (fanout=1)        0.572      11.797         gvrd_test/gvrd/_N26960
 CLMA_250_232/Y1                   td                    0.212      12.009 r       gvrd_test/gvrd/N182_28/gateop_perm/Z
                                   net (fanout=1)        0.266      12.275         gvrd_test/gvrd/_N26984
 CLMA_250_232/Y3                   td                    0.210      12.485 r       gvrd_test/gvrd/N182_32/gateop_perm/Z
                                   net (fanout=6)        0.448      12.933         gvrd_test/gvrd/N256 [6]
 CLMA_242_232/Y0                   td                    0.487      13.420 r       gvrd_test/gvrd/N55_10[1]/gateop/F
                                   net (fanout=1)        0.444      13.864         gvrd_test/gvrd/_N14129
                                   td                    0.477      14.341 f       gvrd_test/gvrd/N91.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.341         gvrd_test/gvrd/N91.co [2]
 CLMA_242_240/COUT                 td                    0.058      14.399 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.399         gvrd_test/gvrd/N91.co [6]
 CLMA_242_244/Y0                   td                    0.267      14.666 f       gvrd_test/gvrd/N91.eq_4/gateop/Y
                                   net (fanout=32)       6.389      21.055         gvrd_test/gvrd/N91
 CLMA_246_244/A3                                                           f       gvrd_test/gvrd/wait_cnt[28]/opit_0_L5Q_perm/L3

 Data arrival time                                                  21.055         Logic Levels: 6  
                                                                                   Logic: 2.468ns(22.385%), Route: 8.557ns(77.615%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       9.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       9.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       9.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.531      16.446         gvrd_test/rgmii_clk
 CLMA_246_244/CLK                                                          r       gvrd_test/gvrd/wait_cnt[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.555      18.001                          
 clock uncertainty                                      -0.050      17.951                          

 Setup time                                             -0.400      17.551                          

 Data required time                                                 17.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.551                          
 Data arrival time                                                  21.055                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.504                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[7]/opit_0_L5Q_perm/L2
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      10.030         gvrd_test/rgmii_clk
 CLMA_246_224/CLK                                                          r       gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_246_224/Q0                   tco                   0.289      10.319 r       gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.438      10.757         gvrd_test/gvrd/wait_cnt [1]
 CLMS_246_217/Y1                   td                    0.468      11.225 r       gvrd_test/gvrd/N182_4/gateop_perm/Z
                                   net (fanout=1)        0.572      11.797         gvrd_test/gvrd/_N26960
 CLMA_250_232/Y1                   td                    0.212      12.009 r       gvrd_test/gvrd/N182_28/gateop_perm/Z
                                   net (fanout=1)        0.266      12.275         gvrd_test/gvrd/_N26984
 CLMA_250_232/Y3                   td                    0.210      12.485 r       gvrd_test/gvrd/N182_32/gateop_perm/Z
                                   net (fanout=6)        0.448      12.933         gvrd_test/gvrd/N256 [6]
 CLMA_242_232/Y0                   td                    0.487      13.420 r       gvrd_test/gvrd/N55_10[1]/gateop/F
                                   net (fanout=1)        0.444      13.864         gvrd_test/gvrd/_N14129
                                   td                    0.477      14.341 f       gvrd_test/gvrd/N91.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.341         gvrd_test/gvrd/N91.co [2]
 CLMA_242_240/COUT                 td                    0.058      14.399 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.399         gvrd_test/gvrd/N91.co [6]
 CLMA_242_244/Y0                   td                    0.267      14.666 f       gvrd_test/gvrd/N91.eq_4/gateop/Y
                                   net (fanout=32)       6.388      21.054         gvrd_test/gvrd/N91
 CLMA_246_244/D2                                                           f       gvrd_test/gvrd/wait_cnt[7]/opit_0_L5Q_perm/L2

 Data arrival time                                                  21.054         Logic Levels: 6  
                                                                                   Logic: 2.468ns(22.388%), Route: 8.556ns(77.612%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       9.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       9.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       9.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.531      16.446         gvrd_test/rgmii_clk
 CLMA_246_244/CLK                                                          r       gvrd_test/gvrd/wait_cnt[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.555      18.001                          
 clock uncertainty                                      -0.050      17.951                          

 Setup time                                             -0.369      17.582                          

 Data required time                                                 17.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.582                          
 Data arrival time                                                  21.054                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.472                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[27]/opit_0_L5Q_perm/L2
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      10.030         gvrd_test/rgmii_clk
 CLMA_246_224/CLK                                                          r       gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_246_224/Q0                   tco                   0.289      10.319 r       gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.438      10.757         gvrd_test/gvrd/wait_cnt [1]
 CLMS_246_217/Y1                   td                    0.468      11.225 r       gvrd_test/gvrd/N182_4/gateop_perm/Z
                                   net (fanout=1)        0.572      11.797         gvrd_test/gvrd/_N26960
 CLMA_250_232/Y1                   td                    0.212      12.009 r       gvrd_test/gvrd/N182_28/gateop_perm/Z
                                   net (fanout=1)        0.266      12.275         gvrd_test/gvrd/_N26984
 CLMA_250_232/Y3                   td                    0.210      12.485 r       gvrd_test/gvrd/N182_32/gateop_perm/Z
                                   net (fanout=6)        0.448      12.933         gvrd_test/gvrd/N256 [6]
 CLMA_242_232/Y0                   td                    0.487      13.420 r       gvrd_test/gvrd/N55_10[1]/gateop/F
                                   net (fanout=1)        0.444      13.864         gvrd_test/gvrd/_N14129
                                   td                    0.477      14.341 f       gvrd_test/gvrd/N91.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.341         gvrd_test/gvrd/N91.co [2]
 CLMA_242_240/COUT                 td                    0.058      14.399 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.399         gvrd_test/gvrd/N91.co [6]
 CLMA_242_244/Y0                   td                    0.267      14.666 f       gvrd_test/gvrd/N91.eq_4/gateop/Y
                                   net (fanout=32)       6.316      20.982         gvrd_test/gvrd/N91
 CLMA_246_240/A2                                                           f       gvrd_test/gvrd/wait_cnt[27]/opit_0_L5Q_perm/L2

 Data arrival time                                                  20.982         Logic Levels: 6  
                                                                                   Logic: 2.468ns(22.535%), Route: 8.484ns(77.465%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       9.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       9.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       9.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.531      16.446         gvrd_test/rgmii_clk
 CLMA_246_240/CLK                                                          r       gvrd_test/gvrd/wait_cnt[27]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.555      18.001                          
 clock uncertainty                                      -0.050      17.951                          

 Setup time                                             -0.396      17.555                          

 Data required time                                                 17.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.555                          
 Data arrival time                                                  20.982                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.427                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[9]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[9]/opit_0_L5Q_perm/L4
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.531       8.446         gvrd_test/rgmii_clk
 CLMA_230_245/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[9]/opit_0/CLK

 CLMA_230_245/Q0                   tco                   0.222       8.668 f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[9]/opit_0/Q
                                   net (fanout=2)        0.085       8.753         gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_ip [9]
 CLMA_230_244/B4                                                           f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.753         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      10.030         gvrd_test/rgmii_clk
 CLMA_230_244/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          

 Hold time                                              -0.035       8.440                          

 Data required time                                                  8.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.440                          
 Data arrival time                                                   8.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[21]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[21]/opit_0_L5Q_perm/L4
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.652       8.567         gvrd_test/rgmii_clk
 CLMA_230_261/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[21]/opit_0/CLK

 CLMA_230_261/Q1                   tco                   0.224       8.791 f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[21]/opit_0/Q
                                   net (fanout=2)        0.085       8.876         gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_mac [21]
 CLMA_230_260/C4                                                           f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[21]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.876         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.708      10.153         gvrd_test/rgmii_clk
 CLMA_230_260/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.557       8.596                          
 clock uncertainty                                       0.000       8.596                          

 Hold time                                              -0.034       8.562                          

 Data required time                                                  8.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.562                          
 Data arrival time                                                   8.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp7[5]/opit_0_A2Q21/CLK
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp8[5]/opit_0_A2Q21/I04
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.652       8.567         gvrd_test/rgmii_clk
 CLMS_198_281/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp7[5]/opit_0_A2Q21/CLK

 CLMS_198_281/Q2                   tco                   0.224       8.791 f       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp7[5]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.085       8.876         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp7 [4]
 CLMA_198_280/A4                                                           f       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp8[5]/opit_0_A2Q21/I04

 Data arrival time                                                   8.876         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.708      10.153         gvrd_test/rgmii_clk
 CLMA_198_280/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp8[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.557       8.596                          
 clock uncertainty                                       0.000       8.596                          

 Hold time                                              -0.035       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                   8.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.923  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 Y11                                                     0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      30.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254      31.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076      31.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530      33.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      33.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585      35.523         ntclkbufg_1      
 CLMS_282_197/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_282_197/Q0                   tco                   0.289      35.812 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)       11.433      47.245         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [2]
 CLMA_286_196/M1                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                  47.245         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.465%), Route: 11.433ns(97.535%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 F14                                                     0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      32.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047      33.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      33.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      33.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636      33.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      36.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      38.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      38.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.531      40.446         gvrd_test/rgmii_clk
 CLMA_286_196/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      40.446                          
 clock uncertainty                                      -0.050      40.396                          

 Setup time                                             -0.079      40.317                          

 Data required time                                                 40.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.317                          
 Data arrival time                                                  47.245                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.928                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.923  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 Y11                                                     0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      30.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254      31.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076      31.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530      33.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      33.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585      35.523         ntclkbufg_1      
 CLMS_282_193/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_282_193/Q3                   tco                   0.288      35.811 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)       11.362      47.173         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [4]
 CLMA_286_196/M2                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  47.173         Logic Levels: 0  
                                                                                   Logic: 0.288ns(2.472%), Route: 11.362ns(97.528%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 F14                                                     0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      32.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047      33.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      33.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      33.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636      33.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      36.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      38.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      38.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.531      40.446         gvrd_test/rgmii_clk
 CLMA_286_196/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      40.446                          
 clock uncertainty                                      -0.050      40.396                          

 Setup time                                             -0.079      40.317                          

 Data required time                                                 40.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.317                          
 Data arrival time                                                  47.173                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.856                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.923  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 Y11                                                     0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      30.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254      31.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076      31.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530      33.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      33.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585      35.523         ntclkbufg_1      
 CLMA_286_192/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_286_192/Q1                   tco                   0.291      35.814 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)       11.218      47.032         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [6]
 CLMA_290_204/M2                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  47.032         Logic Levels: 0  
                                                                                   Logic: 0.291ns(2.528%), Route: 11.218ns(97.472%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 F14                                                     0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      32.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047      33.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      33.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      33.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636      33.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      36.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      38.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      38.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.531      40.446         gvrd_test/rgmii_clk
 CLMA_290_204/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      40.446                          
 clock uncertainty                                      -0.050      40.396                          

 Setup time                                             -0.079      40.317                          

 Data required time                                                 40.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.317                          
 Data arrival time                                                  47.032                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.715                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[2]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.840  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531       5.190         ntclkbufg_1      
 CLMS_254_213/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0/CLK

 CLMS_254_213/Q0                   tco                   0.222       5.412 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0/Q
                                   net (fanout=3)        0.319       5.731         gvrd_test/gvrd/Dcache2Frame/wr_water_level [7]
 CLMA_250_208/Y2                   td                    0.347       6.078 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.529       6.607         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159
 CLMS_242_241/Y2                   td                    0.229       6.836 f       gvrd_test/gvrd/N55_8[4]/gateop/F
                                   net (fanout=1)        0.085       6.921         gvrd_test/gvrd/_N14118
 CLMA_242_240/COUT                 td                    0.209       7.130 f       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.130         gvrd_test/gvrd/N91.co [6]
 CLMA_242_244/Y0                   td                    0.209       7.339 r       gvrd_test/gvrd/N91.eq_4/gateop/Y
                                   net (fanout=32)       3.350      10.689         gvrd_test/gvrd/N91
 CLMA_250_225/A3                                                           r       gvrd_test/gvrd/wait_cnt[2]/opit_0_L5Q_perm/L3

 Data arrival time                                                  10.689         Logic Levels: 4  
                                                                                   Logic: 1.216ns(22.113%), Route: 4.283ns(77.887%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      10.030         gvrd_test/rgmii_clk
 CLMA_250_225/CLK                                                          r       gvrd_test/gvrd/wait_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      10.030                          
 clock uncertainty                                       0.050      10.080                          

 Hold time                                              -0.240       9.840                          

 Data required time                                                  9.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.840                          
 Data arrival time                                                  10.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.849                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[24]/opit_0/D
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.840  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531       5.190         ntclkbufg_1      
 CLMS_282_213/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/CLK

 CLMS_282_213/Q1                   tco                   0.229       5.419 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.563       5.982         gvrd_test/gvrd/Dcache2Frame/wr_water_level [9]
 CLMA_250_208/Y2                   td                    0.162       6.144 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.529       6.673         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159
 CLMS_242_241/Y2                   td                    0.229       6.902 f       gvrd_test/gvrd/N55_8[4]/gateop/F
                                   net (fanout=1)        0.085       6.987         gvrd_test/gvrd/_N14118
 CLMA_242_240/COUT                 td                    0.209       7.196 f       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.196         gvrd_test/gvrd/N91.co [6]
 CLMA_242_244/Y0                   td                    0.209       7.405 r       gvrd_test/gvrd/N91.eq_4/gateop/Y
                                   net (fanout=32)       0.745       8.150         gvrd_test/gvrd/N91
 CLMS_242_237/Y3                   td                    0.197       8.347 r       gvrd_test/gvrd/wait_cnt[24]_1/gateop_perm/Z
                                   net (fanout=1)        2.579      10.926         gvrd_test/gvrd/wait_cnt[24]_1
 CLMA_246_236/M3                                                           r       gvrd_test/gvrd/wait_cnt[24]/opit_0/D

 Data arrival time                                                  10.926         Logic Levels: 5  
                                                                                   Logic: 1.235ns(21.531%), Route: 4.501ns(78.469%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      10.030         gvrd_test/rgmii_clk
 CLMA_246_236/CLK                                                          r       gvrd_test/gvrd/wait_cnt[24]/opit_0/CLK
 clock pessimism                                         0.000      10.030                          
 clock uncertainty                                       0.050      10.080                          

 Hold time                                              -0.014      10.066                          

 Data required time                                                 10.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.066                          
 Data arrival time                                                  10.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.860                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.840  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531       5.190         ntclkbufg_1      
 CLMS_282_193/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_282_193/Q0                   tco                   0.226       5.416 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.869      11.285         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [0]
 CLMA_286_201/M1                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  11.285         Logic Levels: 0  
                                                                                   Logic: 0.226ns(3.708%), Route: 5.869ns(96.292%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      10.030         gvrd_test/rgmii_clk
 CLMA_286_201/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.000      10.030                          
 clock uncertainty                                       0.050      10.080                          

 Hold time                                              -0.014      10.066                          

 Data required time                                                 10.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.066                          
 Data arrival time                                                  11.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.219                          
====================================================================================================

====================================================================================================

Startpoint  : speaker_ctrl_d1[0]/opit_0_inv/CLK
Endpoint    : echo_des/h[9][13]/opit_0_A2Q21/CE
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  6.200
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       4.615 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       6.200         ntclkbufg_5      
 CLMA_246_184/CLK                                                          r       speaker_ctrl_d1[0]/opit_0_inv/CLK

 CLMA_246_184/Q0                   tco                   0.289       6.489 r       speaker_ctrl_d1[0]/opit_0_inv/Q
                                   net (fanout=2)        0.131       6.620         speaker_ctrl_d1[0]
 CLMA_246_184/Y3                   td                    0.468       7.088 r       N247_0/gateop_perm/Z
                                   net (fanout=33)       0.268       7.356         _N19655          
 CLMA_246_184/Y0                   td                    0.210       7.566 r       N247/gateop_perm/Z
                                   net (fanout=363)      0.626       8.192         N247             
 CLMS_246_185/Y2                   td                    0.322       8.514 r       echo_des/N542_10/gateop_perm/Z
                                   net (fanout=32)       2.180      10.694         echo_des/N542    
 CLMA_202_28/CECO                  td                    0.184      10.878 r       echo_des/h[11][3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.878         ntR1644          
 CLMA_202_32/CECO                  td                    0.184      11.062 r       echo_des/h[11][7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.062         ntR1643          
 CLMA_202_36/CECO                  td                    0.184      11.246 r       echo_des/h[11][11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.246         ntR1642          
 CLMA_202_40/CECO                  td                    0.184      11.430 r       echo_des/h[11][15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.430         ntR1641          
 CLMA_202_44/CECO                  td                    0.184      11.614 r       echo_des/h[10][3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.614         ntR1640          
 CLMA_202_48/CECO                  td                    0.184      11.798 r       echo_des/h[10][7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.798         ntR1639          
 CLMA_202_52/CECO                  td                    0.184      11.982 r       echo_des/h[10][11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.982         ntR1638          
 CLMA_202_56/CECO                  td                    0.184      12.166 r       echo_des/h[10][15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.166         ntR1637          
 CLMA_202_60/CECO                  td                    0.184      12.350 r       echo_des/h[9][3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.350         ntR1636          
 CLMA_202_68/CECO                  td                    0.184      12.534 r       echo_des/h[9][7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.534         ntR1635          
 CLMA_202_72/CECO                  td                    0.184      12.718 r       echo_des/h[9][11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.718         ntR1634          
 CLMA_202_76/CECI                                                          r       echo_des/h[9][13]/opit_0_A2Q21/CE

 Data arrival time                                                  12.718         Logic Levels: 14 
                                                                                   Logic: 3.313ns(50.828%), Route: 3.205ns(49.172%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 CLMA_202_76/CLK                                                           r       echo_des/h[9][13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                             -0.729      14.411                          

 Data required time                                                 14.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.411                          
 Data arrival time                                                  12.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.693                          
====================================================================================================

====================================================================================================

Startpoint  : speaker_ctrl_d1[0]/opit_0_inv/CLK
Endpoint    : echo_des/h[9][15]/opit_0_A2Q21/CE
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  6.200
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       4.615 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       6.200         ntclkbufg_5      
 CLMA_246_184/CLK                                                          r       speaker_ctrl_d1[0]/opit_0_inv/CLK

 CLMA_246_184/Q0                   tco                   0.289       6.489 r       speaker_ctrl_d1[0]/opit_0_inv/Q
                                   net (fanout=2)        0.131       6.620         speaker_ctrl_d1[0]
 CLMA_246_184/Y3                   td                    0.468       7.088 r       N247_0/gateop_perm/Z
                                   net (fanout=33)       0.268       7.356         _N19655          
 CLMA_246_184/Y0                   td                    0.210       7.566 r       N247/gateop_perm/Z
                                   net (fanout=363)      0.626       8.192         N247             
 CLMS_246_185/Y2                   td                    0.322       8.514 r       echo_des/N542_10/gateop_perm/Z
                                   net (fanout=32)       2.180      10.694         echo_des/N542    
 CLMA_202_28/CECO                  td                    0.184      10.878 r       echo_des/h[11][3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.878         ntR1644          
 CLMA_202_32/CECO                  td                    0.184      11.062 r       echo_des/h[11][7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.062         ntR1643          
 CLMA_202_36/CECO                  td                    0.184      11.246 r       echo_des/h[11][11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.246         ntR1642          
 CLMA_202_40/CECO                  td                    0.184      11.430 r       echo_des/h[11][15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.430         ntR1641          
 CLMA_202_44/CECO                  td                    0.184      11.614 r       echo_des/h[10][3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.614         ntR1640          
 CLMA_202_48/CECO                  td                    0.184      11.798 r       echo_des/h[10][7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.798         ntR1639          
 CLMA_202_52/CECO                  td                    0.184      11.982 r       echo_des/h[10][11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.982         ntR1638          
 CLMA_202_56/CECO                  td                    0.184      12.166 r       echo_des/h[10][15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.166         ntR1637          
 CLMA_202_60/CECO                  td                    0.184      12.350 r       echo_des/h[9][3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.350         ntR1636          
 CLMA_202_68/CECO                  td                    0.184      12.534 r       echo_des/h[9][7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.534         ntR1635          
 CLMA_202_72/CECO                  td                    0.184      12.718 r       echo_des/h[9][11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.718         ntR1634          
 CLMA_202_76/CECI                                                          r       echo_des/h[9][15]/opit_0_A2Q21/CE

 Data arrival time                                                  12.718         Logic Levels: 14 
                                                                                   Logic: 3.313ns(50.828%), Route: 3.205ns(49.172%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 CLMA_202_76/CLK                                                           r       echo_des/h[9][15]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                             -0.729      14.411                          

 Data required time                                                 14.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.411                          
 Data arrival time                                                  12.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.693                          
====================================================================================================

====================================================================================================

Startpoint  : speaker_ctrl_d1[0]/opit_0_inv/CLK
Endpoint    : echo_des/h[9][9]/opit_0_A2Q21/CE
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  6.200
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       4.615 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       6.200         ntclkbufg_5      
 CLMA_246_184/CLK                                                          r       speaker_ctrl_d1[0]/opit_0_inv/CLK

 CLMA_246_184/Q0                   tco                   0.289       6.489 r       speaker_ctrl_d1[0]/opit_0_inv/Q
                                   net (fanout=2)        0.131       6.620         speaker_ctrl_d1[0]
 CLMA_246_184/Y3                   td                    0.468       7.088 r       N247_0/gateop_perm/Z
                                   net (fanout=33)       0.268       7.356         _N19655          
 CLMA_246_184/Y0                   td                    0.210       7.566 r       N247/gateop_perm/Z
                                   net (fanout=363)      0.626       8.192         N247             
 CLMS_246_185/Y2                   td                    0.322       8.514 r       echo_des/N542_10/gateop_perm/Z
                                   net (fanout=32)       2.180      10.694         echo_des/N542    
 CLMA_202_28/CECO                  td                    0.184      10.878 r       echo_des/h[11][3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.878         ntR1644          
 CLMA_202_32/CECO                  td                    0.184      11.062 r       echo_des/h[11][7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.062         ntR1643          
 CLMA_202_36/CECO                  td                    0.184      11.246 r       echo_des/h[11][11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.246         ntR1642          
 CLMA_202_40/CECO                  td                    0.184      11.430 r       echo_des/h[11][15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.430         ntR1641          
 CLMA_202_44/CECO                  td                    0.184      11.614 r       echo_des/h[10][3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.614         ntR1640          
 CLMA_202_48/CECO                  td                    0.184      11.798 r       echo_des/h[10][7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.798         ntR1639          
 CLMA_202_52/CECO                  td                    0.184      11.982 r       echo_des/h[10][11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.982         ntR1638          
 CLMA_202_56/CECO                  td                    0.184      12.166 r       echo_des/h[10][15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.166         ntR1637          
 CLMA_202_60/CECO                  td                    0.184      12.350 r       echo_des/h[9][3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.350         ntR1636          
 CLMA_202_68/CECO                  td                    0.184      12.534 r       echo_des/h[9][7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.534         ntR1635          
 CLMA_202_72/CECI                                                          r       echo_des/h[9][9]/opit_0_A2Q21/CE

 Data arrival time                                                  12.534         Logic Levels: 13 
                                                                                   Logic: 3.129ns(49.400%), Route: 3.205ns(50.600%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 CLMA_202_72/CLK                                                           r       echo_des/h[9][9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                             -0.729      14.411                          

 Data required time                                                 14.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.411                          
 Data arrival time                                                  12.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.877                          
====================================================================================================

====================================================================================================

Startpoint  : stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L4
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531       5.190         ntclkbufg_1      
 CLMA_310_184/CLK                                                          r       stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_310_184/Q0                   tco                   0.222       5.412 f       stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.086       5.498         stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/wr_addr [8]
 CLMS_310_185/B4                                                           f       stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.498         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585       5.523         ntclkbufg_1      
 CLMS_310_185/CLK                                                          r       stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.035       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   5.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : stream_ctrler/FIFO_TX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
Endpoint    : stream_ctrler/FIFO_TX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531       5.190         ntclkbufg_1      
 CLMA_286_181/CLK                                                          r       stream_ctrler/FIFO_TX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK

 CLMA_286_181/Q0                   tco                   0.222       5.412 f       stream_ctrler/FIFO_TX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/Q
                                   net (fanout=1)        0.185       5.597         stream_ctrler/FIFO_TX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/rwptr1 [10]
 CLMA_286_180/CD                                                           f       stream_ctrler/FIFO_TX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D

 Data arrival time                                                   5.597         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.545%), Route: 0.185ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585       5.523         ntclkbufg_1      
 CLMA_286_180/CLK                                                          r       stream_ctrler/FIFO_TX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                               0.053       5.272                          

 Data required time                                                  5.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.272                          
 Data arrival time                                                   5.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/L4
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531       5.190         ntclkbufg_1      
 CLMS_266_177/CLK                                                          r       ES7243_i2s_rx/sr[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_177/Q0                   tco                   0.222       5.412 f       ES7243_i2s_rx/sr[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.086       5.498         ES7243_i2s_rx/sr [14]
 CLMS_266_177/B4                                                           f       ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.498         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585       5.523         ntclkbufg_1      
 CLMS_266_177/CLK                                                          r       ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.035       5.155                          

 Data required time                                                  5.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.155                          
 Data arrival time                                                   5.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.840  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       9.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       9.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647      10.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812      13.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      16.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      16.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      18.030         gvrd_test/rgmii_clk
 CLMS_282_201/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_282_201/Q2                   tco                   0.289      18.319 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.273      18.592         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [1]
 CLMS_282_197/M2                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  18.592         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.423%), Route: 0.273ns(48.577%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 CLMS_282_197/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                             -0.088      15.052                          

 Data required time                                                 15.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.052                          
 Data arrival time                                                  18.592                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.540                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.840  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       9.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       9.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647      10.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812      13.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      16.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      16.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      18.030         gvrd_test/rgmii_clk
 CLMA_286_205/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_286_205/Q2                   tco                   0.289      18.319 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.271      18.590         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [5]
 CLMS_282_205/M1                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  18.590         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.607%), Route: 0.271ns(48.393%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 CLMS_282_205/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                             -0.088      15.052                          

 Data required time                                                 15.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.052                          
 Data arrival time                                                  18.590                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.538                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.840  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       9.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       9.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647      10.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812      13.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      16.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      16.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      18.030         gvrd_test/rgmii_clk
 CLMS_282_201/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_282_201/Q0                   tco                   0.289      18.319 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.270      18.589         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [4]
 CLMA_282_196/AD                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  18.589         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.699%), Route: 0.270ns(48.301%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 CLMA_282_196/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                              0.029      15.169                          

 Data required time                                                 15.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.169                          
 Data arrival time                                                  18.589                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.420                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.923  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 F14                                                     0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      40.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047      41.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      41.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636      41.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      44.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      46.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      46.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.531      48.446         gvrd_test/rgmii_clk
 CLMA_282_216/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_282_216/Q3                   tco                   0.221      48.667 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      48.751         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [10]
 CLMS_282_217/AD                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  48.751         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 Y11                                                     0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      40.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254      41.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076      41.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530      43.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      43.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585      45.523         ntclkbufg_1      
 CLMS_282_217/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      45.523                          
 clock uncertainty                                       0.050      45.573                          

 Hold time                                               0.053      45.626                          

 Data required time                                                 45.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.626                          
 Data arrival time                                                  48.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.125                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.923  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 F14                                                     0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      40.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047      41.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      41.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636      41.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      44.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      46.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      46.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.531      48.446         gvrd_test/rgmii_clk
 CLMA_282_212/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_282_212/Q2                   tco                   0.224      48.670 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      48.754         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [9]
 CLMS_282_213/CD                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  48.754         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 Y11                                                     0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      40.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254      41.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076      41.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530      43.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      43.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585      45.523         ntclkbufg_1      
 CLMS_282_213/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      45.523                          
 clock uncertainty                                       0.050      45.573                          

 Hold time                                               0.053      45.626                          

 Data required time                                                 45.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.626                          
 Data arrival time                                                  48.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.128                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.923  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 F14                                                     0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      40.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047      41.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      41.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636      41.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      44.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      46.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      46.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.531      48.446         gvrd_test/rgmii_clk
 CLMA_286_212/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_286_212/Q1                   tco                   0.224      48.670 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.189      48.859         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [8]
 CLMA_286_213/AD                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  48.859         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.237%), Route: 0.189ns(45.763%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 Y11                                                     0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      40.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254      41.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076      41.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530      43.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      43.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585      45.523         ntclkbufg_1      
 CLMA_286_213/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      45.523                          
 clock uncertainty                                       0.050      45.573                          

 Hold time                                               0.053      45.626                          

 Data required time                                                 45.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.626                          
 Data arrival time                                                  48.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.233                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[4]
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMS_222_197/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_222_197/Q0                   tco                   0.289       5.716 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.978       6.694         test_eth         
 CLMA_266_192/Y0                   td                    0.341       7.035 f       N192[4]/gateop_perm/Z
                                   net (fanout=1)        0.786       7.821         audio_data[4]    
 DRM_278_192/DA1[4]                                                        f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[4]

 Data arrival time                                                   7.821         Logic Levels: 1  
                                                                                   Logic: 0.630ns(26.316%), Route: 1.764ns(73.684%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 DRM_278_192/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                              0.026      15.166                          

 Data required time                                                 15.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.166                          
 Data arrival time                                                   7.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.345                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[2]
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMS_222_197/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_222_197/Q0                   tco                   0.289       5.716 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.847       6.563         test_eth         
 CLMA_266_192/Y1                   td                    0.468       7.031 r       N192[2]/gateop_perm/Z
                                   net (fanout=1)        0.784       7.815         audio_data[2]    
 DRM_278_192/DA1[2]                                                        r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[2]

 Data arrival time                                                   7.815         Logic Levels: 1  
                                                                                   Logic: 0.757ns(31.700%), Route: 1.631ns(68.300%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 DRM_278_192/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                              0.056      15.196                          

 Data required time                                                 15.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.196                          
 Data arrival time                                                   7.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.381                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMS_222_197/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_222_197/Q0                   tco                   0.289       5.716 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.809       6.525         test_eth         
 CLMA_254_192/Y2                   td                    0.295       6.820 f       N192[0]/gateop_perm/Z
                                   net (fanout=1)        0.918       7.738         audio_data[0]    
 DRM_278_192/DA1[0]                                                        f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                   7.738         Logic Levels: 1  
                                                                                   Logic: 0.584ns(25.270%), Route: 1.727ns(74.730%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 DRM_278_192/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                              0.026      15.166                          

 Data required time                                                 15.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.166                          
 Data arrival time                                                   7.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.428                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[15]
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMS_222_197/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_222_197/Q0                   tco                   0.226       5.321 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.706       6.027         test_eth         
 CLMS_262_201/Y3                   td                    0.194       6.221 f       N192[14]/gateop_perm/Z
                                   net (fanout=1)        0.393       6.614         audio_data[14]   
 DRM_278_192/DA1[15]                                                       f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[15]

 Data arrival time                                                   6.614         Logic Levels: 1  
                                                                                   Logic: 0.420ns(27.650%), Route: 1.099ns(72.350%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585       5.523         ntclkbufg_1      
 DRM_278_192/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                               0.149       5.722                          

 Data required time                                                  5.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.722                          
 Data arrival time                                                   6.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[13]
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMS_222_197/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_222_197/Q0                   tco                   0.226       5.321 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.707       6.028         test_eth         
 CLMS_262_201/Y2                   td                    0.206       6.234 f       N192[12]/gateop_perm/Z
                                   net (fanout=1)        0.395       6.629         audio_data[12]   
 DRM_278_192/DA1[13]                                                       f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[13]

 Data arrival time                                                   6.629         Logic Levels: 1  
                                                                                   Logic: 0.432ns(28.162%), Route: 1.102ns(71.838%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585       5.523         ntclkbufg_1      
 DRM_278_192/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                               0.149       5.722                          

 Data required time                                                  5.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.722                          
 Data arrival time                                                   6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[12]
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMS_222_197/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_222_197/Q0                   tco                   0.226       5.321 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.706       6.027         test_eth         
 CLMS_262_201/Y1                   td                    0.221       6.248 f       N192[11]/gateop_perm/Z
                                   net (fanout=1)        0.397       6.645         audio_data[11]   
 DRM_278_192/DA1[12]                                                       f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[12]

 Data arrival time                                                   6.645         Logic Levels: 1  
                                                                                   Logic: 0.447ns(28.839%), Route: 1.103ns(71.161%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585       5.523         ntclkbufg_1      
 DRM_278_192/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                               0.149       5.722                          

 Data required time                                                  5.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.722                          
 Data arrival time                                                   6.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.923                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_A2Q21/CLK
Endpoint    : rstn_1ms[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.585       4.961         ntclkbufg_7      
 CLMS_242_209/CLK                                                          r       rstn_1ms[6]/opit_0_A2Q21/CLK

 CLMS_242_209/Q0                   tco                   0.289       5.250 r       rstn_1ms[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.409       5.659         rstn_1ms[5]      
 CLMA_242_204/Y3                   td                    0.468       6.127 r       N239_7/gateop_perm/Z
                                   net (fanout=1)        0.558       6.685         _N25016          
 CLMA_246_204/Y1                   td                    0.468       7.153 r       N239_19/gateop_perm/Z
                                   net (fanout=26)       0.275       7.428         rstn_out         
 CLMA_242_204/Y2                   td                    0.210       7.638 r       ES7243E_reg_config/N14/gateop_perm/Z
                                   net (fanout=1)        0.404       8.042         ES7243E_reg_config/N14_rnmt
 CLMA_246_204/A4                                                           r       rstn_1ms[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.042         Logic Levels: 3  
                                                                                   Logic: 1.435ns(46.576%), Route: 1.646ns(53.424%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 P20                                                     0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.453         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      82.500 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.500         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      82.548 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      83.306         _N21             
 PLL_158_55/CLK_OUT0               td                    0.100      83.406 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      84.465         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      84.465 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.531      85.996         ntclkbufg_7      
 CLMA_246_204/CLK                                                          r       rstn_1ms[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308      86.304                          
 clock uncertainty                                      -0.150      86.154                          

 Setup time                                             -0.121      86.033                          

 Data required time                                                 86.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 86.033                          
 Data arrival time                                                   8.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        77.991                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.585       4.961         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_266_196/Q1                   tco                   0.291       5.252 r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.406       5.658         ES7243E_reg_config/clock_cnt [2]
 CLMS_262_201/Y0                   td                    0.341       5.999 f       ES7243E_reg_config/N6_mux2_3/gateop_perm/Z
                                   net (fanout=5)        0.251       6.250         ES7243E_reg_config/N6_inv
 CLMS_262_197/CE                                                           f       ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.250         Logic Levels: 1  
                                                                                   Logic: 0.632ns(49.030%), Route: 0.657ns(50.970%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 P20                                                     0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.453         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      82.500 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.500         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      82.548 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      83.306         _N21             
 PLL_158_55/CLK_OUT0               td                    0.100      83.406 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      84.465         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      84.465 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.531      85.996         ntclkbufg_7      
 CLMS_262_197/CLK                                                          r       ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308      86.304                          
 clock uncertainty                                      -0.150      86.154                          

 Setup time                                             -0.617      85.537                          

 Data required time                                                 85.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 85.537                          
 Data arrival time                                                   6.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        79.287                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.585       4.961         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_266_196/Q1                   tco                   0.291       5.252 r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.406       5.658         ES7243E_reg_config/clock_cnt [2]
 CLMS_262_201/Y0                   td                    0.341       5.999 f       ES7243E_reg_config/N6_mux2_3/gateop_perm/Z
                                   net (fanout=5)        0.367       6.366         ES7243E_reg_config/N6_inv
 CLMA_266_196/RS                                                           f       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.366         Logic Levels: 1  
                                                                                   Logic: 0.632ns(44.982%), Route: 0.773ns(55.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 P20                                                     0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.453         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      82.500 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.500         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      82.548 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      83.306         _N21             
 PLL_158_55/CLK_OUT0               td                    0.100      83.406 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      84.465         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      84.465 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.531      85.996         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.344      86.340                          
 clock uncertainty                                      -0.150      86.190                          

 Setup time                                             -0.394      85.796                          

 Data required time                                                 85.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 85.796                          
 Data arrival time                                                   6.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        79.430                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.531       4.617         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_266_196/Q3                   tco                   0.221       4.838 f       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       4.925         ES7243E_reg_config/clock_cnt [0]
 CLMA_266_196/D4                                                           f       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.585       4.961         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.531       4.617         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_266_196/Q3                   tco                   0.221       4.838 f       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       4.925         ES7243E_reg_config/clock_cnt [0]
 CLMA_266_196/B0                                                           f       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.585       4.961         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.080       4.537                          

 Data required time                                                  4.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.537                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.531       4.617         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_266_196/Q1                   tco                   0.224       4.841 f       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       4.927         ES7243E_reg_config/clock_cnt [2]
 CLMA_266_196/C0                                                           f       ES7243E_reg_config/clock_cnt[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.585       4.961         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.093       4.524                          

 Data required time                                                  4.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.524                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 CLMA_302_104/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_104/Q0                   tco                   0.289       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.411       5.657         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_298_100/Y1                   td                    0.212       5.869 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.259       6.128         ms72xx_ctl/ms7200_ctl/_N19723
 CLMA_298_100/Y0                   td                    0.320       6.448 r       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.406       6.854         ms72xx_ctl/ms7200_ctl/_N19789
 CLMS_298_105/Y1                   td                    0.212       7.066 r       ms72xx_ctl/ms7200_ctl/N1388/gateop_perm/Z
                                   net (fanout=5)        0.631       7.697         ms72xx_ctl/ms7200_ctl/N1388
 CLMS_310_101/Y1                   td                    0.212       7.909 r       ms72xx_ctl/ms7200_ctl/N1844_4/gateop_perm/Z
                                   net (fanout=5)        0.124       8.033         ms72xx_ctl/ms7200_ctl/N1321
 CLMA_310_100/Y2                   td                    0.210       8.243 r       ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_148/gateop_perm/Z
                                   net (fanout=5)        0.271       8.514         ms72xx_ctl/ms7200_ctl/_N19792
 CLMS_310_105/Y0                   td                    0.487       9.001 r       ms72xx_ctl/ms7200_ctl/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.450       9.451         ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_302_104/Y1                   td                    0.212       9.663 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.258       9.921         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_302_105/A4                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.921         Logic Levels: 7  
                                                                                   Logic: 2.154ns(43.392%), Route: 2.810ns(56.608%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098     102.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     103.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.615         ntclkbufg_4      
 CLMA_302_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.313     104.928                          
 clock uncertainty                                      -0.150     104.778                          

 Setup time                                             -0.121     104.657                          

 Data required time                                                104.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.657                          
 Data arrival time                                                   9.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.736                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 CLMA_302_104/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_104/Q0                   tco                   0.289       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.411       5.657         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_298_100/Y1                   td                    0.212       5.869 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.259       6.128         ms72xx_ctl/ms7200_ctl/_N19723
 CLMA_298_100/Y0                   td                    0.320       6.448 r       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.453       6.901         ms72xx_ctl/ms7200_ctl/_N19789
 CLMS_298_109/Y0                   td                    0.210       7.111 r       ms72xx_ctl/ms7200_ctl/N8_1/gateop_perm/Z
                                   net (fanout=15)       0.495       7.606         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_108/Y3                   td                    0.210       7.816 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.271       8.087         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_310_104/Y0                   td                    0.210       8.297 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.486       8.783         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_302_105/Y1                   td                    0.197       8.980 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.378       9.358         ms72xx_ctl/ms7200_ctl/N8
 CLMA_302_109/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.358         Logic Levels: 6  
                                                                                   Logic: 1.648ns(37.446%), Route: 2.753ns(62.554%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098     102.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     103.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.615         ntclkbufg_4      
 CLMA_302_109/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.313     104.928                          
 clock uncertainty                                      -0.150     104.778                          

 Setup time                                             -0.617     104.161                          

 Data required time                                                104.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.161                          
 Data arrival time                                                   9.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.803                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 CLMA_302_104/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_104/Q0                   tco                   0.289       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.411       5.657         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_298_100/Y1                   td                    0.212       5.869 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.259       6.128         ms72xx_ctl/ms7200_ctl/_N19723
 CLMA_298_100/Y0                   td                    0.320       6.448 r       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.453       6.901         ms72xx_ctl/ms7200_ctl/_N19789
 CLMS_298_109/Y0                   td                    0.210       7.111 r       ms72xx_ctl/ms7200_ctl/N8_1/gateop_perm/Z
                                   net (fanout=15)       0.495       7.606         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_108/Y3                   td                    0.210       7.816 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.271       8.087         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_310_104/Y0                   td                    0.210       8.297 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.486       8.783         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_302_105/Y1                   td                    0.197       8.980 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.378       9.358         ms72xx_ctl/ms7200_ctl/N8
 CLMA_302_109/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.358         Logic Levels: 6  
                                                                                   Logic: 1.648ns(37.446%), Route: 2.753ns(62.554%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098     102.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     103.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.615         ntclkbufg_4      
 CLMA_302_109/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.313     104.928                          
 clock uncertainty                                      -0.150     104.778                          

 Setup time                                             -0.617     104.161                          

 Data required time                                                104.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.161                          
 Data arrival time                                                   9.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.803                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.615         ntclkbufg_4      
 CLMA_302_32/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_302_32/Q2                    tco                   0.228       4.843 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.221       5.064         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_306_24/ADB0[7]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]

 Data arrival time                                                   5.064         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.780%), Route: 0.221ns(49.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 DRM_306_24/CLKB[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.306       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Hold time                                               0.140       4.791                          

 Data required time                                                  4.791                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.791                          
 Data arrival time                                                   5.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/D
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.615         ntclkbufg_4      
 CLMS_314_109/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/CLK

 CLMS_314_109/Y2                   tco                   0.284       4.899 f       ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/Q
                                   net (fanout=2)        0.086       4.985         ms72xx_ctl/iic_dri_rx/receiv_data [3]
 CLMA_314_108/CD                                                           f       ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/D

 Data arrival time                                                   4.985         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.757%), Route: 0.086ns(23.243%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 CLMA_314_108/CLK                                                          r       ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/CLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                               0.053       4.697                          

 Data required time                                                  4.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.697                          
 Data arrival time                                                   4.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.615         ntclkbufg_4      
 CLMA_302_36/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_302_36/Q0                    tco                   0.226       4.841 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.319       5.160         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_306_24/ADA0[9]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                   5.160         Logic Levels: 0  
                                                                                   Logic: 0.226ns(41.468%), Route: 0.319ns(58.532%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 DRM_306_24/CLKA[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.306       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Hold time                                               0.215       4.866                          

 Data required time                                                  4.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.866                          
 Data arrival time                                                   5.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/Squares/N5_m1/gopapm/CLK
Endpoint    : mfcc_u/Squares/N5_m4/gopapm/Z[8]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.585       4.961         ntclkbufg_0      
 APM_258_228/CLK                                                           r       mfcc_u/Squares/N5_m1/gopapm/CLK

 APM_258_228/PO[0]                 tco                   2.612       7.573 r       mfcc_u/Squares/N5_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.573         mfcc_u/Squares/_N2880
 APM_258_240/PO[0]                 td                    1.736       9.309 r       mfcc_u/Squares/N5_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.309         mfcc_u/Squares/_N45
 APM_258_252/P[26]                 td                    1.811      11.120 r       mfcc_u/Squares/N5_m3/gopapm/P[26]
                                   net (fanout=1)        0.784      11.904         mfcc_u/Squares/_N107
 APM_258_264/Z[8]                                                          r       mfcc_u/Squares/N5_m4/gopapm/Z[8]

 Data arrival time                                                  11.904         Logic Levels: 2  
                                                                                   Logic: 6.159ns(88.708%), Route: 0.784ns(11.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      11.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100      12.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      13.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      13.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.652      14.738         ntclkbufg_0      
 APM_258_264/CLK                                                           r       mfcc_u/Squares/N5_m4/gopapm/CLK
 clock pessimism                                         0.290      15.028                          
 clock uncertainty                                      -0.150      14.878                          

 Setup time                                             -2.034      12.844                          

 Data required time                                                 12.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.844                          
 Data arrival time                                                  11.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.940                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/Squares/N8_m1/gopapm/CLK
Endpoint    : mfcc_u/Squares/N8_m4/gopapm/Z[8]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.708       5.084         ntclkbufg_0      
 APM_206_288/CLK                                                           r       mfcc_u/Squares/N8_m1/gopapm/CLK

 APM_206_288/PO[0]                 tco                   2.612       7.696 r       mfcc_u/Squares/N8_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.696         mfcc_u/Squares/_N2973
 APM_206_300/PO[0]                 td                    1.736       9.432 r       mfcc_u/Squares/N8_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.432         mfcc_u/Squares/_N172
 APM_206_316/P[26]                 td                    1.811      11.243 r       mfcc_u/Squares/N8_m3/gopapm/P[26]
                                   net (fanout=1)        0.566      11.809         mfcc_u/Squares/_N234
 APM_206_328/Z[8]                                                          r       mfcc_u/Squares/N8_m4/gopapm/Z[8]

 Data arrival time                                                  11.809         Logic Levels: 2  
                                                                                   Logic: 6.159ns(91.584%), Route: 0.566ns(8.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      11.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100      12.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      13.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      13.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.652      14.738         ntclkbufg_0      
 APM_206_328/CLK                                                           r       mfcc_u/Squares/N8_m4/gopapm/CLK
 clock pessimism                                         0.317      15.055                          
 clock uncertainty                                      -0.150      14.905                          

 Setup time                                             -2.034      12.871                          

 Data required time                                                 12.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.871                          
 Data arrival time                                                  11.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.062                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/Squares/N8_m1/gopapm/CLK
Endpoint    : mfcc_u/Squares/N8_m4/gopapm/Z[11]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.708       5.084         ntclkbufg_0      
 APM_206_288/CLK                                                           r       mfcc_u/Squares/N8_m1/gopapm/CLK

 APM_206_288/PO[0]                 tco                   2.612       7.696 r       mfcc_u/Squares/N8_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.696         mfcc_u/Squares/_N2973
 APM_206_300/PO[0]                 td                    1.736       9.432 r       mfcc_u/Squares/N8_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.432         mfcc_u/Squares/_N172
 APM_206_316/P[27]                 td                    1.811      11.243 r       mfcc_u/Squares/N8_m3/gopapm/P[27]
                                   net (fanout=15)       0.560      11.803         mfcc_u/Squares/_N235
 APM_206_328/Z[11]                                                         r       mfcc_u/Squares/N8_m4/gopapm/Z[11]

 Data arrival time                                                  11.803         Logic Levels: 2  
                                                                                   Logic: 6.159ns(91.665%), Route: 0.560ns(8.335%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      11.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100      12.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      13.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      13.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.652      14.738         ntclkbufg_0      
 APM_206_328/CLK                                                           r       mfcc_u/Squares/N8_m4/gopapm/CLK
 clock pessimism                                         0.317      15.055                          
 clock uncertainty                                      -0.150      14.905                          

 Setup time                                             -2.034      12.871                          

 Data required time                                                 12.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.871                          
 Data arrival time                                                  11.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram32x1dp/WADM4
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.652       4.738         ntclkbufg_0      
 CLMS_270_309/CLK                                                          r       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK

 CLMS_270_309/Q2                   tco                   0.224       4.962 f       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.215       5.177         u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [4]
 CLMS_266_309/CE                                                           f       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram32x1dp/WADM4

 Data arrival time                                                   5.177         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.025%), Route: 0.215ns(48.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.708       5.084         ntclkbufg_0      
 CLMS_266_309/CLK                                                          r       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram32x1dp/WCLK
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Hold time                                               0.380       5.154                          

 Data required time                                                  5.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.154                          
 Data arrival time                                                   5.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_8/ram32x1dp/WADM4
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.652       4.738         ntclkbufg_0      
 CLMS_270_309/CLK                                                          r       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK

 CLMS_270_309/Q2                   tco                   0.224       4.962 f       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.215       5.177         u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [4]
 CLMS_266_309/CE                                                           f       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_8/ram32x1dp/WADM4

 Data arrival time                                                   5.177         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.025%), Route: 0.215ns(48.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.708       5.084         ntclkbufg_0      
 CLMS_266_309/CLK                                                          r       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_8/ram32x1dp/WCLK
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Hold time                                               0.380       5.154                          

 Data required time                                                  5.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.154                          
 Data arrival time                                                   5.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.023                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/logE/o_data[9]/opit_0/CLK
Endpoint    : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_9/ram32x1dp/WD
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.531       4.617         ntclkbufg_0      
 CLMS_102_241/CLK                                                          r       mfcc_u/logE/o_data[9]/opit_0/CLK

 CLMS_102_241/Q0                   tco                   0.222       4.839 f       mfcc_u/logE/o_data[9]/opit_0/Q
                                   net (fanout=1)        0.341       5.180         mfcc_u/log_fbe [9]
 CLMS_102_233/DD                                                           f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_9/ram32x1dp/WD

 Data arrival time                                                   5.180         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.432%), Route: 0.341ns(60.568%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.585       4.961         ntclkbufg_0      
 CLMS_102_233/CLK                                                          r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_9/ram32x1dp/WCLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                               0.380       5.026                          

 Data required time                                                  5.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.026                          
 Data arrival time                                                   5.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.154                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms_hdmi[10]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 CLMA_310_60/CLK                                                           r       rstn_1ms_hdmi[10]/opit_0_A2Q21/CLK

 CLMA_310_60/Q1                    tco                   0.291       5.248 r       rstn_1ms_hdmi[10]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.584       5.832         rstn_1ms_hdmi[10]
 CLMA_302_57/Y1                    td                    0.468       6.300 r       N265_11/gateop_perm/Z
                                   net (fanout=2)        0.121       6.421         _N25087          
 CLMA_302_57/Y3                    td                    0.315       6.736 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.515       7.251         ms72xx_ctl/N0_rnmt
 CLMA_302_57/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.251         Logic Levels: 2  
                                                                                   Logic: 1.074ns(46.818%), Route: 1.220ns(53.182%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098     102.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     103.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.615         ntclkbufg_4      
 CLMA_302_57/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.306     104.921                          
 clock uncertainty                                      -0.150     104.771                          

 Recovery time                                          -0.617     104.154                          

 Data required time                                                104.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.154                          
 Data arrival time                                                   7.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.903                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms_hdmi[0]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.615         ntclkbufg_4      
 CLMS_310_57/CLK                                                           r       rstn_1ms_hdmi[0]/opit_0_L5Q_perm/CLK

 CLMS_310_57/Q0                    tco                   0.222       4.837 f       rstn_1ms_hdmi[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.258       5.095         rstn_1ms_hdmi[0] 
 CLMA_302_57/Y3                    td                    0.337       5.432 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.428       5.860         ms72xx_ctl/N0_rnmt
 CLMA_302_57/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.860         Logic Levels: 1  
                                                                                   Logic: 0.559ns(44.900%), Route: 0.686ns(55.100%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 CLMA_302_57/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.306       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Removal time                                           -0.226       4.425                          

 Data required time                                                  4.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.425                          
 Data arrival time                                                   5.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.435                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.585       4.961         ntclkbufg_0      
 CLMA_246_220/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_246_220/Q0                   tco                   0.289       5.250 r       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       1.338       6.588         algorithm/separate1_d1
 DRM_306_232/RSTB[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.588         Logic Levels: 0  
                                                                                   Logic: 0.289ns(17.763%), Route: 1.338ns(82.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      11.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100      12.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      13.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      13.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.531      14.617         ntclkbufg_0      
 DRM_306_232/CLKB[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.308      14.925                          
 clock uncertainty                                      -0.150      14.775                          

 Recovery time                                          -0.096      14.679                          

 Data required time                                                 14.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.679                          
 Data arrival time                                                   6.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.091                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.585       4.961         ntclkbufg_0      
 CLMA_246_220/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_246_220/Q0                   tco                   0.287       5.248 f       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       1.240       6.488         algorithm/separate1_d1
 DRM_306_232/RSTA[0]                                                       f       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.488         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.795%), Route: 1.240ns(81.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      11.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100      12.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      13.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      13.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.531      14.617         ntclkbufg_0      
 DRM_306_232/CLKA[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.308      14.925                          
 clock uncertainty                                      -0.150      14.775                          

 Recovery time                                          -0.055      14.720                          

 Data required time                                                 14.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.720                          
 Data arrival time                                                   6.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.232                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.531       4.617         ntclkbufg_0      
 CLMA_246_220/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_246_220/Q0                   tco                   0.226       4.843 r       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       1.012       5.855         algorithm/separate1_d1
 DRM_306_232/RSTA[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.855         Logic Levels: 0  
                                                                                   Logic: 0.226ns(18.255%), Route: 1.012ns(81.745%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.585       4.961         ntclkbufg_0      
 DRM_306_232/CLKA[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                           -0.028       4.625                          

 Data required time                                                  4.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.625                          
 Data arrival time                                                   5.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.230                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.531       4.617         ntclkbufg_0      
 CLMA_246_220/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_246_220/Q0                   tco                   0.226       4.843 r       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       1.123       5.966         algorithm/separate1_d1
 DRM_306_232/RSTB[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.966         Logic Levels: 0  
                                                                                   Logic: 0.226ns(16.753%), Route: 1.123ns(83.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.585       4.961         ntclkbufg_0      
 DRM_306_232/CLKB[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                           -0.044       4.609                          

 Data required time                                                  4.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.609                          
 Data arrival time                                                   5.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[6]/opit_0_A2Q21/CLK
Endpoint    : r_out[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMS_254_109/CLK                                                          r       u_string_show/h_count[6]/opit_0_A2Q21/CLK

 CLMS_254_109/Q0                   tco                   0.289       5.812 r       u_string_show/h_count[6]/opit_0_A2Q21/Q0
                                   net (fanout=6)        0.781       6.593         u_string_show/h_count [5]
 CLMA_246_116/Y2                   td                    0.487       7.080 r       u_string_show/N22_5/gateop_perm/Z
                                   net (fanout=1)        0.403       7.483         u_string_show/_N25352
 CLMA_250_113/Y1                   td                    0.212       7.695 r       u_string_show/N22_7/gateop_perm/Z
                                   net (fanout=1)        0.414       8.109         u_string_show/_N25354
 CLMA_250_117/Y2                   td                    0.210       8.319 r       u_string_show/N22_10/gateop_perm/Z
                                   net (fanout=48)       0.433       8.752         front_de         
 CLMA_246_124/Y0                   td                    0.490       9.242 f       N161_7[7]/gateop_perm/Z
                                   net (fanout=1)        2.262      11.504         nt_r_out[7]      
 IOL_327_273/DO                    td                    0.139      11.643 f       r_out_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000      11.643         r_out_obuf[7]/ntO
 IOBS_LR_328_272/PAD               td                    3.903      15.546 f       r_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.065      15.611         r_out[7]         
 H19                                                                       f       r_out[7] (port)  

 Data arrival time                                                  15.611         Logic Levels: 6  
                                                                                   Logic: 5.730ns(56.800%), Route: 4.358ns(43.200%)
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[6]/opit_0_A2Q21/CLK
Endpoint    : r_out[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMS_254_109/CLK                                                          r       u_string_show/h_count[6]/opit_0_A2Q21/CLK

 CLMS_254_109/Q0                   tco                   0.289       5.812 r       u_string_show/h_count[6]/opit_0_A2Q21/Q0
                                   net (fanout=6)        0.781       6.593         u_string_show/h_count [5]
 CLMA_246_116/Y2                   td                    0.487       7.080 r       u_string_show/N22_5/gateop_perm/Z
                                   net (fanout=1)        0.403       7.483         u_string_show/_N25352
 CLMA_250_113/Y1                   td                    0.212       7.695 r       u_string_show/N22_7/gateop_perm/Z
                                   net (fanout=1)        0.414       8.109         u_string_show/_N25354
 CLMA_250_117/Y2                   td                    0.210       8.319 r       u_string_show/N22_10/gateop_perm/Z
                                   net (fanout=48)       0.867       9.186         front_de         
 CLMS_262_149/Y2                   td                    0.494       9.680 f       N161_7[2]/gateop_perm/Z
                                   net (fanout=1)        1.776      11.456         nt_r_out[2]      
 IOL_327_229/DO                    td                    0.139      11.595 f       r_out_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000      11.595         r_out_obuf[2]/ntO
 IOBS_LR_328_228/PAD               td                    3.903      15.498 f       r_out_obuf[2]/opit_0/O
                                   net (fanout=1)        0.078      15.576         r_out[2]         
 J22                                                                       f       r_out[2] (port)  

 Data arrival time                                                  15.576         Logic Levels: 6  
                                                                                   Logic: 5.734ns(57.038%), Route: 4.319ns(42.962%)
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[6]/opit_0_A2Q21/CLK
Endpoint    : r_out[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMS_254_109/CLK                                                          r       u_string_show/h_count[6]/opit_0_A2Q21/CLK

 CLMS_254_109/Q0                   tco                   0.289       5.812 r       u_string_show/h_count[6]/opit_0_A2Q21/Q0
                                   net (fanout=6)        0.781       6.593         u_string_show/h_count [5]
 CLMA_246_116/Y2                   td                    0.487       7.080 r       u_string_show/N22_5/gateop_perm/Z
                                   net (fanout=1)        0.403       7.483         u_string_show/_N25352
 CLMA_250_113/Y1                   td                    0.212       7.695 r       u_string_show/N22_7/gateop_perm/Z
                                   net (fanout=1)        0.414       8.109         u_string_show/_N25354
 CLMA_250_117/Y2                   td                    0.210       8.319 r       u_string_show/N22_10/gateop_perm/Z
                                   net (fanout=48)       0.477       8.796         front_de         
 CLMA_246_124/Y3                   td                    0.465       9.261 f       N161_7[6]/gateop_perm/Z
                                   net (fanout=1)        2.192      11.453         nt_r_out[6]      
 IOL_327_237/DO                    td                    0.139      11.592 f       r_out_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000      11.592         r_out_obuf[6]/ntO
 IOBS_LR_328_236/PAD               td                    3.903      15.495 f       r_out_obuf[6]/opit_0/O
                                   net (fanout=1)        0.068      15.563         r_out[6]         
 H22                                                                       f       r_out[6] (port)  

 Data arrival time                                                  15.563         Logic Levels: 6  
                                                                                   Logic: 5.705ns(56.823%), Route: 4.335ns(43.177%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : gvrd_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       gvrd_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         gvrd_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       gvrd_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : gvrd_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    1.047       1.118 r       gvrd_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         gvrd_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       gvrd_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : gvrd_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       gvrd_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         gvrd_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       gvrd_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width  CLMS_310_225/CLK        key_ctl/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
 4.380       5.000           0.620           High Pulse Width  CLMS_190_185/CLK        ubus/u_local_bus_slve_cis/cmd_decyt_ci_td2/opit_0/CLK
 4.380       5.000           0.620           High Pulse Width  CLMS_170_201/CLK        ubus/u_local_bus_slve_cis/frame_n_td0/opit_0/CLK
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           High Pulse Width  DRM_234_148/CLKA[0]     spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.469       3.367           0.898           Low Pulse Width   DRM_234_148/CLKA[0]     spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.469       3.367           0.898           High Pulse Width  DRM_234_148/CLKB[0]     spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{rgmii_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.100       4.000           1.900           Low Pulse Width   CLMS_242_281/CLK        gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 2.100       4.000           1.900           High Pulse Width  CLMS_242_281/CLK        gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 2.100       4.000           1.900           Low Pulse Width   CLMS_242_277/CLK        gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{sclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.862       5.000           1.138           High Pulse Width  APM_258_16/CLK          echo_des/genblk2[0].mul_ex/u_ipml_mult_mul/mult_0/gopapm/CLK
 3.862       5.000           1.138           Low Pulse Width   APM_258_16/CLK          echo_des/genblk2[0].mul_ex/u_ipml_mult_mul/mult_0/gopapm/CLK
 3.862       5.000           1.138           High Pulse Width  APM_206_192/CLK         echo_des/genblk2[1].mul_ex/u_ipml_mult_mul/mult_0/gopapm/CLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 40.069      40.689          0.620           High Pulse Width  CLMS_262_197/CLK        ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CLK
 40.069      40.689          0.620           High Pulse Width  CLMS_242_205/CLK        rstn_1ms[2]/opit_0_A2Q21/CLK
 40.069      40.689          0.620           High Pulse Width  CLMS_242_205/CLK        rstn_1ms[4]/opit_0_A2Q21/CLK
====================================================================================================

{sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_306_108/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_108/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_108/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_102_229/CLK        mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_0/ram32x1dp/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_102_229/CLK        mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_0/ram32x1dp/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_102_233/CLK        mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_1/ram32x1dp/WCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[10]/opit_0_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMA_174_192/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_174_192/Q0                   tco                   0.221       3.588 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.524       4.112         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [0]
 CLMA_182_201/Y0                   td                    0.380       4.492 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N336_1/gateop_perm/Z
                                   net (fanout=6)        0.391       4.883         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20167
 CLMA_190_192/Y2                   td                    0.379       5.262 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_3/gateop/F
                                   net (fanout=1)        0.392       5.654         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25633
 CLMA_182_185/Y2                   td                    0.150       5.804 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_7/gateop_perm/Z
                                   net (fanout=1)        0.400       6.204         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25636
 CLMA_190_196/Y3                   td                    0.222       6.426 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_10/gateop_perm/Z
                                   net (fanout=1)        0.150       6.576         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25639
 CLMA_190_196/Y2                   td                    0.150       6.726 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/gateop_perm/Z
                                   net (fanout=14)       0.477       7.203         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
                                   td                    0.368       7.571 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.571         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6247
 CLMA_182_184/COUT                 td                    0.044       7.615 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.615         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
                                   td                    0.044       7.659 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.659         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6251
 CLMA_182_192/COUT                 td                    0.044       7.703 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.703         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6253
 CLMA_182_196/Y1                   td                    0.366       8.069 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_9/gateop_A2/Y1
                                   net (fanout=1)        0.475       8.544         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16320
 CLMS_174_193/C1                                                           f       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.544         Logic Levels: 8  
                                                                                   Logic: 2.368ns(45.741%), Route: 2.809ns(54.259%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895      23.165         ntclkbufg_2      
 CLMS_174_193/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.190      23.112                          

 Data required time                                                 23.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.112                          
 Data arrival time                                                   8.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.568                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[8]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMA_174_192/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_174_192/Q0                   tco                   0.221       3.588 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.524       4.112         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [0]
 CLMA_182_201/Y0                   td                    0.380       4.492 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N336_1/gateop_perm/Z
                                   net (fanout=6)        0.391       4.883         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20167
 CLMA_190_192/Y2                   td                    0.379       5.262 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_3/gateop/F
                                   net (fanout=1)        0.392       5.654         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25633
 CLMA_182_185/Y2                   td                    0.150       5.804 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_7/gateop_perm/Z
                                   net (fanout=1)        0.400       6.204         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25636
 CLMA_190_196/Y3                   td                    0.222       6.426 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_10/gateop_perm/Z
                                   net (fanout=1)        0.150       6.576         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25639
 CLMA_190_196/Y2                   td                    0.150       6.726 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/gateop_perm/Z
                                   net (fanout=14)       0.477       7.203         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
                                   td                    0.368       7.571 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.571         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6247
 CLMA_182_184/COUT                 td                    0.044       7.615 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.615         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
                                   td                    0.044       7.659 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.659         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6251
 CLMA_182_192/Y3                   td                    0.387       8.046 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.286       8.332         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16298
 CLMA_174_192/C4                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.332         Logic Levels: 7  
                                                                                   Logic: 2.345ns(47.231%), Route: 2.620ns(52.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895      23.165         ntclkbufg_2      
 CLMA_174_192/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.201      23.366                          
 clock uncertainty                                      -0.050      23.316                          

 Setup time                                             -0.094      23.222                          

 Data required time                                                 23.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.222                          
 Data arrival time                                                   8.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.890                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[6]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMA_174_192/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_174_192/Q0                   tco                   0.221       3.588 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.524       4.112         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [0]
 CLMA_182_201/Y0                   td                    0.380       4.492 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N336_1/gateop_perm/Z
                                   net (fanout=6)        0.391       4.883         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20167
 CLMA_190_192/Y2                   td                    0.379       5.262 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_3/gateop/F
                                   net (fanout=1)        0.392       5.654         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25633
 CLMA_182_185/Y2                   td                    0.150       5.804 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_7/gateop_perm/Z
                                   net (fanout=1)        0.400       6.204         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25636
 CLMA_190_196/Y3                   td                    0.222       6.426 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_10/gateop_perm/Z
                                   net (fanout=1)        0.150       6.576         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25639
 CLMA_190_196/Y2                   td                    0.150       6.726 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/gateop_perm/Z
                                   net (fanout=14)       0.477       7.203         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
                                   td                    0.368       7.571 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.571         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6247
 CLMA_182_184/COUT                 td                    0.044       7.615 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.615         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
 CLMA_182_192/Y1                   td                    0.383       7.998 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.270       8.268         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16276
 CLMS_174_193/B4                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.268         Logic Levels: 7  
                                                                                   Logic: 2.297ns(46.868%), Route: 2.604ns(53.132%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895      23.165         ntclkbufg_2      
 CLMS_174_193/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.092      23.210                          

 Data required time                                                 23.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.210                          
 Data arrival time                                                   8.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.942                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/slv_mcu_din[18]/opit_0/CLK
Endpoint    : ubus/u_local_bus_slve_cis/reg7[18]/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMS_214_205/CLK                                                          r       ubus/u_local_bus_slve_cis/slv_mcu_din[18]/opit_0/CLK

 CLMS_214_205/Y2                   tco                   0.228       3.393 f       ubus/u_local_bus_slve_cis/slv_mcu_din[18]/opit_0/Q
                                   net (fanout=10)       0.066       3.459         ubus/u_local_bus_slve_cis/slv_mcu_din [18]
 CLMA_214_204/CD                                                           f       ubus/u_local_bus_slve_cis/reg7[18]/opit_0/D

 Data arrival time                                                   3.459         Logic Levels: 0  
                                                                                   Logic: 0.228ns(77.551%), Route: 0.066ns(22.449%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMA_214_204/CLK                                                          r       ubus/u_local_bus_slve_cis/reg7[18]/opit_0/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                               0.040       3.220                          

 Data required time                                                  3.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.220                          
 Data arrival time                                                   3.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg_byte4[5]/opit_0/CLK
Endpoint    : ubus/u_local_bus_slve_cis/slv_bus2ip_data[13]/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMS_186_209/CLK                                                          r       ubus/u_local_bus_slve_cis/reg_byte4[5]/opit_0/CLK

 CLMS_186_209/Q0                   tco                   0.182       3.347 r       ubus/u_local_bus_slve_cis/reg_byte4[5]/opit_0/Q
                                   net (fanout=1)        0.063       3.410         ubus/u_local_bus_slve_cis/reg_byte4 [5]
 CLMA_186_208/M0                                                           r       ubus/u_local_bus_slve_cis/slv_bus2ip_data[13]/opit_0/D

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMA_186_208/CLK                                                          r       ubus/u_local_bus_slve_cis/slv_bus2ip_data[13]/opit_0/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.011       3.169                          

 Data required time                                                  3.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.169                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/slv_mcu_din[24]/opit_0/CLK
Endpoint    : ubus/u_local_bus_slve_cis/reg5[24]/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMA_202_224/CLK                                                          r       ubus/u_local_bus_slve_cis/slv_mcu_din[24]/opit_0/CLK

 CLMA_202_224/Q0                   tco                   0.182       3.347 r       ubus/u_local_bus_slve_cis/slv_mcu_din[24]/opit_0/Q
                                   net (fanout=10)       0.064       3.411         ubus/u_local_bus_slve_cis/slv_mcu_din [24]
 CLMS_202_225/M0                                                           r       ubus/u_local_bus_slve_cis/reg5[24]/opit_0/D

 Data arrival time                                                   3.411         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.984%), Route: 0.064ns(26.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMS_202_225/CLK                                                          r       ubus/u_local_bus_slve_cis/reg5[24]/opit_0/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.011       3.169                          

 Data required time                                                  3.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.169                          
 Data arrival time                                                   3.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[4]/opit_0_A2Q21/CLK
Endpoint    : u_string_show/pixel_data_out[3]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMS_254_105/CLK                                                          r       u_string_show/h_count[4]/opit_0_A2Q21/CLK

 CLMS_254_105/Q3                   tco                   0.220       3.597 f       u_string_show/h_count[4]/opit_0_A2Q21/Q1
                                   net (fanout=7)        0.289       3.886         u_string_show/h_count [4]
                                   td                    0.365       4.251 f       u_string_show/N25_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.251         u_string_show/N25_1.co [2]
 CLMA_262_104/COUT                 td                    0.044       4.295 r       u_string_show/N25_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.295         u_string_show/N25_1.co [4]
 CLMA_262_108/Y1                   td                    0.383       4.678 r       u_string_show/N25_1.fsub_5/gateop_A2/Y1
                                   net (fanout=8)        0.246       4.924         u_string_show/N3815 [9]
 CLMA_262_112/Y3                   td                    0.358       5.282 f       u_string_show/N43_sel3[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.256       5.538         u_string_show/_N2454_inv
 CLMS_266_109/Y2                   td                    0.264       5.802 f       u_string_show/N43_sel2[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.272       6.074         u_string_show/_N2470_inv
 CLMA_266_116/Y1                   td                    0.162       6.236 r       u_string_show/N43_lt1_mux3/gateop_perm/Z
                                   net (fanout=2)        0.073       6.309         u_string_show/_N56
 CLMA_266_116/Y0                   td                    0.378       6.687 f       u_string_show/N43_lt0_mux3/gateop_perm/Z
                                   net (fanout=1)        0.258       6.945         u_string_show/_N63
                                   td                    0.250       7.195 f       u_string_show/N3830_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.195         u_string_show/_N6208
 CLMA_262_120/Y3                   td                    0.387       7.582 r       u_string_show/N3830_1_2/gateop_A2/Y1
                                   net (fanout=1)        0.347       7.929         u_string_show/N3846 [5]
                                   td                    0.251       8.180 f       u_string_show/N53_4.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.180         u_string_show/N53_4.co [6]
 CLMS_254_125/COUT                 td                    0.044       8.224 r       u_string_show/N53_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.224         u_string_show/N53_4.co [8]
 CLMS_254_129/Y0                   td                    0.206       8.430 f       u_string_show/N53_4.fsub_9/gateop_A2/Y0
                                   net (fanout=114)      0.466       8.896         u_string_show/N53 [9]
 CLMA_266_144/Y3                   td                    0.360       9.256 r       u_string_show/N54_345/gateop_perm/Z
                                   net (fanout=1)        0.070       9.326         u_string_show/_N13724
 CLMA_266_144/Y6AB                 td                    0.198       9.524 f       u_string_show/N54_347_muxf6/F
                                   net (fanout=1)        0.389       9.913         u_string_show/_N13726
 CLMS_262_129/Y6AB                 td                    0.231      10.144 f       u_string_show/N54_456_muxf6/F
                                   net (fanout=1)        0.303      10.447         u_string_show/_N13835
 CLMS_254_133/Y2                   td                    0.227      10.674 f       u_string_show/N54_593/gateop/F
                                   net (fanout=24)       0.501      11.175         u_string_show/_N13972
 CLMS_254_137/A4                                                           f       u_string_show/pixel_data_out[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.175         Logic Levels: 13 
                                                                                   Logic: 4.328ns(55.501%), Route: 3.470ns(44.499%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895       9.908         ntclkbufg_3      
 CLMS_254_137/CLK                                                          r       u_string_show/pixel_data_out[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Setup time                                             -0.079       9.952                          

 Data required time                                                  9.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.952                          
 Data arrival time                                                  11.175                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[4]/opit_0_A2Q21/CLK
Endpoint    : u_string_show/pixel_data_out[20]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMS_254_105/CLK                                                          r       u_string_show/h_count[4]/opit_0_A2Q21/CLK

 CLMS_254_105/Q3                   tco                   0.220       3.597 f       u_string_show/h_count[4]/opit_0_A2Q21/Q1
                                   net (fanout=7)        0.289       3.886         u_string_show/h_count [4]
                                   td                    0.365       4.251 f       u_string_show/N25_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.251         u_string_show/N25_1.co [2]
 CLMA_262_104/COUT                 td                    0.044       4.295 r       u_string_show/N25_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.295         u_string_show/N25_1.co [4]
 CLMA_262_108/Y1                   td                    0.383       4.678 r       u_string_show/N25_1.fsub_5/gateop_A2/Y1
                                   net (fanout=8)        0.246       4.924         u_string_show/N3815 [9]
 CLMA_262_112/Y3                   td                    0.358       5.282 f       u_string_show/N43_sel3[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.256       5.538         u_string_show/_N2454_inv
 CLMS_266_109/Y2                   td                    0.264       5.802 f       u_string_show/N43_sel2[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.272       6.074         u_string_show/_N2470_inv
 CLMA_266_116/Y1                   td                    0.162       6.236 r       u_string_show/N43_lt1_mux3/gateop_perm/Z
                                   net (fanout=2)        0.073       6.309         u_string_show/_N56
 CLMA_266_116/Y0                   td                    0.378       6.687 f       u_string_show/N43_lt0_mux3/gateop_perm/Z
                                   net (fanout=1)        0.258       6.945         u_string_show/_N63
                                   td                    0.250       7.195 f       u_string_show/N3830_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.195         u_string_show/_N6208
 CLMA_262_120/Y3                   td                    0.387       7.582 r       u_string_show/N3830_1_2/gateop_A2/Y1
                                   net (fanout=1)        0.347       7.929         u_string_show/N3846 [5]
                                   td                    0.251       8.180 f       u_string_show/N53_4.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.180         u_string_show/N53_4.co [6]
 CLMS_254_125/COUT                 td                    0.044       8.224 r       u_string_show/N53_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.224         u_string_show/N53_4.co [8]
 CLMS_254_129/Y0                   td                    0.206       8.430 f       u_string_show/N53_4.fsub_9/gateop_A2/Y0
                                   net (fanout=114)      0.466       8.896         u_string_show/N53 [9]
 CLMA_266_144/Y3                   td                    0.360       9.256 r       u_string_show/N54_345/gateop_perm/Z
                                   net (fanout=1)        0.070       9.326         u_string_show/_N13724
 CLMA_266_144/Y6AB                 td                    0.198       9.524 f       u_string_show/N54_347_muxf6/F
                                   net (fanout=1)        0.389       9.913         u_string_show/_N13726
 CLMS_262_129/Y6AB                 td                    0.231      10.144 f       u_string_show/N54_456_muxf6/F
                                   net (fanout=1)        0.303      10.447         u_string_show/_N13835
 CLMS_254_133/Y2                   td                    0.227      10.674 f       u_string_show/N54_593/gateop/F
                                   net (fanout=24)       0.499      11.173         u_string_show/_N13972
 CLMA_254_140/A4                                                           f       u_string_show/pixel_data_out[20]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.173         Logic Levels: 13 
                                                                                   Logic: 4.328ns(55.516%), Route: 3.468ns(44.484%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895       9.908         ntclkbufg_3      
 CLMA_254_140/CLK                                                          r       u_string_show/pixel_data_out[20]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Setup time                                             -0.079       9.952                          

 Data required time                                                  9.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.952                          
 Data arrival time                                                  11.173                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[4]/opit_0_A2Q21/CLK
Endpoint    : u_string_show/pixel_data_out[21]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMS_254_105/CLK                                                          r       u_string_show/h_count[4]/opit_0_A2Q21/CLK

 CLMS_254_105/Q3                   tco                   0.220       3.597 f       u_string_show/h_count[4]/opit_0_A2Q21/Q1
                                   net (fanout=7)        0.289       3.886         u_string_show/h_count [4]
                                   td                    0.365       4.251 f       u_string_show/N25_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.251         u_string_show/N25_1.co [2]
 CLMA_262_104/COUT                 td                    0.044       4.295 r       u_string_show/N25_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.295         u_string_show/N25_1.co [4]
 CLMA_262_108/Y1                   td                    0.383       4.678 r       u_string_show/N25_1.fsub_5/gateop_A2/Y1
                                   net (fanout=8)        0.246       4.924         u_string_show/N3815 [9]
 CLMA_262_112/Y3                   td                    0.358       5.282 f       u_string_show/N43_sel3[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.256       5.538         u_string_show/_N2454_inv
 CLMS_266_109/Y2                   td                    0.264       5.802 f       u_string_show/N43_sel2[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.272       6.074         u_string_show/_N2470_inv
 CLMA_266_116/Y1                   td                    0.162       6.236 r       u_string_show/N43_lt1_mux3/gateop_perm/Z
                                   net (fanout=2)        0.073       6.309         u_string_show/_N56
 CLMA_266_116/Y0                   td                    0.378       6.687 f       u_string_show/N43_lt0_mux3/gateop_perm/Z
                                   net (fanout=1)        0.258       6.945         u_string_show/_N63
                                   td                    0.250       7.195 f       u_string_show/N3830_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.195         u_string_show/_N6208
 CLMA_262_120/Y3                   td                    0.387       7.582 r       u_string_show/N3830_1_2/gateop_A2/Y1
                                   net (fanout=1)        0.347       7.929         u_string_show/N3846 [5]
                                   td                    0.251       8.180 f       u_string_show/N53_4.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.180         u_string_show/N53_4.co [6]
 CLMS_254_125/COUT                 td                    0.044       8.224 r       u_string_show/N53_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.224         u_string_show/N53_4.co [8]
 CLMS_254_129/Y0                   td                    0.206       8.430 f       u_string_show/N53_4.fsub_9/gateop_A2/Y0
                                   net (fanout=114)      0.466       8.896         u_string_show/N53 [9]
 CLMA_266_144/Y3                   td                    0.360       9.256 r       u_string_show/N54_345/gateop_perm/Z
                                   net (fanout=1)        0.070       9.326         u_string_show/_N13724
 CLMA_266_144/Y6AB                 td                    0.198       9.524 f       u_string_show/N54_347_muxf6/F
                                   net (fanout=1)        0.389       9.913         u_string_show/_N13726
 CLMS_262_129/Y6AB                 td                    0.231      10.144 f       u_string_show/N54_456_muxf6/F
                                   net (fanout=1)        0.303      10.447         u_string_show/_N13835
 CLMS_254_133/Y2                   td                    0.227      10.674 f       u_string_show/N54_593/gateop/F
                                   net (fanout=24)       0.499      11.173         u_string_show/_N13972
 CLMS_254_141/A4                                                           f       u_string_show/pixel_data_out[21]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.173         Logic Levels: 13 
                                                                                   Logic: 4.328ns(55.516%), Route: 3.468ns(44.484%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895       9.908         ntclkbufg_3      
 CLMS_254_141/CLK                                                          r       u_string_show/pixel_data_out[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Setup time                                             -0.079       9.952                          

 Data required time                                                  9.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.952                          
 Data arrival time                                                  11.173                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.221                          
====================================================================================================

====================================================================================================

Startpoint  : spectrogram_0/color_addr_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : spectrogram_0/rd_addr[2]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895       3.174         ntclkbufg_3      
 CLMS_166_193/CLK                                                          r       spectrogram_0/color_addr_cnt[2]/opit_0_A2Q21/CLK

 CLMS_166_193/Q1                   tco                   0.180       3.354 f       spectrogram_0/color_addr_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.064       3.418         spectrogram_0/color_addr_cnt [2]
 CLMA_166_192/C4                                                           f       spectrogram_0/rd_addr[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.418         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.770%), Route: 0.064ns(26.230%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMA_166_192/CLK                                                          r       spectrogram_0/rd_addr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                              -0.028       3.161                          

 Data required time                                                  3.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.161                          
 Data arrival time                                                   3.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : spectrum_0/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : spectrum_0/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895       3.174         ntclkbufg_3      
 CLMA_254_108/CLK                                                          r       spectrum_0/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_254_108/Q3                   tco                   0.178       3.352 f       spectrum_0/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.059       3.411         spectrum_0/h_count [0]
 CLMA_254_108/D4                                                           f       spectrum_0/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.411         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMA_254_108/CLK                                                          r       spectrum_0/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.174                          
 clock uncertainty                                       0.000       3.174                          

 Hold time                                              -0.028       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : spectrogram_0/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : spectrogram_0/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895       3.174         ntclkbufg_3      
 CLMA_230_200/CLK                                                          r       spectrogram_0/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_230_200/Q3                   tco                   0.178       3.352 f       spectrogram_0/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.061       3.413         spectrogram_0/h_count [0]
 CLMA_230_200/D4                                                           f       spectrogram_0/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMA_230_200/CLK                                                          r       spectrogram_0/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.174                          
 clock uncertainty                                       0.000       3.174                          

 Hold time                                              -0.028       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK
Endpoint    : switch/opit_0_L5Q/L2
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                          1340.000    1340.000 r                        
 P20                                                     0.000    1340.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1340.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1340.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1340.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1340.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    1342.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000    1342.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925    1343.367         ntclkbufg_2      
 CLMS_262_205/CLK                                                          r       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK

 CLMS_262_205/Q2                   tco                   0.223    1343.590 f       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/Q
                                   net (fanout=2)        0.672    1344.262         switch_display   
 CLMA_266_204/A2                                                           f       switch/opit_0_L5Q/L2

 Data arrival time                                                1344.262         Logic Levels: 0  
                                                                                   Logic: 0.223ns(24.916%), Route: 0.672ns(75.084%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                        1340.066    1340.066 r                        
 AA12                                                    0.000    1340.066 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1340.144         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1340.879 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1340.879         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1340.917 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1342.345         _N22             
 USCM_84_111/CLK_USCM              td                    0.000    1342.345 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895    1343.240         ntclkbufg_3      
 CLMA_266_204/CLK                                                          r       switch/opit_0_L5Q/CLK
 clock pessimism                                         0.000    1343.240                          
 clock uncertainty                                      -0.050    1343.190                          

 Setup time                                             -0.305    1342.885                          

 Data required time                                               1342.885                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1342.885                          
 Data arrival time                                                1344.262                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.377                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : switch/opit_0_L5Q/L0
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                          1340.000    1340.000 r                        
 P20                                                     0.000    1340.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1340.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1340.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1340.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1340.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    1342.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000    1342.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925    1343.367         ntclkbufg_2      
 CLMA_262_204/CLK                                                          r       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_262_204/Q0                   tco                   0.221    1343.588 f       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.506    1344.094         ctrl             
 CLMA_266_204/A0                                                           f       switch/opit_0_L5Q/L0

 Data arrival time                                                1344.094         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.399%), Route: 0.506ns(69.601%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                        1340.066    1340.066 r                        
 AA12                                                    0.000    1340.066 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1340.144         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1340.879 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1340.879         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1340.917 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1342.345         _N22             
 USCM_84_111/CLK_USCM              td                    0.000    1342.345 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895    1343.240         ntclkbufg_3      
 CLMA_266_204/CLK                                                          r       switch/opit_0_L5Q/CLK
 clock pessimism                                         0.000    1343.240                          
 clock uncertainty                                      -0.050    1343.190                          

 Setup time                                             -0.154    1343.036                          

 Data required time                                               1343.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1343.036                          
 Data arrival time                                                1344.094                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.058                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : switch/opit_0_L5Q/L0
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMA_262_204/CLK                                                          r       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_262_204/Q0                   tco                   0.182       3.347 r       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.396       3.743         ctrl             
 CLMA_266_204/A0                                                           r       switch/opit_0_L5Q/L0

 Data arrival time                                                   3.743         Logic Levels: 0  
                                                                                   Logic: 0.182ns(31.488%), Route: 0.396ns(68.512%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMA_266_204/CLK                                                          r       switch/opit_0_L5Q/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.077       3.350                          

 Data required time                                                  3.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.350                          
 Data arrival time                                                   3.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.393                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK
Endpoint    : switch/opit_0_L5Q/L2
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMS_262_205/CLK                                                          r       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK

 CLMS_262_205/Q2                   tco                   0.183       3.348 r       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/Q
                                   net (fanout=2)        0.513       3.861         switch_display   
 CLMA_266_204/A2                                                           r       switch/opit_0_L5Q/L2

 Data arrival time                                                   3.861         Logic Levels: 0  
                                                                                   Logic: 0.183ns(26.293%), Route: 0.513ns(73.707%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMA_266_204/CLK                                                          r       switch/opit_0_L5Q/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.192       3.235                          

 Data required time                                                  3.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.235                          
 Data arrival time                                                   3.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.626                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[28]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925       6.734         gvrd_test/rgmii_clk
 CLMA_246_224/CLK                                                          r       gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_246_224/Q0                   tco                   0.221       6.955 f       gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.267       7.222         gvrd_test/gvrd/wait_cnt [1]
 CLMS_246_217/Y1                   td                    0.360       7.582 f       gvrd_test/gvrd/N182_4/gateop_perm/Z
                                   net (fanout=1)        0.393       7.975         gvrd_test/gvrd/_N26960
 CLMA_250_232/Y1                   td                    0.162       8.137 r       gvrd_test/gvrd/N182_28/gateop_perm/Z
                                   net (fanout=1)        0.157       8.294         gvrd_test/gvrd/_N26984
 CLMA_250_232/Y3                   td                    0.162       8.456 r       gvrd_test/gvrd/N182_32/gateop_perm/Z
                                   net (fanout=6)        0.270       8.726         gvrd_test/gvrd/N256 [6]
 CLMA_242_232/Y0                   td                    0.380       9.106 f       gvrd_test/gvrd/N55_10[1]/gateop/F
                                   net (fanout=1)        0.269       9.375         gvrd_test/gvrd/_N14129
                                   td                    0.368       9.743 f       gvrd_test/gvrd/N91.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.743         gvrd_test/gvrd/N91.co [2]
 CLMA_242_240/COUT                 td                    0.044       9.787 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.787         gvrd_test/gvrd/N91.co [6]
 CLMA_242_244/Y0                   td                    0.206       9.993 f       gvrd_test/gvrd/N91.eq_4/gateop/Y
                                   net (fanout=32)       4.441      14.434         gvrd_test/gvrd/N91
 CLMA_246_244/A3                                                           f       gvrd_test/gvrd/wait_cnt[28]/opit_0_L5Q_perm/L3

 Data arrival time                                                  14.434         Logic Levels: 6  
                                                                                   Logic: 1.903ns(24.714%), Route: 5.797ns(75.286%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       8.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       8.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       9.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.895      13.650         gvrd_test/rgmii_clk
 CLMA_246_244/CLK                                                          r       gvrd_test/gvrd/wait_cnt[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.069      14.719                          
 clock uncertainty                                      -0.050      14.669                          

 Setup time                                             -0.308      14.361                          

 Data required time                                                 14.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.361                          
 Data arrival time                                                  14.434                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.073                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[7]/opit_0_L5Q_perm/L2
Path Group  : rgmii_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925       6.734         gvrd_test/rgmii_clk
 CLMA_246_224/CLK                                                          r       gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_246_224/Q0                   tco                   0.221       6.955 f       gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.267       7.222         gvrd_test/gvrd/wait_cnt [1]
 CLMS_246_217/Y1                   td                    0.360       7.582 f       gvrd_test/gvrd/N182_4/gateop_perm/Z
                                   net (fanout=1)        0.393       7.975         gvrd_test/gvrd/_N26960
 CLMA_250_232/Y1                   td                    0.162       8.137 r       gvrd_test/gvrd/N182_28/gateop_perm/Z
                                   net (fanout=1)        0.157       8.294         gvrd_test/gvrd/_N26984
 CLMA_250_232/Y3                   td                    0.162       8.456 r       gvrd_test/gvrd/N182_32/gateop_perm/Z
                                   net (fanout=6)        0.270       8.726         gvrd_test/gvrd/N256 [6]
 CLMA_242_232/Y0                   td                    0.380       9.106 f       gvrd_test/gvrd/N55_10[1]/gateop/F
                                   net (fanout=1)        0.269       9.375         gvrd_test/gvrd/_N14129
                                   td                    0.368       9.743 f       gvrd_test/gvrd/N91.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.743         gvrd_test/gvrd/N91.co [2]
 CLMA_242_240/COUT                 td                    0.044       9.787 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.787         gvrd_test/gvrd/N91.co [6]
 CLMA_242_244/Y0                   td                    0.206       9.993 f       gvrd_test/gvrd/N91.eq_4/gateop/Y
                                   net (fanout=32)       4.440      14.433         gvrd_test/gvrd/N91
 CLMA_246_244/D2                                                           f       gvrd_test/gvrd/wait_cnt[7]/opit_0_L5Q_perm/L2

 Data arrival time                                                  14.433         Logic Levels: 6  
                                                                                   Logic: 1.903ns(24.717%), Route: 5.796ns(75.283%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       8.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       8.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       9.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.895      13.650         gvrd_test/rgmii_clk
 CLMA_246_244/CLK                                                          r       gvrd_test/gvrd/wait_cnt[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.069      14.719                          
 clock uncertainty                                      -0.050      14.669                          

 Setup time                                             -0.284      14.385                          

 Data required time                                                 14.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.385                          
 Data arrival time                                                  14.433                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.048                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[27]/opit_0_L5Q_perm/L2
Path Group  : rgmii_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925       6.734         gvrd_test/rgmii_clk
 CLMA_246_224/CLK                                                          r       gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_246_224/Q0                   tco                   0.221       6.955 f       gvrd_test/gvrd/wait_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.267       7.222         gvrd_test/gvrd/wait_cnt [1]
 CLMS_246_217/Y1                   td                    0.360       7.582 f       gvrd_test/gvrd/N182_4/gateop_perm/Z
                                   net (fanout=1)        0.393       7.975         gvrd_test/gvrd/_N26960
 CLMA_250_232/Y1                   td                    0.162       8.137 r       gvrd_test/gvrd/N182_28/gateop_perm/Z
                                   net (fanout=1)        0.157       8.294         gvrd_test/gvrd/_N26984
 CLMA_250_232/Y3                   td                    0.162       8.456 r       gvrd_test/gvrd/N182_32/gateop_perm/Z
                                   net (fanout=6)        0.270       8.726         gvrd_test/gvrd/N256 [6]
 CLMA_242_232/Y0                   td                    0.380       9.106 f       gvrd_test/gvrd/N55_10[1]/gateop/F
                                   net (fanout=1)        0.269       9.375         gvrd_test/gvrd/_N14129
                                   td                    0.368       9.743 f       gvrd_test/gvrd/N91.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.743         gvrd_test/gvrd/N91.co [2]
 CLMA_242_240/COUT                 td                    0.044       9.787 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.787         gvrd_test/gvrd/N91.co [6]
 CLMA_242_244/Y0                   td                    0.206       9.993 f       gvrd_test/gvrd/N91.eq_4/gateop/Y
                                   net (fanout=32)       4.386      14.379         gvrd_test/gvrd/N91
 CLMA_246_240/A2                                                           f       gvrd_test/gvrd/wait_cnt[27]/opit_0_L5Q_perm/L2

 Data arrival time                                                  14.379         Logic Levels: 6  
                                                                                   Logic: 1.903ns(24.892%), Route: 5.742ns(75.108%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       8.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       8.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       9.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.895      13.650         gvrd_test/rgmii_clk
 CLMA_246_240/CLK                                                          r       gvrd_test/gvrd/wait_cnt[27]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.069      14.719                          
 clock uncertainty                                      -0.050      14.669                          

 Setup time                                             -0.305      14.364                          

 Data required time                                                 14.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.364                          
 Data arrival time                                                  14.379                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.015                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[9]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[9]/opit_0_L5Q_perm/L4
Path Group  : rgmii_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.895       5.650         gvrd_test/rgmii_clk
 CLMA_230_245/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[9]/opit_0/CLK

 CLMA_230_245/Q0                   tco                   0.179       5.829 f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[9]/opit_0/Q
                                   net (fanout=2)        0.059       5.888         gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_ip [9]
 CLMA_230_244/B4                                                           f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.888         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925       6.734         gvrd_test/rgmii_clk
 CLMA_230_244/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.069       5.665                          
 clock uncertainty                                       0.000       5.665                          

 Hold time                                              -0.029       5.636                          

 Data required time                                                  5.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.636                          
 Data arrival time                                                   5.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[21]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[21]/opit_0_L5Q_perm/L4
Path Group  : rgmii_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.005       5.760         gvrd_test/rgmii_clk
 CLMA_230_261/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[21]/opit_0/CLK

 CLMA_230_261/Q1                   tco                   0.180       5.940 f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[21]/opit_0/Q
                                   net (fanout=2)        0.059       5.999         gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_mac [21]
 CLMA_230_260/C4                                                           f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[21]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.999         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.037       6.846         gvrd_test/rgmii_clk
 CLMA_230_260/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.000       5.775                          

 Hold time                                              -0.028       5.747                          

 Data required time                                                  5.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.747                          
 Data arrival time                                                   5.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp7[5]/opit_0_A2Q21/CLK
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp8[5]/opit_0_A2Q21/I04
Path Group  : rgmii_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.005       5.760         gvrd_test/rgmii_clk
 CLMS_198_281/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp7[5]/opit_0_A2Q21/CLK

 CLMS_198_281/Q2                   tco                   0.180       5.940 f       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp7[5]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.059       5.999         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp7 [4]
 CLMA_198_280/A4                                                           f       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp8[5]/opit_0_A2Q21/I04

 Data arrival time                                                   5.999         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.037       6.846         gvrd_test/rgmii_clk
 CLMA_198_280/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp8[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.000       5.775                          

 Hold time                                              -0.029       5.746                          

 Data required time                                                  5.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.746                          
 Data arrival time                                                   5.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : rgmii_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 Y11                                                     0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      30.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861      30.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058      30.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455      32.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      32.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925      33.377         ntclkbufg_1      
 CLMS_282_197/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_282_197/Q0                   tco                   0.221      33.598 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        7.690      41.288         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [2]
 CLMA_286_196/M1                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                  41.288         Logic Levels: 0  
                                                                                   Logic: 0.221ns(2.794%), Route: 7.690ns(97.206%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 F14                                                     0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      32.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735      32.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      32.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      32.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363      33.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      35.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      36.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      36.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.895      37.650         gvrd_test/rgmii_clk
 CLMA_286_196/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      37.650                          
 clock uncertainty                                      -0.050      37.600                          

 Setup time                                             -0.068      37.532                          

 Data required time                                                 37.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.532                          
 Data arrival time                                                  41.288                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.756                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : rgmii_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 Y11                                                     0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      30.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861      30.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058      30.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455      32.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      32.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925      33.377         ntclkbufg_1      
 CLMS_282_193/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_282_193/Q3                   tco                   0.220      33.597 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        7.657      41.254         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [4]
 CLMA_286_196/M2                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  41.254         Logic Levels: 0  
                                                                                   Logic: 0.220ns(2.793%), Route: 7.657ns(97.207%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 F14                                                     0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      32.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735      32.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      32.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      32.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363      33.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      35.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      36.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      36.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.895      37.650         gvrd_test/rgmii_clk
 CLMA_286_196/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      37.650                          
 clock uncertainty                                      -0.050      37.600                          

 Setup time                                             -0.068      37.532                          

 Data required time                                                 37.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.532                          
 Data arrival time                                                  41.254                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.722                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q0/CLK
Endpoint    : gvrd_test/gvrd/state_reg[7]/opit_0_L5Q_perm/L1
Path Group  : rgmii_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 Y11                                                     0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      30.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861      30.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058      30.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455      32.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      32.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925      33.377         ntclkbufg_1      
 CLMS_282_209/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q0/CLK

 CLMS_282_209/Q0                   tco                   0.221      33.598 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q0/Q
                                   net (fanout=2)        0.480      34.078         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level [4]
 CLMA_250_216/Y0                   td                    0.378      34.456 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux3_4_cpy/gateop_perm/Z
                                   net (fanout=2)        0.396      34.852         gvrd_test/gvrd/_N519_cpy
 CLMA_242_232/Y2                   td                    0.264      35.116 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4_cpy/gateop_perm/Z
                                   net (fanout=2)        1.270      36.386         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_cpy
 CLMA_290_152/Y6AB                 td                    0.101      36.487 f       CLKROUTE_19/Z    
                                   net (fanout=1)        0.172      36.659         ntR3694          
 CLMA_286_152/Y6AB                 td                    0.101      36.760 f       CLKROUTE_18/Z    
                                   net (fanout=1)        0.192      36.952         ntR3693          
 CLMA_294_152/Y6AB                 td                    0.101      37.053 f       CLKROUTE_17/Z    
                                   net (fanout=1)        0.284      37.337         ntR3692          
 CLMS_282_153/Y6AB                 td                    0.101      37.438 f       CLKROUTE_16/Z    
                                   net (fanout=1)        0.465      37.903         ntR3691          
 CLMA_318_156/Y6CD                 td                    0.103      38.006 f       CLKROUTE_15/Z    
                                   net (fanout=1)        0.213      38.219         ntR3690          
 CLMA_322_156/Y6CD                 td                    0.103      38.322 f       CLKROUTE_14/Z    
                                   net (fanout=1)        0.447      38.769         ntR3689          
 CLMA_318_152/Y6CD                 td                    0.103      38.872 f       CLKROUTE_13/Z    
                                   net (fanout=1)        0.407      39.279         ntR3688          
 CLMA_314_152/Y6CD                 td                    0.103      39.382 f       CLKROUTE_12/Z    
                                   net (fanout=1)        1.720      41.102         ntR3687          
 CLMA_242_236/A1                                                           f       gvrd_test/gvrd/state_reg[7]/opit_0_L5Q_perm/L1

 Data arrival time                                                  41.102         Logic Levels: 10 
                                                                                   Logic: 1.679ns(21.735%), Route: 6.046ns(78.265%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 F14                                                     0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      32.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735      32.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      32.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      32.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363      33.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      35.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      36.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      36.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.895      37.650         gvrd_test/rgmii_clk
 CLMA_242_236/CLK                                                          r       gvrd_test/gvrd/state_reg[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      37.650                          
 clock uncertainty                                      -0.050      37.600                          

 Setup time                                             -0.191      37.409                          

 Data required time                                                 37.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.409                          
 Data arrival time                                                  41.102                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.693                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[24]/opit_0/D
Path Group  : rgmii_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895       3.174         ntclkbufg_1      
 CLMS_282_213/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/CLK

 CLMS_282_213/Q1                   tco                   0.184       3.358 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.365       3.723         gvrd_test/gvrd/Dcache2Frame/wr_water_level [9]
 CLMA_250_208/Y2                   td                    0.130       3.853 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.339       4.192         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159
 CLMS_242_241/Y2                   td                    0.183       4.375 r       gvrd_test/gvrd/N55_8[4]/gateop/F
                                   net (fanout=1)        0.061       4.436         gvrd_test/gvrd/_N14118
 CLMA_242_240/COUT                 td                    0.168       4.604 f       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.604         gvrd_test/gvrd/N91.co [6]
 CLMA_242_244/Y0                   td                    0.168       4.772 r       gvrd_test/gvrd/N91.eq_4/gateop/Y
                                   net (fanout=32)       0.477       5.249         gvrd_test/gvrd/N91
 CLMS_242_237/Y3                   td                    0.158       5.407 r       gvrd_test/gvrd/wait_cnt[24]_1/gateop_perm/Z
                                   net (fanout=1)        1.716       7.123         gvrd_test/gvrd/wait_cnt[24]_1
 CLMA_246_236/M3                                                           r       gvrd_test/gvrd/wait_cnt[24]/opit_0/D

 Data arrival time                                                   7.123         Logic Levels: 5  
                                                                                   Logic: 0.991ns(25.095%), Route: 2.958ns(74.905%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925       6.734         gvrd_test/rgmii_clk
 CLMA_246_236/CLK                                                          r       gvrd_test/gvrd/wait_cnt[24]/opit_0/CLK
 clock pessimism                                         0.000       6.734                          
 clock uncertainty                                       0.050       6.784                          

 Hold time                                              -0.011       6.773                          

 Data required time                                                  6.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.773                          
 Data arrival time                                                   7.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[2]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895       3.174         ntclkbufg_1      
 CLMS_254_213/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0/CLK

 CLMS_254_213/Q0                   tco                   0.182       3.356 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0/Q
                                   net (fanout=3)        0.200       3.556         gvrd_test/gvrd/Dcache2Frame/wr_water_level [7]
 CLMA_250_208/Y2                   td                    0.279       3.835 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.339       4.174         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159
 CLMS_242_241/Y2                   td                    0.183       4.357 r       gvrd_test/gvrd/N55_8[4]/gateop/F
                                   net (fanout=1)        0.061       4.418         gvrd_test/gvrd/_N14118
 CLMA_242_240/COUT                 td                    0.168       4.586 f       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.586         gvrd_test/gvrd/N91.co [6]
 CLMA_242_244/Y0                   td                    0.168       4.754 r       gvrd_test/gvrd/N91.eq_4/gateop/Y
                                   net (fanout=32)       2.242       6.996         gvrd_test/gvrd/N91
 CLMA_250_225/A3                                                           r       gvrd_test/gvrd/wait_cnt[2]/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.996         Logic Levels: 4  
                                                                                   Logic: 0.980ns(25.641%), Route: 2.842ns(74.359%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925       6.734         gvrd_test/rgmii_clk
 CLMA_250_225/CLK                                                          r       gvrd_test/gvrd/wait_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       6.734                          
 clock uncertainty                                       0.050       6.784                          

 Hold time                                              -0.199       6.585                          

 Data required time                                                  6.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.585                          
 Data arrival time                                                   6.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.411                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : rgmii_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895       3.174         ntclkbufg_1      
 CLMA_286_192/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_286_192/Q0                   tco                   0.182       3.356 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.117       4.473         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [5]
 CLMA_218_112/Y6CD                 td                    0.093       4.566 r       CLKROUTE_23/Z    
                                   net (fanout=1)        0.232       4.798         ntR3698          
 CLMS_222_113/Y6CD                 td                    0.093       4.891 r       CLKROUTE_22/Z    
                                   net (fanout=1)        2.357       7.248         ntR3697          
 CLMA_286_201/CD                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   7.248         Logic Levels: 2  
                                                                                   Logic: 0.368ns(9.033%), Route: 3.706ns(90.967%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925       6.734         gvrd_test/rgmii_clk
 CLMA_286_201/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       6.734                          
 clock uncertainty                                       0.050       6.784                          

 Hold time                                               0.034       6.818                          

 Data required time                                                  6.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.818                          
 Data arrival time                                                   7.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.430                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.787
  Launch Clock Delay      :  3.860
  Clock Pessimism Removal :  0.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       2.935 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.860         ntclkbufg_5      
 CLMA_250_192/CLK                                                          r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMA_250_192/Q1                   tco                   0.223       4.083 f       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.537       4.620         ES8156_i2s_tx/ws_d [1]
 CLMA_254_180/B3                                                           f       ES8156_i2s_tx/sr[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   4.620         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.342%), Route: 0.537ns(70.658%)
----------------------------------------------------------------------------------------------------

 Clock sclk (falling edge)                               5.000       5.000 f                        
 W6                                                      0.000       5.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071       5.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784       5.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       5.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.948       7.869         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       7.869 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.918       8.787         ntclkbufg_5      
 CLMA_254_180/CLK                                                          f       ES8156_i2s_tx/sr[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.076       8.863                          
 clock uncertainty                                      -0.050       8.813                          

 Setup time                                             -0.267       8.546                          

 Data required time                                                  8.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.546                          
 Data arrival time                                                   4.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.926                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[11]/opit_0_inv_MUX4TO1Q/S0
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.787
  Launch Clock Delay      :  3.860
  Clock Pessimism Removal :  0.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       2.935 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.860         ntclkbufg_5      
 CLMA_250_192/CLK                                                          r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMA_250_192/Q1                   tco                   0.223       4.083 f       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.500       4.583         ES8156_i2s_tx/ws_d [1]
 CLMS_262_185/C3                                                           f       ES8156_i2s_tx/sr[11]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   4.583         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.844%), Route: 0.500ns(69.156%)
----------------------------------------------------------------------------------------------------

 Clock sclk (falling edge)                               5.000       5.000 f                        
 W6                                                      0.000       5.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071       5.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784       5.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       5.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.948       7.869         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       7.869 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.918       8.787         ntclkbufg_5      
 CLMS_262_185/CLK                                                          f       ES8156_i2s_tx/sr[11]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.076       8.863                          
 clock uncertainty                                      -0.050       8.813                          

 Setup time                                             -0.288       8.525                          

 Data required time                                                  8.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.525                          
 Data arrival time                                                   4.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.942                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[10]/opit_0_inv_MUX4TO1Q/S0
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.787
  Launch Clock Delay      :  3.860
  Clock Pessimism Removal :  0.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       2.935 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.860         ntclkbufg_5      
 CLMA_250_192/CLK                                                          r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMA_250_192/Q1                   tco                   0.223       4.083 f       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.494       4.577         ES8156_i2s_tx/ws_d [1]
 CLMS_262_185/B3                                                           f       ES8156_i2s_tx/sr[10]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   4.577         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.102%), Route: 0.494ns(68.898%)
----------------------------------------------------------------------------------------------------

 Clock sclk (falling edge)                               5.000       5.000 f                        
 W6                                                      0.000       5.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071       5.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784       5.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       5.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.948       7.869         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       7.869 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.918       8.787         ntclkbufg_5      
 CLMS_262_185/CLK                                                          f       ES8156_i2s_tx/sr[10]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.076       8.863                          
 clock uncertainty                                      -0.050       8.813                          

 Setup time                                             -0.267       8.546                          

 Data required time                                                  8.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.546                          
 Data arrival time                                                   4.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.969                          
====================================================================================================

====================================================================================================

Startpoint  : stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L4
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895       3.174         ntclkbufg_1      
 CLMA_310_184/CLK                                                          r       stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_310_184/Q0                   tco                   0.179       3.353 f       stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.059       3.412         stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/wr_addr [8]
 CLMS_310_185/B4                                                           f       stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925       3.377         ntclkbufg_1      
 CLMS_310_185/CLK                                                          r       stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                              -0.029       3.160                          

 Data required time                                                  3.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.160                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : stream_ctrler/FIFO_TX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
Endpoint    : stream_ctrler/FIFO_TX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895       3.174         ntclkbufg_1      
 CLMA_286_181/CLK                                                          r       stream_ctrler/FIFO_TX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK

 CLMA_286_181/Q0                   tco                   0.179       3.353 f       stream_ctrler/FIFO_TX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/Q
                                   net (fanout=1)        0.130       3.483         stream_ctrler/FIFO_TX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/rwptr1 [10]
 CLMA_286_180/CD                                                           f       stream_ctrler/FIFO_TX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D

 Data arrival time                                                   3.483         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925       3.377         ntclkbufg_1      
 CLMA_286_180/CLK                                                          r       stream_ctrler/FIFO_TX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                               0.040       3.229                          

 Data required time                                                  3.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.229                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895       3.174         ntclkbufg_1      
 CLMA_310_176/CLK                                                          r       stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_310_176/Q0                   tco                   0.182       3.356 r       stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.223       3.579         stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/wr_addr [0]
 DRM_306_168/ADA0[4]                                                       r       stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   3.579         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.938%), Route: 0.223ns(55.062%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925       3.377         ntclkbufg_1      
 DRM_306_168/CLKA[0]                                                       r       stream_ctrler/FIFO_RX/U_ipml_fifo_FIFO_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.127       3.320                          

 Data required time                                                  3.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.320                          
 Data arrival time                                                   3.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       8.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       8.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       9.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942      12.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521      13.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      13.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925      14.734         gvrd_test/rgmii_clk
 CLMS_282_201/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_282_201/Q2                   tco                   0.223      14.957 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.184      15.141         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [1]
 CLMS_282_197/M2                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  15.141         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.791%), Route: 0.184ns(45.209%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735      10.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038      10.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      12.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      12.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895      13.174         ntclkbufg_1      
 CLMS_282_197/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      13.174                          
 clock uncertainty                                      -0.050      13.124                          

 Setup time                                             -0.068      13.056                          

 Data required time                                                 13.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.056                          
 Data arrival time                                                  15.141                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.085                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       8.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       8.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       9.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942      12.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521      13.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      13.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925      14.734         gvrd_test/rgmii_clk
 CLMA_286_205/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_286_205/Q2                   tco                   0.223      14.957 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.181      15.138         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [5]
 CLMS_282_205/M1                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  15.138         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.198%), Route: 0.181ns(44.802%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735      10.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038      10.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      12.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      12.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895      13.174         ntclkbufg_1      
 CLMS_282_205/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      13.174                          
 clock uncertainty                                      -0.050      13.124                          

 Setup time                                             -0.068      13.056                          

 Data required time                                                 13.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.056                          
 Data arrival time                                                  15.138                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.082                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       8.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       8.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       9.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942      12.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521      13.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      13.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925      14.734         gvrd_test/rgmii_clk
 CLMS_282_201/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_282_201/Q0                   tco                   0.221      14.955 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.174      15.129         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [4]
 CLMA_282_196/AD                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  15.129         Logic Levels: 0  
                                                                                   Logic: 0.221ns(55.949%), Route: 0.174ns(44.051%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735      10.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038      10.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      12.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      12.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895      13.174         ntclkbufg_1      
 CLMA_282_196/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      13.174                          
 clock uncertainty                                      -0.050      13.124                          

 Setup time                                              0.024      13.148                          

 Data required time                                                 13.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.148                          
 Data arrival time                                                  15.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.981                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 F14                                                     0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      40.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735      40.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      40.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363      41.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      43.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      44.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      44.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.895      45.650         gvrd_test/rgmii_clk
 CLMA_282_216/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_282_216/Q3                   tco                   0.178      45.828 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      45.886         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [10]
 CLMS_282_217/AD                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  45.886         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 Y11                                                     0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      40.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861      40.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058      40.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455      42.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      42.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925      43.377         ntclkbufg_1      
 CLMS_282_217/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      43.377                          
 clock uncertainty                                       0.050      43.427                          

 Hold time                                               0.040      43.467                          

 Data required time                                                 43.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.467                          
 Data arrival time                                                  45.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.419                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 F14                                                     0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      40.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735      40.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      40.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363      41.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      43.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      44.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      44.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.895      45.650         gvrd_test/rgmii_clk
 CLMA_282_212/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_282_212/Q2                   tco                   0.180      45.830 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      45.888         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [9]
 CLMS_282_213/CD                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  45.888         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 Y11                                                     0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      40.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861      40.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058      40.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455      42.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      42.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925      43.377         ntclkbufg_1      
 CLMS_282_213/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      43.377                          
 clock uncertainty                                       0.050      43.427                          

 Hold time                                               0.040      43.467                          

 Data required time                                                 43.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.467                          
 Data arrival time                                                  45.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.421                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 F14                                                     0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      40.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735      40.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      40.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363      41.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      43.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      44.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      44.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.895      45.650         gvrd_test/rgmii_clk
 CLMA_286_212/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_286_212/Q1                   tco                   0.180      45.830 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.132      45.962         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [8]
 CLMA_286_213/AD                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  45.962         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.692%), Route: 0.132ns(42.308%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 Y11                                                     0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      40.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861      40.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058      40.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455      42.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      42.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925      43.377         ntclkbufg_1      
 CLMA_286_213/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      43.377                          
 clock uncertainty                                       0.050      43.427                          

 Hold time                                               0.040      43.467                          

 Data required time                                                 43.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.467                          
 Data arrival time                                                  45.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.495                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[4]
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMS_222_197/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_222_197/Q0                   tco                   0.221       3.588 f       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.668       4.256         test_eth         
 CLMA_266_192/Y0                   td                    0.264       4.520 f       N192[4]/gateop_perm/Z
                                   net (fanout=1)        0.532       5.052         audio_data[4]    
 DRM_278_192/DA1[4]                                                        f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[4]

 Data arrival time                                                   5.052         Logic Levels: 1  
                                                                                   Logic: 0.485ns(28.783%), Route: 1.200ns(71.217%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735      10.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038      10.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      12.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      12.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895      13.174         ntclkbufg_1      
 DRM_278_192/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000      13.174                          
 clock uncertainty                                      -0.050      13.124                          

 Setup time                                              0.021      13.145                          

 Data required time                                                 13.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.145                          
 Data arrival time                                                   5.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.093                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[2]
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMS_222_197/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_222_197/Q0                   tco                   0.221       3.588 f       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.586       4.174         test_eth         
 CLMA_266_192/Y1                   td                    0.360       4.534 f       N192[2]/gateop_perm/Z
                                   net (fanout=1)        0.476       5.010         audio_data[2]    
 DRM_278_192/DA1[2]                                                        f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[2]

 Data arrival time                                                   5.010         Logic Levels: 1  
                                                                                   Logic: 0.581ns(35.362%), Route: 1.062ns(64.638%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735      10.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038      10.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      12.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      12.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895      13.174         ntclkbufg_1      
 DRM_278_192/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000      13.174                          
 clock uncertainty                                      -0.050      13.124                          

 Setup time                                              0.021      13.145                          

 Data required time                                                 13.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.145                          
 Data arrival time                                                   5.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.135                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMS_222_197/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_222_197/Q0                   tco                   0.221       3.588 f       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.539       4.127         test_eth         
 CLMA_254_192/Y2                   td                    0.227       4.354 f       N192[0]/gateop_perm/Z
                                   net (fanout=1)        0.609       4.963         audio_data[0]    
 DRM_278_192/DA1[0]                                                        f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                   4.963         Logic Levels: 1  
                                                                                   Logic: 0.448ns(28.070%), Route: 1.148ns(71.930%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735      10.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038      10.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      12.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      12.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895      13.174         ntclkbufg_1      
 DRM_278_192/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000      13.174                          
 clock uncertainty                                      -0.050      13.124                          

 Setup time                                              0.021      13.145                          

 Data required time                                                 13.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.145                          
 Data arrival time                                                   4.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.182                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[15]
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMS_222_197/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_222_197/Q0                   tco                   0.182       3.347 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.451       3.798         test_eth         
 CLMS_262_201/Y3                   td                    0.158       3.956 r       N192[14]/gateop_perm/Z
                                   net (fanout=1)        0.249       4.205         audio_data[14]   
 DRM_278_192/DA1[15]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[15]

 Data arrival time                                                   4.205         Logic Levels: 1  
                                                                                   Logic: 0.340ns(32.692%), Route: 0.700ns(67.308%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925       3.377         ntclkbufg_1      
 DRM_278_192/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                               0.102       3.529                          

 Data required time                                                  3.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.529                          
 Data arrival time                                                   4.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.676                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[13]
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMS_222_197/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_222_197/Q0                   tco                   0.182       3.347 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.459       3.806         test_eth         
 CLMS_262_201/Y2                   td                    0.167       3.973 r       N192[12]/gateop_perm/Z
                                   net (fanout=1)        0.250       4.223         audio_data[12]   
 DRM_278_192/DA1[13]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[13]

 Data arrival time                                                   4.223         Logic Levels: 1  
                                                                                   Logic: 0.349ns(32.987%), Route: 0.709ns(67.013%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925       3.377         ntclkbufg_1      
 DRM_278_192/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                               0.102       3.529                          

 Data required time                                                  3.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.529                          
 Data arrival time                                                   4.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.694                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[12]
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMS_222_197/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_222_197/Q0                   tco                   0.182       3.347 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.451       3.798         test_eth         
 CLMS_262_201/Y1                   td                    0.177       3.975 r       N192[11]/gateop_perm/Z
                                   net (fanout=1)        0.251       4.226         audio_data[11]   
 DRM_278_192/DA1[12]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[12]

 Data arrival time                                                   4.226         Logic Levels: 1  
                                                                                   Logic: 0.359ns(33.836%), Route: 0.702ns(66.164%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925       3.377         ntclkbufg_1      
 DRM_278_192/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                               0.102       3.529                          

 Data required time                                                  3.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.529                          
 Data arrival time                                                   4.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.697                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_A2Q21/CLK
Endpoint    : rstn_1ms[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.925       3.093         ntclkbufg_7      
 CLMS_242_209/CLK                                                          r       rstn_1ms[6]/opit_0_A2Q21/CLK

 CLMS_242_209/Q0                   tco                   0.221       3.314 f       rstn_1ms[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.265       3.579         rstn_1ms[5]      
 CLMA_242_204/Y3                   td                    0.360       3.939 f       N239_7/gateop_perm/Z
                                   net (fanout=1)        0.367       4.306         _N25016          
 CLMA_246_204/Y1                   td                    0.360       4.666 f       N239_19/gateop_perm/Z
                                   net (fanout=26)       0.174       4.840         rstn_out         
 CLMA_242_204/Y2                   td                    0.162       5.002 r       ES7243E_reg_config/N14/gateop_perm/Z
                                   net (fanout=1)        0.242       5.244         ES7243E_reg_config/N14_rnmt
 CLMA_246_204/A4                                                           r       rstn_1ms[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.244         Logic Levels: 3  
                                                                                   Logic: 1.103ns(51.278%), Route: 1.048ns(48.722%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 P20                                                     0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.453         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      82.188 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.188         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      82.226 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      82.689         _N21             
 PLL_158_55/CLK_OUT0               td                    0.078      82.767 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      83.370         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      83.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.895      84.265         ntclkbufg_7      
 CLMA_246_204/CLK                                                          r       rstn_1ms[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      84.453                          
 clock uncertainty                                      -0.150      84.303                          

 Setup time                                             -0.093      84.210                          

 Data required time                                                 84.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 84.210                          
 Data arrival time                                                   5.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        78.966                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.925       3.093         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_266_196/Q1                   tco                   0.223       3.316 f       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.257       3.573         ES7243E_reg_config/clock_cnt [2]
 CLMS_262_201/Y0                   td                    0.264       3.837 f       ES7243E_reg_config/N6_mux2_3/gateop_perm/Z
                                   net (fanout=5)        0.170       4.007         ES7243E_reg_config/N6_inv
 CLMS_262_197/CE                                                           f       ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CE

 Data arrival time                                                   4.007         Logic Levels: 1  
                                                                                   Logic: 0.487ns(53.282%), Route: 0.427ns(46.718%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 P20                                                     0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.453         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      82.188 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.188         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      82.226 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      82.689         _N21             
 PLL_158_55/CLK_OUT0               td                    0.078      82.767 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      83.370         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      83.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.895      84.265         ntclkbufg_7      
 CLMS_262_197/CLK                                                          r       ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      84.453                          
 clock uncertainty                                      -0.150      84.303                          

 Setup time                                             -0.476      83.827                          

 Data required time                                                 83.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 83.827                          
 Data arrival time                                                   4.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        79.820                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_A2Q21/CLK
Endpoint    : rstn_1ms[18]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.925       3.093         ntclkbufg_7      
 CLMS_242_205/CLK                                                          r       rstn_1ms[2]/opit_0_A2Q21/CLK

 CLMS_242_205/Q0                   tco                   0.221       3.314 f       rstn_1ms[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.357       3.671         rstn_1ms[1]      
                                   td                    0.250       3.921 f       rstn_1ms[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.921         _N3085           
 CLMS_242_205/COUT                 td                    0.044       3.965 r       rstn_1ms[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.965         _N3087           
                                   td                    0.044       4.009 r       rstn_1ms[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.009         _N3089           
 CLMS_242_209/COUT                 td                    0.044       4.053 r       rstn_1ms[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.053         _N3091           
                                   td                    0.044       4.097 r       rstn_1ms[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.097         _N3093           
 CLMS_242_213/COUT                 td                    0.044       4.141 r       rstn_1ms[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.141         _N3095           
                                   td                    0.044       4.185 r       rstn_1ms[14]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.185         _N3097           
 CLMS_242_217/COUT                 td                    0.044       4.229 r       rstn_1ms[16]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.229         _N3099           
 CLMS_242_221/CIN                                                          r       rstn_1ms[18]/opit_0_A2Q21/Cin

 Data arrival time                                                   4.229         Logic Levels: 4  
                                                                                   Logic: 0.779ns(68.574%), Route: 0.357ns(31.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 P20                                                     0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.453         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      82.188 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.188         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      82.226 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      82.689         _N21             
 PLL_158_55/CLK_OUT0               td                    0.078      82.767 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      83.370         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      83.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.895      84.265         ntclkbufg_7      
 CLMS_242_221/CLK                                                          r       rstn_1ms[18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.192      84.457                          
 clock uncertainty                                      -0.150      84.307                          

 Setup time                                             -0.132      84.175                          

 Data required time                                                 84.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 84.175                          
 Data arrival time                                                   4.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        79.946                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.895       2.886         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_266_196/Q3                   tco                   0.178       3.064 f       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.125         ES7243E_reg_config/clock_cnt [0]
 CLMA_266_196/D4                                                           f       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.925       3.093         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.028       2.858                          

 Data required time                                                  2.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.858                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.895       2.886         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_266_196/Q3                   tco                   0.178       3.064 f       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.125         ES7243E_reg_config/clock_cnt [0]
 CLMA_266_196/B0                                                           f       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.925       3.093         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                              -0.066       2.821                          

 Data required time                                                  2.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.821                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.895       2.886         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_266_196/Q1                   tco                   0.180       3.066 f       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.125         ES7243E_reg_config/clock_cnt [2]
 CLMA_266_196/C0                                                           f       ES7243E_reg_config/clock_cnt[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.925       3.093         ntclkbufg_7      
 CLMA_266_196/CLK                                                          r       ES7243E_reg_config/clock_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                              -0.077       2.810                          

 Data required time                                                  2.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.810                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 CLMA_302_104/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_104/Q0                   tco                   0.221       3.320 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.254       3.574         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_298_100/Y1                   td                    0.162       3.736 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.153       3.889         ms72xx_ctl/ms7200_ctl/_N19723
 CLMA_298_100/Y0                   td                    0.264       4.153 f       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.259       4.412         ms72xx_ctl/ms7200_ctl/_N19789
 CLMS_298_105/Y1                   td                    0.162       4.574 r       ms72xx_ctl/ms7200_ctl/N1388/gateop_perm/Z
                                   net (fanout=5)        0.390       4.964         ms72xx_ctl/ms7200_ctl/N1388
 CLMS_310_101/Y1                   td                    0.162       5.126 r       ms72xx_ctl/ms7200_ctl/N1844_4/gateop_perm/Z
                                   net (fanout=5)        0.075       5.201         ms72xx_ctl/ms7200_ctl/N1321
 CLMA_310_100/Y2                   td                    0.162       5.363 r       ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_148/gateop_perm/Z
                                   net (fanout=5)        0.164       5.527         ms72xx_ctl/ms7200_ctl/_N19792
 CLMS_310_105/Y0                   td                    0.380       5.907 f       ms72xx_ctl/ms7200_ctl/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.292       6.199         ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_302_104/Y1                   td                    0.162       6.361 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.152       6.513         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_302_105/A4                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.513         Logic Levels: 7  
                                                                                   Logic: 1.675ns(49.063%), Route: 1.739ns(50.937%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084     101.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     101.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.892         ntclkbufg_4      
 CLMA_302_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.192     103.084                          
 clock uncertainty                                      -0.150     102.934                          

 Setup time                                             -0.093     102.841                          

 Data required time                                                102.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.841                          
 Data arrival time                                                   6.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.328                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 CLMA_302_104/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_104/Q0                   tco                   0.221       3.320 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.254       3.574         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_298_100/Y1                   td                    0.162       3.736 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.153       3.889         ms72xx_ctl/ms7200_ctl/_N19723
 CLMA_298_100/Y0                   td                    0.264       4.153 f       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.277       4.430         ms72xx_ctl/ms7200_ctl/_N19789
 CLMS_298_109/Y0                   td                    0.162       4.592 r       ms72xx_ctl/ms7200_ctl/N8_1/gateop_perm/Z
                                   net (fanout=15)       0.305       4.897         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_108/Y3                   td                    0.162       5.059 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.166       5.225         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_310_113/Y3                   td                    0.358       5.583 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=15)       0.299       5.882         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_298_113/CECO                 td                    0.132       6.014 f       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.014         ntR1787          
 CLMS_298_117/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.014         Logic Levels: 6  
                                                                                   Logic: 1.461ns(50.120%), Route: 1.454ns(49.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084     101.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     101.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.892         ntclkbufg_4      
 CLMS_298_117/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.080                          
 clock uncertainty                                      -0.150     102.930                          

 Setup time                                             -0.576     102.354                          

 Data required time                                                102.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.354                          
 Data arrival time                                                   6.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.340                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[8]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 CLMA_302_104/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_104/Q0                   tco                   0.221       3.320 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.254       3.574         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_298_100/Y1                   td                    0.162       3.736 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.153       3.889         ms72xx_ctl/ms7200_ctl/_N19723
 CLMA_298_100/Y0                   td                    0.264       4.153 f       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.277       4.430         ms72xx_ctl/ms7200_ctl/_N19789
 CLMS_298_109/Y0                   td                    0.162       4.592 r       ms72xx_ctl/ms7200_ctl/N8_1/gateop_perm/Z
                                   net (fanout=15)       0.305       4.897         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_108/Y3                   td                    0.162       5.059 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.166       5.225         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_310_113/Y3                   td                    0.358       5.583 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=15)       0.299       5.882         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_298_113/CECO                 td                    0.132       6.014 f       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.014         ntR1787          
 CLMS_298_117/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.014         Logic Levels: 6  
                                                                                   Logic: 1.461ns(50.120%), Route: 1.454ns(49.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084     101.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     101.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.892         ntclkbufg_4      
 CLMS_298_117/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.080                          
 clock uncertainty                                      -0.150     102.930                          

 Setup time                                             -0.576     102.354                          

 Data required time                                                102.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.354                          
 Data arrival time                                                   6.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.340                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.892         ntclkbufg_4      
 CLMA_302_36/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_302_36/Q0                    tco                   0.182       3.074 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.198       3.272         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_306_24/ADA0[9]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                   3.272         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 DRM_306_24/CLKA[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Hold time                                               0.166       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.892         ntclkbufg_4      
 CLMA_302_32/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_302_32/Q2                    tco                   0.183       3.075 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.140       3.215         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_306_24/ADB0[7]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]

 Data arrival time                                                   3.215         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.656%), Route: 0.140ns(43.344%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 DRM_306_24/CLKB[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Hold time                                               0.107       3.018                          

 Data required time                                                  3.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.018                          
 Data arrival time                                                   3.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.892         ntclkbufg_4      
 CLMA_302_32/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_302_32/Q2                    tco                   0.183       3.075 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.201       3.276         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_306_24/ADA0[7]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   3.276         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.656%), Route: 0.201ns(52.344%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 DRM_306_24/CLKA[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Hold time                                               0.166       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/Squares/N5_m1/gopapm/CLK
Endpoint    : mfcc_u/Squares/N5_m4/gopapm/Z[8]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.925       3.093         ntclkbufg_0      
 APM_258_228/CLK                                                           r       mfcc_u/Squares/N5_m1/gopapm/CLK

 APM_258_228/PO[0]                 tco                   2.016       5.109 r       mfcc_u/Squares/N5_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.109         mfcc_u/Squares/_N2880
 APM_258_240/PO[0]                 td                    1.339       6.448 r       mfcc_u/Squares/N5_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.448         mfcc_u/Squares/_N45
 APM_258_252/P[26]                 td                    1.398       7.846 f       mfcc_u/Squares/N5_m3/gopapm/P[26]
                                   net (fanout=1)        0.497       8.343         mfcc_u/Squares/_N107
 APM_258_264/Z[8]                                                          f       mfcc_u/Squares/N5_m4/gopapm/Z[8]

 Data arrival time                                                   8.343         Logic Levels: 2  
                                                                                   Logic: 4.753ns(90.533%), Route: 0.497ns(9.467%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      11.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078      11.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      11.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      11.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.005      12.996         ntclkbufg_0      
 APM_258_264/CLK                                                           r       mfcc_u/Squares/N5_m4/gopapm/CLK
 clock pessimism                                         0.177      13.173                          
 clock uncertainty                                      -0.150      13.023                          

 Setup time                                             -1.570      11.453                          

 Data required time                                                 11.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.453                          
 Data arrival time                                                   8.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.110                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/Squares/N8_m1/gopapm/CLK
Endpoint    : mfcc_u/Squares/N8_m4/gopapm/Z[8]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.037       3.205         ntclkbufg_0      
 APM_206_288/CLK                                                           r       mfcc_u/Squares/N8_m1/gopapm/CLK

 APM_206_288/PO[0]                 tco                   2.016       5.221 r       mfcc_u/Squares/N8_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.221         mfcc_u/Squares/_N2973
 APM_206_300/PO[0]                 td                    1.339       6.560 r       mfcc_u/Squares/N8_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.560         mfcc_u/Squares/_N172
 APM_206_316/P[26]                 td                    1.398       7.958 f       mfcc_u/Squares/N8_m3/gopapm/P[26]
                                   net (fanout=1)        0.347       8.305         mfcc_u/Squares/_N234
 APM_206_328/Z[8]                                                          f       mfcc_u/Squares/N8_m4/gopapm/Z[8]

 Data arrival time                                                   8.305         Logic Levels: 2  
                                                                                   Logic: 4.753ns(93.196%), Route: 0.347ns(6.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      11.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078      11.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      11.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      11.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.005      12.996         ntclkbufg_0      
 APM_206_328/CLK                                                           r       mfcc_u/Squares/N8_m4/gopapm/CLK
 clock pessimism                                         0.194      13.190                          
 clock uncertainty                                      -0.150      13.040                          

 Setup time                                             -1.570      11.470                          

 Data required time                                                 11.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.470                          
 Data arrival time                                                   8.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.165                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/Squares/N8_m1/gopapm/CLK
Endpoint    : mfcc_u/Squares/N8_m4/gopapm/Z[11]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.037       3.205         ntclkbufg_0      
 APM_206_288/CLK                                                           r       mfcc_u/Squares/N8_m1/gopapm/CLK

 APM_206_288/PO[0]                 tco                   2.016       5.221 r       mfcc_u/Squares/N8_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.221         mfcc_u/Squares/_N2973
 APM_206_300/PO[0]                 td                    1.339       6.560 r       mfcc_u/Squares/N8_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.560         mfcc_u/Squares/_N172
 APM_206_316/P[27]                 td                    1.398       7.958 f       mfcc_u/Squares/N8_m3/gopapm/P[27]
                                   net (fanout=15)       0.344       8.302         mfcc_u/Squares/_N235
 APM_206_328/Z[11]                                                         f       mfcc_u/Squares/N8_m4/gopapm/Z[11]

 Data arrival time                                                   8.302         Logic Levels: 2  
                                                                                   Logic: 4.753ns(93.251%), Route: 0.344ns(6.749%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      11.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078      11.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      11.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      11.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.005      12.996         ntclkbufg_0      
 APM_206_328/CLK                                                           r       mfcc_u/Squares/N8_m4/gopapm/CLK
 clock pessimism                                         0.194      13.190                          
 clock uncertainty                                      -0.150      13.040                          

 Setup time                                             -1.570      11.470                          

 Data required time                                                 11.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.470                          
 Data arrival time                                                   8.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram32x1dp/WADM4
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.005       2.996         ntclkbufg_0      
 CLMS_270_309/CLK                                                          r       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK

 CLMS_270_309/Q2                   tco                   0.180       3.176 f       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.152       3.328         u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [4]
 CLMS_266_309/CE                                                           f       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram32x1dp/WADM4

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.180ns(54.217%), Route: 0.152ns(45.783%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.037       3.205         ntclkbufg_0      
 CLMS_266_309/CLK                                                          r       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram32x1dp/WCLK
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.293       3.308                          

 Data required time                                                  3.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.308                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_8/ram32x1dp/WADM4
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.005       2.996         ntclkbufg_0      
 CLMS_270_309/CLK                                                          r       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK

 CLMS_270_309/Q2                   tco                   0.180       3.176 f       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.152       3.328         u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [4]
 CLMS_266_309/CE                                                           f       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_8/ram32x1dp/WADM4

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.180ns(54.217%), Route: 0.152ns(45.783%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.037       3.205         ntclkbufg_0      
 CLMS_266_309/CLK                                                          r       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_8/ram32x1dp/WCLK
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.293       3.308                          

 Data required time                                                  3.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.308                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_10/ram16x1d/WD
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.005       2.996         ntclkbufg_0      
 CLMA_270_276/CLK                                                          r       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[10]/opit_0_L5Q_perm/CLK

 CLMA_270_276/Q1                   tco                   0.180       3.176 f       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.234       3.410         u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [10]
 CLMS_270_269/CD                                                           f       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_10/ram16x1d/WD

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.180ns(43.478%), Route: 0.234ns(56.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.037       3.205         ntclkbufg_0      
 CLMS_270_269/CLK                                                          r       u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_10/ram16x1d/WCLK
 clock pessimism                                        -0.194       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Hold time                                               0.293       3.304                          

 Data required time                                                  3.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.304                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.106                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms_hdmi[10]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 CLMA_310_60/CLK                                                           r       rstn_1ms_hdmi[10]/opit_0_A2Q21/CLK

 CLMA_310_60/Q1                    tco                   0.223       3.322 f       rstn_1ms_hdmi[10]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.380       3.702         rstn_1ms_hdmi[10]
 CLMA_302_57/Y1                    td                    0.360       4.062 r       N265_11/gateop_perm/Z
                                   net (fanout=2)        0.073       4.135         _N25087          
 CLMA_302_57/Y3                    td                    0.243       4.378 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.335       4.713         ms72xx_ctl/N0_rnmt
 CLMA_302_57/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.713         Logic Levels: 2  
                                                                                   Logic: 0.826ns(51.177%), Route: 0.788ns(48.823%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084     101.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     101.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.892         ntclkbufg_4      
 CLMA_302_57/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.188     103.080                          
 clock uncertainty                                      -0.150     102.930                          

 Recovery time                                          -0.476     102.454                          

 Data required time                                                102.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.454                          
 Data arrival time                                                   4.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.741                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms_hdmi[0]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.892         ntclkbufg_4      
 CLMS_310_57/CLK                                                           r       rstn_1ms_hdmi[0]/opit_0_L5Q_perm/CLK

 CLMS_310_57/Q0                    tco                   0.179       3.071 f       rstn_1ms_hdmi[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.182       3.253         rstn_1ms_hdmi[0] 
 CLMA_302_57/Y3                    td                    0.271       3.524 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.270       3.794         ms72xx_ctl/N0_rnmt
 CLMA_302_57/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.794         Logic Levels: 1  
                                                                                   Logic: 0.450ns(49.889%), Route: 0.452ns(50.111%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 CLMA_302_57/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Removal time                                           -0.187       2.724                          

 Data required time                                                  2.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.724                          
 Data arrival time                                                   3.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.070                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.925       3.093         ntclkbufg_0      
 CLMA_246_220/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_246_220/Q0                   tco                   0.221       3.314 f       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       0.958       4.272         algorithm/separate1_d1
 DRM_306_232/RSTB[0]                                                       f       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.272         Logic Levels: 0  
                                                                                   Logic: 0.221ns(18.745%), Route: 0.958ns(81.255%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      11.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078      11.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      11.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      11.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.895      12.886         ntclkbufg_0      
 DRM_306_232/CLKB[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.188      13.074                          
 clock uncertainty                                      -0.150      12.924                          

 Recovery time                                          -0.031      12.893                          

 Data required time                                                 12.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.893                          
 Data arrival time                                                   4.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.621                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.925       3.093         ntclkbufg_0      
 CLMA_246_220/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_246_220/Q0                   tco                   0.221       3.314 f       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       0.874       4.188         algorithm/separate1_d1
 DRM_306_232/RSTA[0]                                                       f       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.188         Logic Levels: 0  
                                                                                   Logic: 0.221ns(20.183%), Route: 0.874ns(79.817%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      11.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078      11.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      11.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      11.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.895      12.886         ntclkbufg_0      
 DRM_306_232/CLKA[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.188      13.074                          
 clock uncertainty                                      -0.150      12.924                          

 Recovery time                                          -0.042      12.882                          

 Data required time                                                 12.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.882                          
 Data arrival time                                                   4.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.694                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.895       2.886         ntclkbufg_0      
 CLMA_246_220/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_246_220/Q0                   tco                   0.182       3.068 r       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       0.671       3.739         algorithm/separate1_d1
 DRM_306_232/RSTA[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.739         Logic Levels: 0  
                                                                                   Logic: 0.182ns(21.336%), Route: 0.671ns(78.664%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.925       3.093         ntclkbufg_0      
 DRM_306_232/CLKA[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                           -0.022       2.883                          

 Data required time                                                  2.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.883                          
 Data arrival time                                                   3.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.856                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.895       2.886         ntclkbufg_0      
 CLMA_246_220/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_246_220/Q0                   tco                   0.182       3.068 r       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       0.740       3.808         algorithm/separate1_d1
 DRM_306_232/RSTB[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.808         Logic Levels: 0  
                                                                                   Logic: 0.182ns(19.740%), Route: 0.740ns(80.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.925       3.093         ntclkbufg_0      
 DRM_306_232/CLKB[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                           -0.036       2.869                          

 Data required time                                                  2.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.869                          
 Data arrival time                                                   3.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.939                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_txd[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (falling edge)                          0.000       0.000 f                        
 F14                                                     0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.918       0.975 f       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.057       1.032 f       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.369       1.401         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.955       4.356 f       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.507       5.863         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.863 f       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.053       6.916         gvrd_test/rgmii_clk
 IOL_323_374/CLK_SYS                                                       f       gvrd_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_323_374/DO                    tco                   0.422       7.338 f       gvrd_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.338         gvrd_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/ntO
 IOBD_320_376/PAD                  td                    3.528      10.866 f       gvrd_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.123      10.989         nt_rgmii_txd[1]  
 D17                                                                       f       rgmii_txd[1] (port)

 Data arrival time                                                  10.989         Logic Levels: 1  
                                                                                   Logic: 3.950ns(96.980%), Route: 0.123ns(3.020%)
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_txd[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (falling edge)                          0.000       0.000 f                        
 F14                                                     0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.918       0.975 f       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.057       1.032 f       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.369       1.401         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.955       4.356 f       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.507       5.863         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.863 f       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.053       6.916         gvrd_test/rgmii_clk
 IOL_323_373/CLK_SYS                                                       f       gvrd_test/rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_323_373/DO                    tco                   0.422       7.338 f       gvrd_test/rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.338         gvrd_test/rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/ntO
 IOBS_TB_321_376/PAD               td                    3.528      10.866 f       gvrd_test/rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.123      10.989         nt_rgmii_txd[2]  
 C18                                                                       f       rgmii_txd[2] (port)

 Data arrival time                                                  10.989         Logic Levels: 1  
                                                                                   Logic: 3.950ns(96.980%), Route: 0.123ns(3.020%)
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/rgmii_interface/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_tx_ctl (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (falling edge)                          0.000       0.000 f                        
 F14                                                     0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.918       0.975 f       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.057       1.032 f       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.369       1.401         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.955       4.356 f       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.507       5.863         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.863 f       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.053       6.916         gvrd_test/rgmii_clk
 IOL_311_374/CLK_SYS                                                       f       gvrd_test/rgmii_interface/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_311_374/DO                    tco                   0.422       7.338 f       gvrd_test/rgmii_interface/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.338         gvrd_test/rgmii_interface/gtp_outbuft1/ntO
 IOBD_308_376/PAD                  td                    3.528      10.866 f       gvrd_test/rgmii_interface/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.117      10.983         rgmii_tx_ctl     
 B18                                                                       f       rgmii_tx_ctl (port)

 Data arrival time                                                  10.983         Logic Levels: 1  
                                                                                   Logic: 3.950ns(97.123%), Route: 0.117ns(2.877%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : gvrd_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       gvrd_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         gvrd_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       gvrd_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : gvrd_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    0.735       0.806 r       gvrd_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         gvrd_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       gvrd_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : gvrd_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       gvrd_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         gvrd_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       gvrd_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.504       5.000           0.496           High Pulse Width  CLMS_310_225/CLK        key_ctl/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
 4.504       5.000           0.496           High Pulse Width  CLMS_190_185/CLK        ubus/u_local_bus_slve_cis/cmd_decyt_ci_td2/opit_0/CLK
 4.504       5.000           0.496           High Pulse Width  CLMS_170_201/CLK        ubus/u_local_bus_slve_cis/frame_n_td0/opit_0/CLK
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.649       3.367           0.718           High Pulse Width  DRM_234_148/CLKA[0]     spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.649       3.367           0.718           Low Pulse Width   DRM_234_148/CLKA[0]     spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.649       3.367           0.718           High Pulse Width  DRM_234_148/CLKB[0]     spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{rgmii_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.480       4.000           1.520           Low Pulse Width   CLMS_242_281/CLK        gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 2.480       4.000           1.520           High Pulse Width  CLMS_242_281/CLK        gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 2.480       4.000           1.520           Low Pulse Width   CLMS_242_277/CLK        gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{sclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.090       5.000           0.910           High Pulse Width  APM_258_16/CLK          echo_des/genblk2[0].mul_ex/u_ipml_mult_mul/mult_0/gopapm/CLK
 4.090       5.000           0.910           Low Pulse Width   APM_258_16/CLK          echo_des/genblk2[0].mul_ex/u_ipml_mult_mul/mult_0/gopapm/CLK
 4.090       5.000           0.910           High Pulse Width  APM_206_192/CLK         echo_des/genblk2[1].mul_ex/u_ipml_mult_mul/mult_0/gopapm/CLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 40.193      40.689          0.496           High Pulse Width  CLMS_262_197/CLK        ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CLK
 40.193      40.689          0.496           High Pulse Width  CLMS_242_205/CLK        rstn_1ms[2]/opit_0_A2Q21/CLK
 40.193      40.689          0.496           High Pulse Width  CLMS_242_205/CLK        rstn_1ms[4]/opit_0_A2Q21/CLK
====================================================================================================

{sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_306_108/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_108/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_108/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_102_229/CLK        mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_0/ram32x1dp/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_102_229/CLK        mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_0/ram32x1dp/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_102_233/CLK        mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_1/ram32x1dp/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                              
+----------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/place_route/top_pnr.adf       
| Output     | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/report_timing/top_rtp.adf     
|            | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/report_timing/top.rtr         
|            | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/report_timing/rtr.db          
+----------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,252 MB
Total CPU time to report_timing completion : 0h:0m:5s
Process Total CPU time to report_timing completion : 0h:0m:6s
Total real time to report_timing completion : 0h:0m:19s
