ARM GAS  /tmp/ccsbTKEa.s 			page 1


   1              		.cpu cortex-m33
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32h5xx_hal_pwr.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_PWR_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_PWR_DeInit
  20              		.arch armv8-m.main
  21              		.arch_extension dsp
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	HAL_PWR_DeInit:
  28              	.LFB361:
  29              		.file 1 "Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c"
   1:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
   2:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   ******************************************************************************
   3:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @file    stm32h5xx_hal_pwr.c
   4:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @author  MCD Application Team
   5:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief   PWR HAL module driver.
   6:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *          functionalities of the Power Controller (PWR) peripheral:
   8:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *           + Initialization/De-Initialization Functions.
   9:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *           + Peripheral Control Functions.
  10:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *           + PWR Attributes Functions.
  11:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *
  12:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   ******************************************************************************
  13:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @attention
  14:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *
  15:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * Copyright (c) 2023 STMicroelectronics.
  16:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * All rights reserved.
  17:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *
  18:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * This software is licensed under terms that can be found in the LICENSE file
  19:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * in the root directory of this software component.
  20:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  21:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *
  22:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   ******************************************************************************
  23:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
  24:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
  25:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /* Includes ------------------------------------------------------------------*/
  26:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #include "stm32h5xx_hal.h"
  27:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
  28:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /** @addtogroup STM32H5xx_HAL_Driver
  29:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @{
ARM GAS  /tmp/ccsbTKEa.s 			page 2


  30:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
  31:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
  32:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /** @defgroup PWR PWR
  33:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief PWR HAL module driver
  34:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @{
  35:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
  36:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
  37:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #if defined (HAL_PWR_MODULE_ENABLED)
  38:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
  39:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /* Private typedef -----------------------------------------------------------*/
  40:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /* Private define ------------------------------------------------------------*/
  41:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
  42:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /** @defgroup PWR_Private_Defines PWR Private Defines
  43:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @{
  44:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
  45:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
  46:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /** @defgroup PWR_PVD_Mode_Mask PWR PVD Mode Mask
  47:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @{
  48:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
  49:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #define PVD_RISING_EDGE  (0x01U)  /*!< Mask for rising edge set as PVD
  50:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****                                        trigger                                */
  51:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #define PVD_FALLING_EDGE (0x02U)  /*!< Mask for falling edge set as PVD
  52:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****                                        trigger                                */
  53:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #define PVD_MODE_IT      (0x04U)  /*!< Mask for interruption yielded by PVD
  54:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****                                        threshold crossing                     */
  55:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #define PVD_MODE_EVT     (0x08U)  /*!< Mask for event yielded by PVD threshold
  56:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****                                        crossing                               */
  57:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
  58:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @}
  59:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
  60:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
  61:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
  62:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @}
  63:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
  64:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
  65:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /* Private macro -------------------------------------------------------------*/
  66:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /* Private variables ---------------------------------------------------------*/
  67:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /* Private function prototypes -----------------------------------------------*/
  68:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /* Exported functions --------------------------------------------------------*/
  69:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
  70:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions PWR Exported Functions
  71:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @{
  72:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
  73:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
  74:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions_Group1 Initialization and De-Initialization Functions
  75:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *  @brief   Initialization and de-Initialization functions
  76:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *
  77:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** @verbatim
  78:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****  ===============================================================================
  79:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****               ##### Initialization and De-Initialization Functions #####
  80:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****  ===============================================================================
  81:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     [..]
  82:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** @endverbatim
  83:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @{
  84:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
  85:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
  86:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
ARM GAS  /tmp/ccsbTKEa.s 			page 3


  87:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Deinitialize the HAL PWR peripheral registers to their default reset
  88:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         values.
  89:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   This functionality is not available in this product.
  90:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         The prototype is kept just to maintain compatibility with other
  91:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         products.
  92:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
  93:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
  94:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_DeInit(void)
  95:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
  30              		.loc 1 95 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  96:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
  35              		.loc 1 96 1 view .LVU1
  36 0000 7047     		bx	lr
  37              		.cfi_endproc
  38              	.LFE361:
  40              		.section	.text.HAL_PWR_EnableBkUpAccess,"ax",%progbits
  41              		.align	1
  42              		.global	HAL_PWR_EnableBkUpAccess
  43              		.syntax unified
  44              		.thumb
  45              		.thumb_func
  46              		.fpu fpv4-sp-d16
  48              	HAL_PWR_EnableBkUpAccess:
  49              	.LFB362:
  97:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
  98:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
  99:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Enable access to the backup domain (RCC Backup domain control
 100:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         register RCC_BDCR, RTC registers, TAMP registers, backup registers
 101:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         and backup SRAM).
 102:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   After a system reset, the backup domain is protected against
 103:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         possible unwanted write accesses.
 104:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 105:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 106:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_EnableBkUpAccess(void)
 107:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
  50              		.loc 1 107 1 view -0
  51              		.cfi_startproc
  52              		@ args = 0, pretend = 0, frame = 0
  53              		@ frame_needed = 0, uses_anonymous_args = 0
  54              		@ link register save eliminated.
 108:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
  55              		.loc 1 108 3 view .LVU3
  56 0000 024A     		ldr	r2, .L3
  57 0002 536A     		ldr	r3, [r2, #36]
  58 0004 43F00103 		orr	r3, r3, #1
  59 0008 5362     		str	r3, [r2, #36]
 109:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
  60              		.loc 1 109 1 is_stmt 0 view .LVU4
  61 000a 7047     		bx	lr
  62              	.L4:
  63              		.align	2
  64              	.L3:
  65 000c 00080244 		.word	1140983808
ARM GAS  /tmp/ccsbTKEa.s 			page 4


  66              		.cfi_endproc
  67              	.LFE362:
  69              		.section	.text.HAL_PWR_DisableBkUpAccess,"ax",%progbits
  70              		.align	1
  71              		.global	HAL_PWR_DisableBkUpAccess
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  75              		.fpu fpv4-sp-d16
  77              	HAL_PWR_DisableBkUpAccess:
  78              	.LFB363:
 110:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 111:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 112:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Disable access to the backup domain (RCC Backup domain control
 113:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         register RCC_BDCR, RTC registers, TAMP registers, backup registers
 114:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         and backup SRAM).
 115:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None
 116:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 117:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_DisableBkUpAccess(void)
 118:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
  79              		.loc 1 118 1 is_stmt 1 view -0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  83              		@ link register save eliminated.
 119:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   CLEAR_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
  84              		.loc 1 119 3 view .LVU6
  85 0000 024A     		ldr	r2, .L6
  86 0002 536A     		ldr	r3, [r2, #36]
  87 0004 23F00103 		bic	r3, r3, #1
  88 0008 5362     		str	r3, [r2, #36]
 120:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
  89              		.loc 1 120 1 is_stmt 0 view .LVU7
  90 000a 7047     		bx	lr
  91              	.L7:
  92              		.align	2
  93              	.L6:
  94 000c 00080244 		.word	1140983808
  95              		.cfi_endproc
  96              	.LFE363:
  98              		.section	.text.HAL_PWR_ConfigPVD,"ax",%progbits
  99              		.align	1
 100              		.global	HAL_PWR_ConfigPVD
 101              		.syntax unified
 102              		.thumb
 103              		.thumb_func
 104              		.fpu fpv4-sp-d16
 106              	HAL_PWR_ConfigPVD:
 107              	.LVL0:
 108              	.LFB364:
 121:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 122:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @}
 123:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 124:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 125:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions_Group2 Peripheral Control Functions
 126:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *  @brief   Low power modes configuration functions
 127:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *
ARM GAS  /tmp/ccsbTKEa.s 			page 5


 128:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** @verbatim
 129:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****  ===============================================================================
 130:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****                  ##### Peripheral Control functions #####
 131:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****  ===============================================================================
 132:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****      [..]
 133:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** @endverbatim
 134:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @{
 135:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 136:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 137:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 138:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Configure the voltage threshold detected by the Programmed Voltage
 139:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         Detector (PVD).
 140:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @param  sConfigPVD : Pointer to a PWR_PVDTypeDef structure that contains the
 141:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                      PVD configuration information (PVDLevel and EventMode).
 142:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 143:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 144:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** HAL_StatusTypeDef HAL_PWR_ConfigPVD(const PWR_PVDTypeDef *sConfigPVD)
 145:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 109              		.loc 1 145 1 is_stmt 1 view -0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 0
 112              		@ frame_needed = 0, uses_anonymous_args = 0
 113              		@ link register save eliminated.
 146:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Check the parameters */
 147:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
 114              		.loc 1 147 3 view .LVU9
 148:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));
 115              		.loc 1 148 3 view .LVU10
 149:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 150:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Set PLS[3:1] bits according to PVDLevel value */
 151:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   MODIFY_REG(PWR->VMCR, PWR_VMCR_PLS, sConfigPVD->PVDLevel);
 116              		.loc 1 151 3 view .LVU11
 117 0000 224A     		ldr	r2, .L13
 118 0002 536B     		ldr	r3, [r2, #52]
 119 0004 23F00E03 		bic	r3, r3, #14
 120 0008 0168     		ldr	r1, [r0]
 121 000a 0B43     		orrs	r3, r3, r1
 122 000c 5363     		str	r3, [r2, #52]
 152:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 153:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Disable PVD Event/Interrupt */
 154:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 123              		.loc 1 154 3 view .LVU12
 124 000e 204B     		ldr	r3, .L13+4
 125 0010 D3F88420 		ldr	r2, [r3, #132]
 126 0014 22F48032 		bic	r2, r2, #65536
 127 0018 C3F88420 		str	r2, [r3, #132]
 155:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_IT();
 128              		.loc 1 155 3 view .LVU13
 129 001c D3F88020 		ldr	r2, [r3, #128]
 130 0020 22F48032 		bic	r2, r2, #65536
 131 0024 C3F88020 		str	r2, [r3, #128]
 156:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 132              		.loc 1 156 3 view .LVU14
 133 0028 1A68     		ldr	r2, [r3]
 134 002a 22F48032 		bic	r2, r2, #65536
 135 002e 1A60     		str	r2, [r3]
 157:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
ARM GAS  /tmp/ccsbTKEa.s 			page 6


 136              		.loc 1 157 3 view .LVU15
 137 0030 5A68     		ldr	r2, [r3, #4]
 138 0032 22F48032 		bic	r2, r2, #65536
 139 0036 5A60     		str	r2, [r3, #4]
 158:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 159:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Configure the PVD in interrupt mode */
 160:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 140              		.loc 1 160 3 view .LVU16
 141              		.loc 1 160 18 is_stmt 0 view .LVU17
 142 0038 4368     		ldr	r3, [r0, #4]
 143              		.loc 1 160 6 view .LVU18
 144 003a 13F0040F 		tst	r3, #4
 145 003e 06D0     		beq	.L9
 161:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 162:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_IT();
 146              		.loc 1 162 5 is_stmt 1 view .LVU19
 147 0040 134A     		ldr	r2, .L13+4
 148 0042 D2F88030 		ldr	r3, [r2, #128]
 149 0046 43F48033 		orr	r3, r3, #65536
 150 004a C2F88030 		str	r3, [r2, #128]
 151              	.L9:
 163:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 164:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 165:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Configure the PVD in event mode */
 166:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   if ((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 152              		.loc 1 166 3 view .LVU20
 153              		.loc 1 166 18 is_stmt 0 view .LVU21
 154 004e 4368     		ldr	r3, [r0, #4]
 155              		.loc 1 166 6 view .LVU22
 156 0050 13F0080F 		tst	r3, #8
 157 0054 06D0     		beq	.L10
 167:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 168:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 158              		.loc 1 168 5 is_stmt 1 view .LVU23
 159 0056 0E4A     		ldr	r2, .L13+4
 160 0058 D2F88430 		ldr	r3, [r2, #132]
 161 005c 43F48033 		orr	r3, r3, #65536
 162 0060 C2F88430 		str	r3, [r2, #132]
 163              	.L10:
 169:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 170:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 171:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Configure the PVD in rising edge */
 172:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 164              		.loc 1 172 3 view .LVU24
 165              		.loc 1 172 18 is_stmt 0 view .LVU25
 166 0064 4368     		ldr	r3, [r0, #4]
 167              		.loc 1 172 6 view .LVU26
 168 0066 13F0010F 		tst	r3, #1
 169 006a 04D0     		beq	.L11
 173:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 174:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 170              		.loc 1 174 5 is_stmt 1 view .LVU27
 171 006c 084A     		ldr	r2, .L13+4
 172 006e 1368     		ldr	r3, [r2]
 173 0070 43F48033 		orr	r3, r3, #65536
 174 0074 1360     		str	r3, [r2]
 175              	.L11:
ARM GAS  /tmp/ccsbTKEa.s 			page 7


 175:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 176:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 177:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Configure the PVD in falling edge */
 178:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 176              		.loc 1 178 3 view .LVU28
 177              		.loc 1 178 18 is_stmt 0 view .LVU29
 178 0076 4368     		ldr	r3, [r0, #4]
 179              		.loc 1 178 6 view .LVU30
 180 0078 13F0020F 		tst	r3, #2
 181 007c 04D0     		beq	.L12
 179:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 180:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 182              		.loc 1 180 5 is_stmt 1 view .LVU31
 183 007e 044A     		ldr	r2, .L13+4
 184 0080 5368     		ldr	r3, [r2, #4]
 185 0082 43F48033 		orr	r3, r3, #65536
 186 0086 5360     		str	r3, [r2, #4]
 187              	.L12:
 181:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 182:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 183:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   return HAL_OK;
 188              		.loc 1 183 3 view .LVU32
 184:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 189              		.loc 1 184 1 is_stmt 0 view .LVU33
 190 0088 0020     		movs	r0, #0
 191              	.LVL1:
 192              		.loc 1 184 1 view .LVU34
 193 008a 7047     		bx	lr
 194              	.L14:
 195              		.align	2
 196              	.L13:
 197 008c 00080244 		.word	1140983808
 198 0090 00200244 		.word	1140989952
 199              		.cfi_endproc
 200              	.LFE364:
 202              		.section	.text.HAL_PWR_EnablePVD,"ax",%progbits
 203              		.align	1
 204              		.global	HAL_PWR_EnablePVD
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 208              		.fpu fpv4-sp-d16
 210              	HAL_PWR_EnablePVD:
 211              	.LFB365:
 185:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 186:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 187:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Enable the programmable voltage detector (PVD).
 188:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 189:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 190:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_EnablePVD(void)
 191:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 212              		.loc 1 191 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		@ link register save eliminated.
 192:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   SET_BIT(PWR->VMCR, PWR_VMCR_PVDEN);
ARM GAS  /tmp/ccsbTKEa.s 			page 8


 217              		.loc 1 192 3 view .LVU36
 218 0000 024A     		ldr	r2, .L16
 219 0002 536B     		ldr	r3, [r2, #52]
 220 0004 43F00103 		orr	r3, r3, #1
 221 0008 5363     		str	r3, [r2, #52]
 193:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 222              		.loc 1 193 1 is_stmt 0 view .LVU37
 223 000a 7047     		bx	lr
 224              	.L17:
 225              		.align	2
 226              	.L16:
 227 000c 00080244 		.word	1140983808
 228              		.cfi_endproc
 229              	.LFE365:
 231              		.section	.text.HAL_PWR_DisablePVD,"ax",%progbits
 232              		.align	1
 233              		.global	HAL_PWR_DisablePVD
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 237              		.fpu fpv4-sp-d16
 239              	HAL_PWR_DisablePVD:
 240              	.LFB366:
 194:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 195:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 196:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Disable the programmable voltage detector (PVD).
 197:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 198:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 199:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_DisablePVD(void)
 200:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 241              		.loc 1 200 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		@ link register save eliminated.
 201:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   CLEAR_BIT(PWR->VMCR, PWR_VMCR_PVDEN);
 246              		.loc 1 201 3 view .LVU39
 247 0000 024A     		ldr	r2, .L19
 248 0002 536B     		ldr	r3, [r2, #52]
 249 0004 23F00103 		bic	r3, r3, #1
 250 0008 5363     		str	r3, [r2, #52]
 202:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 251              		.loc 1 202 1 is_stmt 0 view .LVU40
 252 000a 7047     		bx	lr
 253              	.L20:
 254              		.align	2
 255              	.L19:
 256 000c 00080244 		.word	1140983808
 257              		.cfi_endproc
 258              	.LFE366:
 260              		.section	.text.HAL_PWR_EnableWakeUpPin,"ax",%progbits
 261              		.align	1
 262              		.global	HAL_PWR_EnableWakeUpPin
 263              		.syntax unified
 264              		.thumb
 265              		.thumb_func
 266              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccsbTKEa.s 			page 9


 268              	HAL_PWR_EnableWakeUpPin:
 269              	.LVL2:
 270              	.LFB367:
 203:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 204:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 205:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Enable the WakeUp PINx functionality.
 206:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @param  WakeUpPinPolarity : Specifies which Wake-Up pin to enable.
 207:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *          This parameter can be one of the following legacy values, which
 208:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *          sets the default (rising edge):
 209:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3,PWR_WAKEUP_PIN4,
 210:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN5, PWR_WAKEUP_PIN6, PWR_WAKEUP_PIN7.PWR_WAKEUP_PIN8.
 211:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *          or one of the following values where the user can explicitly states
 212:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *          the enabled pin and the chosen polarity:
 213:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_PIN1_HIGH, PWR_WAKEUP_PIN1_LOW,
 214:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN2_HIGH, PWR_WAKEUP_PIN2_LOW,
 215:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN3_HIGH, PWR_WAKEUP_PIN3_LOW,
 216:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN4_HIGH, PWR_WAKEUP_PIN4_LOW,
 217:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN5_HIGH, PWR_WAKEUP_PIN5_LOW,
 218:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN6_HIGH, PWR_WAKEUP_PIN6_LOW,
 219:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN7_HIGH, PWR_WAKEUP_PIN7_LOW,
 220:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN8_HIGH, PWR_WAKEUP_PIN8_LOW.
 221:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
 222:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   The PWR_WAKEUP_PIN6_HIGH, PWR_WAKEUP_PIN6_LOW, PWR_WAKEUP_PIN7_HIGH, PWR_WAKEUP_PIN7_LO
 223:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         PWR_WAKEUP_PIN8_HIGH and PWR_WAKEUP_PIN8_LOW are not available for STM32H503xx devices.
 224:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 225:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 226:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
 227:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 271              		.loc 1 227 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 228:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Check the parameters */
 229:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));
 276              		.loc 1 229 3 view .LVU42
 230:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 231:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /*
 232:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****      Enable and Specify the Wake-Up pin polarity and the pull configuration
 233:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****      for the event detection (rising or falling edge).
 234:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 235:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   MODIFY_REG(PWR->WUCR, PWR_EWUP_MASK, WakeUpPinPolarity);
 277              		.loc 1 235 3 view .LVU43
 278 0000 034A     		ldr	r2, .L22
 279 0002 916C     		ldr	r1, [r2, #72]
 280 0004 034B     		ldr	r3, .L22+4
 281 0006 0B40     		ands	r3, r3, r1
 282 0008 0343     		orrs	r3, r3, r0
 283 000a 9364     		str	r3, [r2, #72]
 236:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 284              		.loc 1 236 1 is_stmt 0 view .LVU44
 285 000c 7047     		bx	lr
 286              	.L23:
 287 000e 00BF     		.align	2
 288              	.L22:
 289 0010 00080244 		.word	1140983808
 290 0014 C0C000F0 		.word	-268386112
ARM GAS  /tmp/ccsbTKEa.s 			page 10


 291              		.cfi_endproc
 292              	.LFE367:
 294              		.section	.text.HAL_PWR_DisableWakeUpPin,"ax",%progbits
 295              		.align	1
 296              		.global	HAL_PWR_DisableWakeUpPin
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 300              		.fpu fpv4-sp-d16
 302              	HAL_PWR_DisableWakeUpPin:
 303              	.LVL3:
 304              	.LFB368:
 237:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 238:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 239:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Disable the WakeUp PINx functionality.
 240:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @param  WakeUpPinx : Specifies the Power Wake-Up pin to disable.
 241:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *          This parameter can be one of the following values:
 242:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3,PWR_WAKEUP_PIN4,
 243:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN5, PWR_WAKEUP_PIN6, PWR_WAKEUP_PIN7.PWR_WAKEUP_PIN8.
 244:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *          or one of the following values where the user can explicitly states
 245:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *          the enabled pin and the chosen polarity:
 246:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_PIN1_HIGH, PWR_WAKEUP_PIN1_LOW,
 247:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN2_HIGH, PWR_WAKEUP_PIN2_LOW,
 248:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN3_HIGH, PWR_WAKEUP_PIN3_LOW,
 249:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN4_HIGH, PWR_WAKEUP_PIN4_LOW,
 250:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN5_HIGH, PWR_WAKEUP_PIN5_LOW,
 251:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN6_HIGH, PWR_WAKEUP_PIN6_LOW,
 252:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN7_HIGH, PWR_WAKEUP_PIN7_LOW,
 253:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN8_HIGH, PWR_WAKEUP_PIN8_LOW.
 254:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   The PWR_WAKEUP_PIN6_HIGH, PWR_WAKEUP_PIN6_LOW, PWR_WAKEUP_PIN7_HIGH, PWR_WAKEUP_PIN7_LO
 255:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         PWR_WAKEUP_PIN8_HIGH and PWR_WAKEUP_PIN8_LOW are not available for STM32H503xx devices.
 256:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 257:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 258:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
 259:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 305              		.loc 1 259 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 0
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309              		@ link register save eliminated.
 260:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Check the parameters */
 261:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
 310              		.loc 1 261 3 view .LVU46
 262:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 263:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Disable the wake up pin selected */
 264:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   CLEAR_BIT(PWR->WUCR, (PWR_WUCR_WUPEN & WakeUpPinx));
 311              		.loc 1 264 3 view .LVU47
 312 0000 034A     		ldr	r2, .L25
 313 0002 936C     		ldr	r3, [r2, #72]
 314 0004 C0B2     		uxtb	r0, r0
 315              	.LVL4:
 316              		.loc 1 264 3 is_stmt 0 view .LVU48
 317 0006 23EA0003 		bic	r3, r3, r0
 318 000a 9364     		str	r3, [r2, #72]
 265:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 319              		.loc 1 265 1 view .LVU49
 320 000c 7047     		bx	lr
ARM GAS  /tmp/ccsbTKEa.s 			page 11


 321              	.L26:
 322 000e 00BF     		.align	2
 323              	.L25:
 324 0010 00080244 		.word	1140983808
 325              		.cfi_endproc
 326              	.LFE368:
 328              		.section	.text.HAL_PWR_EnterSLEEPMode,"ax",%progbits
 329              		.align	1
 330              		.global	HAL_PWR_EnterSLEEPMode
 331              		.syntax unified
 332              		.thumb
 333              		.thumb_func
 334              		.fpu fpv4-sp-d16
 336              	HAL_PWR_EnterSLEEPMode:
 337              	.LVL5:
 338              	.LFB369:
 266:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 267:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 268:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Enter the CPU in SLEEP mode.
 269:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   In SLEEP mode, all I/O pins keep the same state as in Run mode.
 270:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   CPU clock is off and all peripherals including Cortex-M33 core such
 271:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         as NVIC and SysTick can run and wake up the CPU when an interrupt
 272:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         or an event occurs.
 273:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @param  Regulator : Specifies the regulator state in Sleep mode.
 274:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                     This parameter can be one of the following values :
 275:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                     @arg @ref PWR_MAINREGULATOR_ON
 276:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                     @arg @ref PWR_LOWPOWERREGULATOR_ON
 277:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   This parameter is not available in this product.
 278:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         The parameter is kept just to maintain compatibility with other
 279:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         products.
 280:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @param  SLEEPEntry : Specifies if SLEEP mode is entered with WFI or WFE
 281:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                      instruction.
 282:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                      This parameter can be one of the following values :
 283:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                      @arg @ref PWR_SLEEPENTRY_WFI enter SLEEP mode with Wait
 284:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                                For Interrupt request.
 285:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                      @arg @ref PWR_SLEEPENTRY_WFE enter SLEEP mode with Wait
 286:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                                For Event request.
 287:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   When WFI entry is used, ticks interrupt must be disabled to avoid
 288:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         unexpected CPU wake up.
 289:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 290:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 291:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
 292:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 339              		.loc 1 292 1 is_stmt 1 view -0
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 0
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343              		@ link register save eliminated.
 293:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   UNUSED(Regulator);
 344              		.loc 1 293 3 view .LVU51
 294:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 295:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Check the parameter */
 296:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));
 345              		.loc 1 296 3 view .LVU52
 297:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 298:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Clear SLEEPDEEP bit of Cortex System Control Register */
 299:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
ARM GAS  /tmp/ccsbTKEa.s 			page 12


 346              		.loc 1 299 3 view .LVU53
 347 0000 064A     		ldr	r2, .L31
 348 0002 1369     		ldr	r3, [r2, #16]
 349 0004 23F00403 		bic	r3, r3, #4
 350 0008 1361     		str	r3, [r2, #16]
 300:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 301:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Select SLEEP mode entry */
 302:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 351              		.loc 1 302 3 view .LVU54
 352              		.loc 1 302 6 is_stmt 0 view .LVU55
 353 000a 0129     		cmp	r1, #1
 354 000c 03D0     		beq	.L30
 303:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 304:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     /* Wait For Interrupt Request */
 305:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     __WFI();
 306:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 307:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   else
 308:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 309:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     /* Wait For Event Request */
 310:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     __SEV();
 355              		.loc 1 310 5 is_stmt 1 view .LVU56
 356              		.syntax unified
 357              	@ 310 "Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c" 1
 358 000e 40BF     		sev
 359              	@ 0 "" 2
 311:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     __WFE();
 360              		.loc 1 311 5 view .LVU57
 361              	@ 311 "Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c" 1
 362 0010 20BF     		wfe
 363              	@ 0 "" 2
 312:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     __WFE();
 364              		.loc 1 312 5 view .LVU58
 365              	@ 312 "Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c" 1
 366 0012 20BF     		wfe
 367              	@ 0 "" 2
 313:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 314:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 368              		.loc 1 314 1 is_stmt 0 view .LVU59
 369              		.thumb
 370              		.syntax unified
 371 0014 7047     		bx	lr
 372              	.L30:
 305:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 373              		.loc 1 305 5 is_stmt 1 view .LVU60
 374              		.syntax unified
 375              	@ 305 "Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c" 1
 376 0016 30BF     		wfi
 377              	@ 0 "" 2
 378              		.thumb
 379              		.syntax unified
 380 0018 7047     		bx	lr
 381              	.L32:
 382 001a 00BF     		.align	2
 383              	.L31:
 384 001c 00ED00E0 		.word	-536810240
 385              		.cfi_endproc
 386              	.LFE369:
ARM GAS  /tmp/ccsbTKEa.s 			page 13


 388              		.section	.text.HAL_PWR_EnterSTOPMode,"ax",%progbits
 389              		.align	1
 390              		.global	HAL_PWR_EnterSTOPMode
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 394              		.fpu fpv4-sp-d16
 396              	HAL_PWR_EnterSTOPMode:
 397              	.LVL6:
 398              	.LFB370:
 315:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 316:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 317:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Enter the whole system to STOP mode.
 318:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   In STOP mode, the regulator remains in main regulator mode,
 319:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         allowing a very fast wakeup time but with much higher consumption
 320:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         comparing to other STOP modes.
 321:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   STOP offers the largest number of active peripherals and wakeup
 322:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         sources, a smaller wakeup time but a higher consumption.
 323:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         STOP mode achieves the lowest power consumption while retaining
 324:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         the content of SRAM and registers. All clocks in the VCORE domain
 325:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         are stopped. The PLL, the HSI, the CSI and the HSE crystal oscillators
 326:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         are disabled. The LSE or LSI is still running.
 327:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   The system clock when exiting from Stop mode can be either HSI
 328:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         or CSI, depending on software configuration.
 329:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @param  Regulator : Specifies the regulator state in Sleep mode.
 330:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                     This parameter can be one of the following values :
 331:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                     @arg @ref PWR_MAINREGULATOR_ON
 332:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                     @arg @ref PWR_LOWPOWERREGULATOR_ON
 333:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   This parameter is not available in this product.
 334:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         The parameter is kept just to maintain compatibility with other
 335:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         products.
 336:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @param  STOPEntry : Specifies if STOP mode is entered with WFI or WFE
 337:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                     instruction.
 338:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                     This parameter can be one of the following values :
 339:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                     @arg @ref PWR_STOPENTRY_WFI enter STOP mode with Wait
 340:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                               For Interrupt request.
 341:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                     @arg @ref PWR_STOPENTRY_WFE enter STOP mode with Wait
 342:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                               For Event request.
 343:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 344:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 345:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
 346:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 399              		.loc 1 346 1 view -0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 0
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 403              		@ link register save eliminated.
 347:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   UNUSED(Regulator);
 404              		.loc 1 347 3 view .LVU62
 348:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 349:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Check the parameter */
 350:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
 405              		.loc 1 350 3 view .LVU63
 351:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 352:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Select STOP mode */
 353:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   CLEAR_BIT(PWR->PMCR, PWR_PMCR_LPMS);
 406              		.loc 1 353 3 view .LVU64
ARM GAS  /tmp/ccsbTKEa.s 			page 14


 407 0000 0B4A     		ldr	r2, .L37
 408 0002 1368     		ldr	r3, [r2]
 409 0004 23F00103 		bic	r3, r3, #1
 410 0008 1360     		str	r3, [r2]
 354:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 355:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 356:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 411              		.loc 1 356 3 view .LVU65
 412 000a 0A4A     		ldr	r2, .L37+4
 413 000c 1369     		ldr	r3, [r2, #16]
 414 000e 43F00403 		orr	r3, r3, #4
 415 0012 1361     		str	r3, [r2, #16]
 357:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 358:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Select STOP mode entry */
 359:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   if (STOPEntry == PWR_STOPENTRY_WFI)
 416              		.loc 1 359 3 view .LVU66
 417              		.loc 1 359 6 is_stmt 0 view .LVU67
 418 0014 0129     		cmp	r1, #1
 419 0016 08D0     		beq	.L36
 360:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 361:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     /* Wait For Interrupt Request */
 362:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     __WFI();
 363:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 364:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   else
 365:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 366:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     /* Wait For Event Request */
 367:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     __SEV();
 420              		.loc 1 367 5 is_stmt 1 view .LVU68
 421              		.syntax unified
 422              	@ 367 "Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c" 1
 423 0018 40BF     		sev
 424              	@ 0 "" 2
 368:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     __WFE();
 425              		.loc 1 368 5 view .LVU69
 426              	@ 368 "Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c" 1
 427 001a 20BF     		wfe
 428              	@ 0 "" 2
 369:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     __WFE();
 429              		.loc 1 369 5 view .LVU70
 430              	@ 369 "Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c" 1
 431 001c 20BF     		wfe
 432              	@ 0 "" 2
 433              		.thumb
 434              		.syntax unified
 435              	.L35:
 370:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 371:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 372:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
 373:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 436              		.loc 1 373 3 view .LVU71
 437 001e 054A     		ldr	r2, .L37+4
 438 0020 1369     		ldr	r3, [r2, #16]
 439 0022 23F00403 		bic	r3, r3, #4
 440 0026 1361     		str	r3, [r2, #16]
 374:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 441              		.loc 1 374 1 is_stmt 0 view .LVU72
 442 0028 7047     		bx	lr
ARM GAS  /tmp/ccsbTKEa.s 			page 15


 443              	.L36:
 362:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 444              		.loc 1 362 5 is_stmt 1 view .LVU73
 445              		.syntax unified
 446              	@ 362 "Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c" 1
 447 002a 30BF     		wfi
 448              	@ 0 "" 2
 449              		.thumb
 450              		.syntax unified
 451 002c F7E7     		b	.L35
 452              	.L38:
 453 002e 00BF     		.align	2
 454              	.L37:
 455 0030 00080244 		.word	1140983808
 456 0034 00ED00E0 		.word	-536810240
 457              		.cfi_endproc
 458              	.LFE370:
 460              		.section	.text.HAL_PWR_EnterSTANDBYMode,"ax",%progbits
 461              		.align	1
 462              		.global	HAL_PWR_EnterSTANDBYMode
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 466              		.fpu fpv4-sp-d16
 468              	HAL_PWR_EnterSTANDBYMode:
 469              	.LFB371:
 375:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 376:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 377:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Enter the whole system to STANDBY mode.
 378:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   The STANDBY mode is used to achieve the lowest power consumption
 379:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         with BOR. The internal regulator is switched off so that the VCORE
 380:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         domain is powered off. The PLL, the HSI, the CSI and the HSE crystal
 381:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         oscillators are also switched off.
 382:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   After entering STANDBY mode, SRAMs and register contents are lost
 383:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         except for registers and backup SRAM in the Backup domain and
 384:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         STANDBY circuitry.
 385:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 386:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 387:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_EnterSTANDBYMode(void)
 388:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 470              		.loc 1 388 1 view -0
 471              		.cfi_startproc
 472              		@ args = 0, pretend = 0, frame = 0
 473              		@ frame_needed = 0, uses_anonymous_args = 0
 474              		@ link register save eliminated.
 389:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Select STANDBY mode */
 390:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   SET_BIT(PWR->PMCR, PWR_PMCR_LPMS);
 475              		.loc 1 390 3 view .LVU75
 476 0000 074A     		ldr	r2, .L40
 477 0002 1368     		ldr	r3, [r2]
 478 0004 43F00103 		orr	r3, r3, #1
 479 0008 1360     		str	r3, [r2]
 391:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 392:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 393:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 480              		.loc 1 393 3 view .LVU76
 481 000a 064A     		ldr	r2, .L40+4
ARM GAS  /tmp/ccsbTKEa.s 			page 16


 482 000c 1369     		ldr	r3, [r2, #16]
 483 000e 43F00403 		orr	r3, r3, #4
 484 0012 1361     		str	r3, [r2, #16]
 394:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 395:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Wait For all memory accesses to complete before continuing */
 396:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   __DSB();
 485              		.loc 1 396 3 view .LVU77
 486              	.LBB6:
 487              	.LBI6:
 488              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
ARM GAS  /tmp/ccsbTKEa.s 			page 17


  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/ccsbTKEa.s 			page 18


 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  /tmp/ccsbTKEa.s 			page 19


 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccsbTKEa.s 			page 20


 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 489              		.loc 2 269 27 view .LVU78
 490              	.LBB7:
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 491              		.loc 2 271 3 view .LVU79
 492              		.syntax unified
ARM GAS  /tmp/ccsbTKEa.s 			page 21


 493              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 494 0014 BFF34F8F 		dsb 0xF
 495              	@ 0 "" 2
 496              		.thumb
 497              		.syntax unified
 498              	.LBE7:
 499              	.LBE6:
 397:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 398:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Ensure that the processor pipeline is flushed */
 399:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   __ISB();
 500              		.loc 1 399 3 view .LVU80
 501              	.LBB8:
 502              	.LBI8:
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 503              		.loc 2 258 27 view .LVU81
 504              	.LBB9:
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 505              		.loc 2 260 3 view .LVU82
 506              		.syntax unified
 507              	@ 260 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 508 0018 BFF36F8F 		isb 0xF
 509              	@ 0 "" 2
 510              		.thumb
 511              		.syntax unified
 512              	.LBE9:
 513              	.LBE8:
 400:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 401:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Wait For Interrupt Request */
 402:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   __WFI();
 514              		.loc 1 402 3 view .LVU83
 515              		.syntax unified
 516              	@ 402 "Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c" 1
 517 001c 30BF     		wfi
 518              	@ 0 "" 2
 403:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 519              		.loc 1 403 1 is_stmt 0 view .LVU84
 520              		.thumb
 521              		.syntax unified
 522 001e 7047     		bx	lr
 523              	.L41:
 524              		.align	2
 525              	.L40:
 526 0020 00080244 		.word	1140983808
 527 0024 00ED00E0 		.word	-536810240
 528              		.cfi_endproc
 529              	.LFE371:
 531              		.section	.text.HAL_PWR_EnableSleepOnExit,"ax",%progbits
 532              		.align	1
 533              		.global	HAL_PWR_EnableSleepOnExit
 534              		.syntax unified
 535              		.thumb
 536              		.thumb_func
 537              		.fpu fpv4-sp-d16
 539              	HAL_PWR_EnableSleepOnExit:
 540              	.LFB372:
 404:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 405:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
ARM GAS  /tmp/ccsbTKEa.s 			page 22


 406:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Indicate SLEEP-ON-EXIT feature when returning from handler mode to
 407:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         thread mode.
 408:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   Set SLEEPONEXIT bit of SCR register. When this bit is set, the
 409:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         processor re-enters SLEEP mode when an interruption handling is over.
 410:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         Setting this bit is useful when the processor is expected to run
 411:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         only on interruptions handling.
 412:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 413:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 414:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_EnableSleepOnExit(void)
 415:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 541              		.loc 1 415 1 is_stmt 1 view -0
 542              		.cfi_startproc
 543              		@ args = 0, pretend = 0, frame = 0
 544              		@ frame_needed = 0, uses_anonymous_args = 0
 545              		@ link register save eliminated.
 416:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Set SLEEPONEXIT bit of Cortex-M33 System Control Register */
 417:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   SET_BIT(SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
 546              		.loc 1 417 3 view .LVU86
 547 0000 024A     		ldr	r2, .L43
 548 0002 1369     		ldr	r3, [r2, #16]
 549 0004 43F00203 		orr	r3, r3, #2
 550 0008 1361     		str	r3, [r2, #16]
 418:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 551              		.loc 1 418 1 is_stmt 0 view .LVU87
 552 000a 7047     		bx	lr
 553              	.L44:
 554              		.align	2
 555              	.L43:
 556 000c 00ED00E0 		.word	-536810240
 557              		.cfi_endproc
 558              	.LFE372:
 560              		.section	.text.HAL_PWR_DisableSleepOnExit,"ax",%progbits
 561              		.align	1
 562              		.global	HAL_PWR_DisableSleepOnExit
 563              		.syntax unified
 564              		.thumb
 565              		.thumb_func
 566              		.fpu fpv4-sp-d16
 568              	HAL_PWR_DisableSleepOnExit:
 569              	.LFB373:
 419:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 420:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 421:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Disable SLEEP-ON-EXIT feature when returning from handler mode to
 422:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         thread mode.
 423:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   Clears SLEEPONEXIT bit of SCR register. When this bit is set, the
 424:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         processor re-enters SLEEP mode when an interruption handling is over.
 425:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 426:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 427:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_DisableSleepOnExit(void)
 428:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 570              		.loc 1 428 1 is_stmt 1 view -0
 571              		.cfi_startproc
 572              		@ args = 0, pretend = 0, frame = 0
 573              		@ frame_needed = 0, uses_anonymous_args = 0
 574              		@ link register save eliminated.
 429:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Clear SLEEPONEXIT bit of Cortex-M33 System Control Register */
 430:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
ARM GAS  /tmp/ccsbTKEa.s 			page 23


 575              		.loc 1 430 3 view .LVU89
 576 0000 024A     		ldr	r2, .L46
 577 0002 1369     		ldr	r3, [r2, #16]
 578 0004 23F00203 		bic	r3, r3, #2
 579 0008 1361     		str	r3, [r2, #16]
 431:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 580              		.loc 1 431 1 is_stmt 0 view .LVU90
 581 000a 7047     		bx	lr
 582              	.L47:
 583              		.align	2
 584              	.L46:
 585 000c 00ED00E0 		.word	-536810240
 586              		.cfi_endproc
 587              	.LFE373:
 589              		.section	.text.HAL_PWR_EnableSEVOnPend,"ax",%progbits
 590              		.align	1
 591              		.global	HAL_PWR_EnableSEVOnPend
 592              		.syntax unified
 593              		.thumb
 594              		.thumb_func
 595              		.fpu fpv4-sp-d16
 597              	HAL_PWR_EnableSEVOnPend:
 598              	.LFB374:
 432:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 433:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 434:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Enable CORTEX SEV-ON-PEND feature.
 435:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   Sets SEVONPEND bit of SCR register. When this bit is set, any
 436:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         pending event / interrupt even if it's disabled or has insufficient
 437:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         priority to cause exception entry wakes up the Cortex-M33.
 438:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 439:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 440:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_EnableSEVOnPend(void)
 441:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 599              		.loc 1 441 1 is_stmt 1 view -0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 0
 602              		@ frame_needed = 0, uses_anonymous_args = 0
 603              		@ link register save eliminated.
 442:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Set SEVONPEND bit of Cortex-M33 System Control Register */
 443:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   SET_BIT(SCB->SCR, SCB_SCR_SEVONPEND_Msk);
 604              		.loc 1 443 3 view .LVU92
 605 0000 024A     		ldr	r2, .L49
 606 0002 1369     		ldr	r3, [r2, #16]
 607 0004 43F01003 		orr	r3, r3, #16
 608 0008 1361     		str	r3, [r2, #16]
 444:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 609              		.loc 1 444 1 is_stmt 0 view .LVU93
 610 000a 7047     		bx	lr
 611              	.L50:
 612              		.align	2
 613              	.L49:
 614 000c 00ED00E0 		.word	-536810240
 615              		.cfi_endproc
 616              	.LFE374:
 618              		.section	.text.HAL_PWR_DisableSEVOnPend,"ax",%progbits
 619              		.align	1
 620              		.global	HAL_PWR_DisableSEVOnPend
ARM GAS  /tmp/ccsbTKEa.s 			page 24


 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 624              		.fpu fpv4-sp-d16
 626              	HAL_PWR_DisableSEVOnPend:
 627              	.LFB375:
 445:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 446:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 447:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Disable CORTEX SEVONPEND feature.
 448:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   Resets SEVONPEND bit of SCR register. When this bit is reset, only
 449:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         enabled pending causes exception entry wakes up the Cortex-M33.
 450:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 451:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 452:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_DisableSEVOnPend(void)
 453:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 628              		.loc 1 453 1 is_stmt 1 view -0
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 0
 631              		@ frame_needed = 0, uses_anonymous_args = 0
 632              		@ link register save eliminated.
 454:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Clear SEVONPEND bit of Cortex-M33 System Control Register */
 455:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, SCB_SCR_SEVONPEND_Msk);
 633              		.loc 1 455 3 view .LVU95
 634 0000 024A     		ldr	r2, .L52
 635 0002 1369     		ldr	r3, [r2, #16]
 636 0004 23F01003 		bic	r3, r3, #16
 637 0008 1361     		str	r3, [r2, #16]
 456:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 638              		.loc 1 456 1 is_stmt 0 view .LVU96
 639 000a 7047     		bx	lr
 640              	.L53:
 641              		.align	2
 642              	.L52:
 643 000c 00ED00E0 		.word	-536810240
 644              		.cfi_endproc
 645              	.LFE375:
 647              		.section	.text.HAL_PWR_PVDCallback,"ax",%progbits
 648              		.align	1
 649              		.weak	HAL_PWR_PVDCallback
 650              		.syntax unified
 651              		.thumb
 652              		.thumb_func
 653              		.fpu fpv4-sp-d16
 655              	HAL_PWR_PVDCallback:
 656              	.LFB377:
 457:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 458:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 459:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  This function handles the PWR PVD interrupt request.
 460:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   This API should be called under the PVD_AVD_IRQHandler().
 461:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   The use of this API is only when we activate the PVD.
 462:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   When the PVD and AVD are activated at the same time you must use this API:
 463:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         HAL_PWREx_PVD_AVD_IRQHandler.
 464:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 465:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 466:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_PVD_IRQHandler(void)
 467:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 468:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   uint32_t  rising_flag;
ARM GAS  /tmp/ccsbTKEa.s 			page 25


 469:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   uint32_t  falling_flag;
 470:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 471:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Get pending flags */
 472:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   rising_flag  = READ_REG(EXTI->RPR1);
 473:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   falling_flag = READ_REG(EXTI->FPR1);
 474:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 475:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Check PWR EXTI flags for PVD */
 476:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVD) != 0U)
 477:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 478:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     /* PWR PVD interrupt user callback */
 479:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     HAL_PWR_PVDCallback();
 480:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 481:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     /* Clear PVD EXTI pending bit */
 482:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_PVD);
 483:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_PVD);
 484:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 485:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 486:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 487:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 488:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  PWR PVD interrupt callback.
 489:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 490:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 491:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** __weak void HAL_PWR_PVDCallback(void)
 492:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 657              		.loc 1 492 1 is_stmt 1 view -0
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 0
 660              		@ frame_needed = 0, uses_anonymous_args = 0
 661              		@ link register save eliminated.
 493:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 494:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****             the HAL_PWR_PVDCallback can be implemented in the user file
 495:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 496:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 662              		.loc 1 496 1 view .LVU98
 663 0000 7047     		bx	lr
 664              		.cfi_endproc
 665              	.LFE377:
 667              		.section	.text.HAL_PWR_PVD_IRQHandler,"ax",%progbits
 668              		.align	1
 669              		.global	HAL_PWR_PVD_IRQHandler
 670              		.syntax unified
 671              		.thumb
 672              		.thumb_func
 673              		.fpu fpv4-sp-d16
 675              	HAL_PWR_PVD_IRQHandler:
 676              	.LFB376:
 467:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   uint32_t  rising_flag;
 677              		.loc 1 467 1 view -0
 678              		.cfi_startproc
 679              		@ args = 0, pretend = 0, frame = 0
 680              		@ frame_needed = 0, uses_anonymous_args = 0
 681 0000 08B5     		push	{r3, lr}
 682              	.LCFI0:
 683              		.cfi_def_cfa_offset 8
 684              		.cfi_offset 3, -8
 685              		.cfi_offset 14, -4
 468:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   uint32_t  falling_flag;
ARM GAS  /tmp/ccsbTKEa.s 			page 26


 686              		.loc 1 468 3 view .LVU100
 469:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 687              		.loc 1 469 3 view .LVU101
 472:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   falling_flag = READ_REG(EXTI->FPR1);
 688              		.loc 1 472 3 view .LVU102
 472:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   falling_flag = READ_REG(EXTI->FPR1);
 689              		.loc 1 472 16 is_stmt 0 view .LVU103
 690 0002 084A     		ldr	r2, .L59
 691 0004 D368     		ldr	r3, [r2, #12]
 692              	.LVL7:
 473:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 693              		.loc 1 473 3 is_stmt 1 view .LVU104
 473:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 694              		.loc 1 473 16 is_stmt 0 view .LVU105
 695 0006 1269     		ldr	r2, [r2, #16]
 696              	.LVL8:
 476:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 697              		.loc 1 476 3 is_stmt 1 view .LVU106
 476:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 698              		.loc 1 476 21 is_stmt 0 view .LVU107
 699 0008 1343     		orrs	r3, r3, r2
 700              	.LVL9:
 476:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 701              		.loc 1 476 6 view .LVU108
 702 000a 13F4803F 		tst	r3, #65536
 703 000e 00D1     		bne	.L58
 704              	.LVL10:
 705              	.L55:
 485:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 706              		.loc 1 485 1 view .LVU109
 707 0010 08BD     		pop	{r3, pc}
 708              	.LVL11:
 709              	.L58:
 479:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 710              		.loc 1 479 5 is_stmt 1 view .LVU110
 711 0012 FFF7FEFF 		bl	HAL_PWR_PVDCallback
 712              	.LVL12:
 482:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_PVD);
 713              		.loc 1 482 5 view .LVU111
 714 0016 034B     		ldr	r3, .L59
 715 0018 4FF48032 		mov	r2, #65536
 716 001c DA60     		str	r2, [r3, #12]
 483:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 717              		.loc 1 483 5 view .LVU112
 718 001e 1A61     		str	r2, [r3, #16]
 485:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 719              		.loc 1 485 1 is_stmt 0 view .LVU113
 720 0020 F6E7     		b	.L55
 721              	.L60:
 722 0022 00BF     		.align	2
 723              	.L59:
 724 0024 00200244 		.word	1140989952
 725              		.cfi_endproc
 726              	.LFE376:
 728              		.section	.text.HAL_PWR_ConfigAttributes,"ax",%progbits
 729              		.align	1
 730              		.global	HAL_PWR_ConfigAttributes
ARM GAS  /tmp/ccsbTKEa.s 			page 27


 731              		.syntax unified
 732              		.thumb
 733              		.thumb_func
 734              		.fpu fpv4-sp-d16
 736              	HAL_PWR_ConfigAttributes:
 737              	.LVL13:
 738              	.LFB378:
 497:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 498:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @}
 499:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 500:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 501:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions_Group3 Attributes Management Functions
 502:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *  @brief    Attributes management functions
 503:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *
 504:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** @verbatim
 505:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****  ===============================================================================
 506:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****                        ##### PWR Attributes Functions #####
 507:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****  ===============================================================================
 508:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     [..]
 509:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** @endverbatim
 510:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @{
 511:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 512:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 513:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 514:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Configure the PWR item attributes.
 515:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   Available attributes are security and privilege protection.
 516:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   Security attribute can only be set only by secure access.
 517:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   Privilege attribute for secure items can be managed only by a secure
 518:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         privileged access.
 519:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @note   Privilege attribute for nsecure items can be managed  by a secure
 520:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *         privileged access or by a nsecure privileged access.
 521:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @param  Item       : Specifies the item(s) to set attributes on.
 522:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                      This parameter can be a combination of @ref PWR_Items.
 523:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @param  Attributes : Specifies the available attribute(s).
 524:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                      This parameter can be one of @ref PWR_Attributes.
 525:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval None.
 526:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 527:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** void HAL_PWR_ConfigAttributes(uint32_t Item, uint32_t Attributes)
 528:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 739              		.loc 1 528 1 is_stmt 1 view -0
 740              		.cfi_startproc
 741              		@ args = 0, pretend = 0, frame = 0
 742              		@ frame_needed = 0, uses_anonymous_args = 0
 743              		@ link register save eliminated.
 529:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Check the parameters */
 530:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   assert_param(IS_PWR_ATTRIBUTES(Attributes));
 744              		.loc 1 530 3 view .LVU115
 531:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 532:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #if defined (PWR_SECCFGR_WUP1SEC)
 533:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   assert_param(IS_PWR_ITEMS_ATTRIBUTES(Item));
 745              		.loc 1 533 3 view .LVU116
 534:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 535:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 536:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Secure item management (TZEN = 1) */
 537:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   if ((Attributes & PWR_ITEM_ATTR_SEC_PRIV_MASK) == PWR_ITEM_ATTR_SEC_PRIV_MASK)
 538:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 539:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     /* Privilege item management */
ARM GAS  /tmp/ccsbTKEa.s 			page 28


 540:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     if ((Attributes & PWR_SEC_PRIV) == PWR_SEC_PRIV)
 541:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     {
 542:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****       SET_BIT(PWR->SECCFGR, Item);
 543:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****       SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_SPRIV);
 544:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     }
 545:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     else
 546:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     {
 547:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****       SET_BIT(PWR->SECCFGR, Item);
 548:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****       CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_SPRIV);
 549:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     }
 550:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 551:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* NSecure item management */
 552:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   else
 553:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 554:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     /* Privilege item management */
 555:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     if ((Attributes & PWR_NSEC_PRIV) == PWR_NSEC_PRIV)
 556:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     {
 557:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****       CLEAR_BIT(PWR->SECCFGR, Item);
 558:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****       SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
 559:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     }
 560:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     else
 561:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     {
 562:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****       CLEAR_BIT(PWR->SECCFGR, Item);
 563:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****       CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
 564:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     }
 565:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 566:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #else
 567:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* NSecure item management (TZEN = 0) */
 568:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   if ((Attributes & PWR_ITEM_ATTR_NSEC_PRIV_MASK) == PWR_ITEM_ATTR_NSEC_PRIV_MASK)
 746              		.loc 1 568 3 view .LVU117
 747              		.loc 1 568 6 is_stmt 0 view .LVU118
 748 0000 11F0100F 		tst	r1, #16
 749 0004 0AD0     		beq	.L61
 569:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 570:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     /* Privilege item management */
 571:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     if ((Attributes & PWR_NSEC_PRIV) == PWR_NSEC_PRIV)
 750              		.loc 1 571 5 is_stmt 1 view .LVU119
 751              		.loc 1 571 21 is_stmt 0 view .LVU120
 752 0006 01F01101 		and	r1, r1, #17
 753              	.LVL14:
 754              		.loc 1 571 8 view .LVU121
 755 000a 1129     		cmp	r1, #17
 756 000c 07D0     		beq	.L64
 572:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     {
 573:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****       SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
 574:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     }
 575:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     else
 576:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     {
 577:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****       CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
 757              		.loc 1 577 7 is_stmt 1 view .LVU122
 758 000e 084A     		ldr	r2, .L65
 759 0010 D2F80431 		ldr	r3, [r2, #260]
 760 0014 23F00203 		bic	r3, r3, #2
 761 0018 C2F80431 		str	r3, [r2, #260]
 762              	.L61:
 578:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     }
 579:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
ARM GAS  /tmp/ccsbTKEa.s 			page 29


 580:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #endif /* __ARM_FEATURE_CMSE */
 581:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 582:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #else /* PWR_SECCFGR_WUP1SEC */
 583:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Prevent unused argument(s) compilation warning */
 584:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   UNUSED(Item);
 585:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 586:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* NSecure item management (TZEN = 0) */
 587:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   if ((Attributes & PWR_ITEM_ATTR_NSEC_PRIV_MASK) == PWR_ITEM_ATTR_NSEC_PRIV_MASK)
 588:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 589:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     /* Privilege item management */
 590:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     if ((Attributes & PWR_PRIV) == PWR_PRIV)
 591:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     {
 592:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****       SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 593:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     }
 594:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     else
 595:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     {
 596:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****       CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 597:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     }
 598:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 599:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #endif /* PWR_SECCFGR_WUP1SEC */
 600:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 763              		.loc 1 600 1 is_stmt 0 view .LVU123
 764 001c 7047     		bx	lr
 765              	.L64:
 573:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     }
 766              		.loc 1 573 7 is_stmt 1 view .LVU124
 767 001e 044A     		ldr	r2, .L65
 768 0020 D2F80431 		ldr	r3, [r2, #260]
 769 0024 43F00203 		orr	r3, r3, #2
 770 0028 C2F80431 		str	r3, [r2, #260]
 771 002c 7047     		bx	lr
 772              	.L66:
 773 002e 00BF     		.align	2
 774              	.L65:
 775 0030 00080244 		.word	1140983808
 776              		.cfi_endproc
 777              	.LFE378:
 779              		.section	.text.HAL_PWR_GetConfigAttributes,"ax",%progbits
 780              		.align	1
 781              		.global	HAL_PWR_GetConfigAttributes
 782              		.syntax unified
 783              		.thumb
 784              		.thumb_func
 785              		.fpu fpv4-sp-d16
 787              	HAL_PWR_GetConfigAttributes:
 788              	.LVL15:
 789              	.LFB379:
 601:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 602:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** /**
 603:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @brief  Get attribute(s) of a PWR item.
 604:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @param  Item        : Specifies the item(s) to set attributes on.
 605:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                       This parameter can be one of @ref PWR_Items.
 606:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @param  pAttributes : Pointer to return attribute(s).
 607:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *                       Returned value could be on of @ref PWR_Attributes.
 608:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   * @retval HAL Status.
 609:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   */
 610:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** HAL_StatusTypeDef HAL_PWR_GetConfigAttributes(uint32_t Item, uint32_t *pAttributes)
ARM GAS  /tmp/ccsbTKEa.s 			page 30


 611:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** {
 790              		.loc 1 611 1 view -0
 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 0
 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794              		@ link register save eliminated.
 612:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   uint32_t attributes;
 795              		.loc 1 612 3 view .LVU126
 613:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 614:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Check attribute pointer */
 615:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   if (pAttributes == NULL)
 796              		.loc 1 615 3 view .LVU127
 797              		.loc 1 615 6 is_stmt 0 view .LVU128
 798 0000 0B46     		mov	r3, r1
 799 0002 59B1     		cbz	r1, .L70
 616:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 617:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     return HAL_ERROR;
 618:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 619:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #if defined (PWR_SECCFGR_WUP1SEC)
 620:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Check the parameter */
 621:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   assert_param(IS_PWR_ITEMS_ATTRIBUTES(Item));
 800              		.loc 1 621 3 is_stmt 1 view .LVU129
 622:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 623:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Check item security */
 624:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   if ((PWR->SECCFGR & Item) == Item)
 625:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 626:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     /* Get Secure privileges attribute */
 627:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     attributes = ((PWR->PRIVCFGR & PWR_PRIVCFGR_SPRIV) == 0U) ? PWR_SEC_NPRIV : PWR_SEC_PRIV;
 628:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 629:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   else
 630:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   {
 631:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     /* Get Non-Secure privileges attribute */
 632:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****     attributes = ((PWR->PRIVCFGR & PWR_PRIVCFGR_NSPRIV) == 0U) ? PWR_NSEC_NPRIV : PWR_NSEC_PRIV;
 633:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 634:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #else
 635:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Get Non-Secure privileges attribute */
 636:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   attributes = ((PWR->PRIVCFGR & PWR_PRIVCFGR_NSPRIV) == 0U) ? PWR_NSEC_NPRIV : PWR_NSEC_PRIV;
 801              		.loc 1 636 3 view .LVU130
 802              		.loc 1 636 21 is_stmt 0 view .LVU131
 803 0004 064A     		ldr	r2, .L72
 804 0006 D2F80421 		ldr	r2, [r2, #260]
 805              		.loc 1 636 79 view .LVU132
 806 000a 12F0020F 		tst	r2, #2
 807 000e 03D1     		bne	.L71
 808 0010 1022     		movs	r2, #16
 809              	.L69:
 810              	.LVL16:
 637:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #endif /* __ARM_FEATURE_CMSE */
 638:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 639:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #else  /* PWR_SECCFGR_WUP1SEC*/
 640:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Prevent unused argument(s) compilation warning */
 641:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   UNUSED(Item);
 642:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 643:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* Get Non-Secure privileges attribute */
 644:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   attributes = ((PWR->PRIVCFGR & PWR_PRIVCFGR_PRIV) == 0U) ? PWR_NPRIV : PWR_PRIV;
 645:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #endif /* PWR_SECCFGR_WUP1SEC */
 646:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
ARM GAS  /tmp/ccsbTKEa.s 			page 31


 647:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   /* return value */
 648:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   *pAttributes = attributes;
 811              		.loc 1 648 3 is_stmt 1 discriminator 4 view .LVU133
 812              		.loc 1 648 16 is_stmt 0 discriminator 4 view .LVU134
 813 0012 1A60     		str	r2, [r3]
 649:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** 
 650:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   return HAL_OK;
 814              		.loc 1 650 3 is_stmt 1 discriminator 4 view .LVU135
 815              		.loc 1 650 10 is_stmt 0 discriminator 4 view .LVU136
 816 0014 0020     		movs	r0, #0
 817              	.LVL17:
 818              		.loc 1 650 10 discriminator 4 view .LVU137
 819 0016 7047     		bx	lr
 820              	.LVL18:
 821              	.L71:
 636:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** #endif /* __ARM_FEATURE_CMSE */
 822              		.loc 1 636 79 view .LVU138
 823 0018 1122     		movs	r2, #17
 824 001a FAE7     		b	.L69
 825              	.L70:
 617:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c ****   }
 826              		.loc 1 617 12 view .LVU139
 827 001c 0120     		movs	r0, #1
 828              	.LVL19:
 651:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c **** }
 829              		.loc 1 651 1 view .LVU140
 830 001e 7047     		bx	lr
 831              	.L73:
 832              		.align	2
 833              	.L72:
 834 0020 00080244 		.word	1140983808
 835              		.cfi_endproc
 836              	.LFE379:
 838              		.text
 839              	.Letext0:
 840              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 841              		.file 4 "Drivers/CMSIS/Include/core_cm33.h"
 842              		.file 5 "Drivers/CMSIS/Device/ST/STM32H5xx/Include/stm32h533xx.h"
 843              		.file 6 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_def.h"
 844              		.file 7 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_pwr.h"
ARM GAS  /tmp/ccsbTKEa.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h5xx_hal_pwr.c
     /tmp/ccsbTKEa.s:18     .text.HAL_PWR_DeInit:0000000000000000 $t
     /tmp/ccsbTKEa.s:27     .text.HAL_PWR_DeInit:0000000000000000 HAL_PWR_DeInit
     /tmp/ccsbTKEa.s:41     .text.HAL_PWR_EnableBkUpAccess:0000000000000000 $t
     /tmp/ccsbTKEa.s:48     .text.HAL_PWR_EnableBkUpAccess:0000000000000000 HAL_PWR_EnableBkUpAccess
     /tmp/ccsbTKEa.s:65     .text.HAL_PWR_EnableBkUpAccess:000000000000000c $d
     /tmp/ccsbTKEa.s:70     .text.HAL_PWR_DisableBkUpAccess:0000000000000000 $t
     /tmp/ccsbTKEa.s:77     .text.HAL_PWR_DisableBkUpAccess:0000000000000000 HAL_PWR_DisableBkUpAccess
     /tmp/ccsbTKEa.s:94     .text.HAL_PWR_DisableBkUpAccess:000000000000000c $d
     /tmp/ccsbTKEa.s:99     .text.HAL_PWR_ConfigPVD:0000000000000000 $t
     /tmp/ccsbTKEa.s:106    .text.HAL_PWR_ConfigPVD:0000000000000000 HAL_PWR_ConfigPVD
     /tmp/ccsbTKEa.s:197    .text.HAL_PWR_ConfigPVD:000000000000008c $d
     /tmp/ccsbTKEa.s:203    .text.HAL_PWR_EnablePVD:0000000000000000 $t
     /tmp/ccsbTKEa.s:210    .text.HAL_PWR_EnablePVD:0000000000000000 HAL_PWR_EnablePVD
     /tmp/ccsbTKEa.s:227    .text.HAL_PWR_EnablePVD:000000000000000c $d
     /tmp/ccsbTKEa.s:232    .text.HAL_PWR_DisablePVD:0000000000000000 $t
     /tmp/ccsbTKEa.s:239    .text.HAL_PWR_DisablePVD:0000000000000000 HAL_PWR_DisablePVD
     /tmp/ccsbTKEa.s:256    .text.HAL_PWR_DisablePVD:000000000000000c $d
     /tmp/ccsbTKEa.s:261    .text.HAL_PWR_EnableWakeUpPin:0000000000000000 $t
     /tmp/ccsbTKEa.s:268    .text.HAL_PWR_EnableWakeUpPin:0000000000000000 HAL_PWR_EnableWakeUpPin
     /tmp/ccsbTKEa.s:289    .text.HAL_PWR_EnableWakeUpPin:0000000000000010 $d
     /tmp/ccsbTKEa.s:295    .text.HAL_PWR_DisableWakeUpPin:0000000000000000 $t
     /tmp/ccsbTKEa.s:302    .text.HAL_PWR_DisableWakeUpPin:0000000000000000 HAL_PWR_DisableWakeUpPin
     /tmp/ccsbTKEa.s:324    .text.HAL_PWR_DisableWakeUpPin:0000000000000010 $d
     /tmp/ccsbTKEa.s:329    .text.HAL_PWR_EnterSLEEPMode:0000000000000000 $t
     /tmp/ccsbTKEa.s:336    .text.HAL_PWR_EnterSLEEPMode:0000000000000000 HAL_PWR_EnterSLEEPMode
     /tmp/ccsbTKEa.s:384    .text.HAL_PWR_EnterSLEEPMode:000000000000001c $d
     /tmp/ccsbTKEa.s:389    .text.HAL_PWR_EnterSTOPMode:0000000000000000 $t
     /tmp/ccsbTKEa.s:396    .text.HAL_PWR_EnterSTOPMode:0000000000000000 HAL_PWR_EnterSTOPMode
     /tmp/ccsbTKEa.s:455    .text.HAL_PWR_EnterSTOPMode:0000000000000030 $d
     /tmp/ccsbTKEa.s:461    .text.HAL_PWR_EnterSTANDBYMode:0000000000000000 $t
     /tmp/ccsbTKEa.s:468    .text.HAL_PWR_EnterSTANDBYMode:0000000000000000 HAL_PWR_EnterSTANDBYMode
     /tmp/ccsbTKEa.s:526    .text.HAL_PWR_EnterSTANDBYMode:0000000000000020 $d
     /tmp/ccsbTKEa.s:532    .text.HAL_PWR_EnableSleepOnExit:0000000000000000 $t
     /tmp/ccsbTKEa.s:539    .text.HAL_PWR_EnableSleepOnExit:0000000000000000 HAL_PWR_EnableSleepOnExit
     /tmp/ccsbTKEa.s:556    .text.HAL_PWR_EnableSleepOnExit:000000000000000c $d
     /tmp/ccsbTKEa.s:561    .text.HAL_PWR_DisableSleepOnExit:0000000000000000 $t
     /tmp/ccsbTKEa.s:568    .text.HAL_PWR_DisableSleepOnExit:0000000000000000 HAL_PWR_DisableSleepOnExit
     /tmp/ccsbTKEa.s:585    .text.HAL_PWR_DisableSleepOnExit:000000000000000c $d
     /tmp/ccsbTKEa.s:590    .text.HAL_PWR_EnableSEVOnPend:0000000000000000 $t
     /tmp/ccsbTKEa.s:597    .text.HAL_PWR_EnableSEVOnPend:0000000000000000 HAL_PWR_EnableSEVOnPend
     /tmp/ccsbTKEa.s:614    .text.HAL_PWR_EnableSEVOnPend:000000000000000c $d
     /tmp/ccsbTKEa.s:619    .text.HAL_PWR_DisableSEVOnPend:0000000000000000 $t
     /tmp/ccsbTKEa.s:626    .text.HAL_PWR_DisableSEVOnPend:0000000000000000 HAL_PWR_DisableSEVOnPend
     /tmp/ccsbTKEa.s:643    .text.HAL_PWR_DisableSEVOnPend:000000000000000c $d
     /tmp/ccsbTKEa.s:648    .text.HAL_PWR_PVDCallback:0000000000000000 $t
     /tmp/ccsbTKEa.s:655    .text.HAL_PWR_PVDCallback:0000000000000000 HAL_PWR_PVDCallback
     /tmp/ccsbTKEa.s:668    .text.HAL_PWR_PVD_IRQHandler:0000000000000000 $t
     /tmp/ccsbTKEa.s:675    .text.HAL_PWR_PVD_IRQHandler:0000000000000000 HAL_PWR_PVD_IRQHandler
     /tmp/ccsbTKEa.s:724    .text.HAL_PWR_PVD_IRQHandler:0000000000000024 $d
     /tmp/ccsbTKEa.s:729    .text.HAL_PWR_ConfigAttributes:0000000000000000 $t
     /tmp/ccsbTKEa.s:736    .text.HAL_PWR_ConfigAttributes:0000000000000000 HAL_PWR_ConfigAttributes
     /tmp/ccsbTKEa.s:775    .text.HAL_PWR_ConfigAttributes:0000000000000030 $d
     /tmp/ccsbTKEa.s:780    .text.HAL_PWR_GetConfigAttributes:0000000000000000 $t
     /tmp/ccsbTKEa.s:787    .text.HAL_PWR_GetConfigAttributes:0000000000000000 HAL_PWR_GetConfigAttributes
     /tmp/ccsbTKEa.s:834    .text.HAL_PWR_GetConfigAttributes:0000000000000020 $d
ARM GAS  /tmp/ccsbTKEa.s 			page 33



NO UNDEFINED SYMBOLS
