# CUDA Driver API functions supported by HIP

## **1. Data types used by CUDA driver**

| **type**     |   **CUDA**                                                    |   **HIP**                                                  | **CUDA description**                                                                                                           |
|-------------:|---------------------------------------------------------------|------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------|
| struct       | `CUDA_ARRAY3D_DESCRIPTOR`                                     |                                                            |                                                                                                                                |
| struct       | `CUDA_ARRAY_DESCRIPTOR`                                       |                                                            |                                                                                                                                |
| struct       | `CUDA_MEMCPY2D`                                               |                                                            |                                                                                                                                |
| struct       | `CUDA_MEMCPY3D`                                               |                                                            |                                                                                                                                |
| struct       | `CUDA_MEMCPY3D_PEER`                                          |                                                            |                                                                                                                                |
| struct       | `CUDA_POINTER_ATTRIBUTE_P2P_TOKENS`                           |                                                            |                                                                                                                                |
| struct       | `CUDA_RESOURCE_DESC`                                          |                                                            |                                                                                                                                |
| struct       | `CUDA_RESOURCE_VIEW_DESC`                                     |                                                            |                                                                                                                                |
| struct       | `CUdevprop`                                                   | `hipDeviceProp_t`                                          |                                                                                                                                |
| struct       | `CUipcEventHandle`                                            |                                                            |                                                                                                                                |
| struct       | `CUipcMemHandle`                                              |                                                            |                                                                                                                                |
| enum         |***`CUaddress_mode`***                                         |                                                            | Texture reference addressing modes                                                                                             |
|            0 |*`CU_TR_ADDRESS_MODE_WRAP`*                                    |                                                            | Wrapping address mode                                                                                                          |
|            1 |*`CU_TR_ADDRESS_MODE_CLAMP`*                                   |                                                            | Clamp to edge address mode                                                                                                     |
|            2 |*`CU_TR_ADDRESS_MODE_MIRROR`*                                  |                                                            | Mirror address mode                                                                                                            |
|            3 |*`CU_TR_ADDRESS_MODE_BORDER`*                                  |                                                            | Border address mode                                                                                                            |
| enum         |***`CUarray_cubemap_face`***                                   |                                                            | Array indices for cube faces                                                                                                   |
|         0x00 |*`CU_CUBEMAP_FACE_POSITIVE_X`*                                 |                                                            | Positive X face of cubemap                                                                                                     |
|         0x01 |*`CU_CUBEMAP_FACE_NEGATIVE_X`*                                 |                                                            | Negative X face of cubemap                                                                                                     |
|         0x02 |*`CU_CUBEMAP_FACE_POSITIVE_Y`*                                 |                                                            | Positive Y face of cubemap                                                                                                     |
|         0x03 |*`CU_CUBEMAP_FACE_NEGATIVE_Y`*                                 |                                                            | Negative Y face of cubemap                                                                                                     |
|         0x04 |*`CU_CUBEMAP_FACE_POSITIVE_Z`*                                 |                                                            | Positive Z face of cubemap                                                                                                     |
|         0x05 |*`CU_CUBEMAP_FACE_NEGATIVE_Z`*                                 |                                                            | Negative Z face of cubemap                                                                                                     |
| enum         |***`CUarray_format`***                                         |                                                            | Array formats                                                                                                                  |
|         0x01 |*`CU_AD_FORMAT_UNSIGNED_INT8`*                                 |                                                            | Unsigned 8-bit integers                                                                                                        |
|         0x02 |*`CU_AD_FORMAT_UNSIGNED_INT16`*                                |                                                            | Unsigned 16-bit integers                                                                                                       |
|         0x03 |*`CU_AD_FORMAT_UNSIGNED_INT32`*                                |                                                            | Unsigned 32-bit integers                                                                                                       |
|         0x08 |*`CU_AD_FORMAT_SIGNED_INT8`*                                   |                                                            | Signed 8-bit integers                                                                                                          |
|         0x09 |*`CU_AD_FORMAT_SIGNED_INT16`*                                  |                                                            | Signed 16-bit integers                                                                                                         |
|         0x0a |*`CU_AD_FORMAT_SIGNED_INT32`*                                  |                                                            | Signed 32-bit integers                                                                                                         |
|         0x10 |*`CU_AD_FORMAT_HALF`*                                          |                                                            | 16-bit floating point                                                                                                          |
|         0x20 |*`CU_AD_FORMAT_FLOAT`*                                         |                                                            | 32-bit floating point                                                                                                          |
| enum         |***`CUctx_flags`***                                            |                                                            | Context creation flags                                                                                                         |
|         0x00 |*`CU_CTX_SCHED_AUTO`*                                          |                                                            | Automatic scheduling                                                                                                           |
|         0x01 |*`CU_CTX_SCHED_SPIN`*                                          |                                                            | Set spin as default scheduling                                                                                                 |
|         0x02 |*`CU_CTX_SCHED_YIELD`*                                         |                                                            | Set yield as default scheduling                                                                                                |
|         0x04 |*`CU_CTX_SCHED_BLOCKING_SYNC`*                                 |                                                            | Set blocking synchronization as default scheduling                                                                             |
|         0x04 |*`CU_CTX_BLOCKING_SYNC`*                                       |                                                            | Set blocking synchronization as default scheduling Deprecated. This flag was deprecated as of CUDA 4.0 and was replaced with CU_CTX_SCHED_BLOCKING_SYNC.|
|         0x07 |*`CU_CTX_SCHED_MASK`*                                          |                                                            |                                                                                                                                |
|         0x08 |*`CU_CTX_MAP_HOST`*                                            |                                                            | Support mapped pinned allocations                                                                                              |
|         0x10 |*`CU_CTX_LMEM_RESIZE_TO_MAX`*                                  |                                                            | Keep local memory allocation after launch                                                                                      |
|         0x1f |*`CU_CTX_FLAGS_MASK`*                                          |                                                            |                                                                                                                                |
| enum         |***`CUdevice_attribute`***                                     |                                                            | Device properties                                                                                                              |
|            1 |*`CU_DEVICE_ATTRIBUTE_MAX_THREADS_PER_BLOCK`*                  |*`hipDeviceAttributeMaxThreadsPerBlock`*                    | Maximum number of threads per block                                                                                            |
|            2 |*`CU_DEVICE_ATTRIBUTE_MAX_BLOCK_DIM_X`*                        |*`hipDeviceAttributeMaxBlockDimX`*                          | Maximum block dimension X                                                                                                      |
|            3 |*`CU_DEVICE_ATTRIBUTE_MAX_BLOCK_DIM_Y`*                        |*`hipDeviceAttributeMaxBlockDimY`*                          | Maximum block dimension Y                                                                                                      |
|            4 |*`CU_DEVICE_ATTRIBUTE_MAX_BLOCK_DIM_Z`*                        |*`hipDeviceAttributeMaxBlockDimZ`*                          | Maximum block dimension Z                                                                                                      |
|            5 |*`CU_DEVICE_ATTRIBUTE_MAX_GRID_DIM_X`*                         |*`hipDeviceAttributeMaxGridDimX`*                           | Maximum grid dimension X                                                                                                       |
|            6 |*`CU_DEVICE_ATTRIBUTE_MAX_GRID_DIM_Y`*                         |*`hipDeviceAttributeMaxGridDimY`*                           | Maximum grid dimension Y                                                                                                       |
|            7 |*`CU_DEVICE_ATTRIBUTE_MAX_GRID_DIM_Z`*                         |*`hipDeviceAttributeMaxGridDimZ`*                           | Maximum grid dimension Y                                                                                                       |
|            8 |*`CU_DEVICE_ATTRIBUTE_MAX_SHARED_MEMORY_PER_BLOCK`*            |*`hipDeviceAttributeMaxSharedMemoryPerBlock`*               | Maximum shared memory available per block in bytes                                                                             |
|            8 |*`CU_DEVICE_ATTRIBUTE_SHARED_MEMORY_PER_BLOCK`*                |*`hipDeviceAttributeMaxSharedMemoryPerBlock`*               | Deprecated, use CU_DEVICE_ATTRIBUTE_MAX_SHARED_MEMORY_PER_BLOCK                                                                |
|            9 |*`CU_DEVICE_ATTRIBUTE_TOTAL_CONSTANT_MEMORY`*                  |*`hipDeviceAttributeTotalConstantMemory`*                   | Memory available on device for __constant__ variables in a CUDA C kernel in bytes                                              |
|           10 |*`CU_DEVICE_ATTRIBUTE_WARP_SIZE`*                              |*`hipDeviceAttributeWarpSize`*                              | Warp size in threads                                                                                                           |
|           11 |*`CU_DEVICE_ATTRIBUTE_MAX_PITCH`*                              |                                                            | Maximum pitch in bytes allowed by memory copies                                                                                |
|           12 |*`CU_DEVICE_ATTRIBUTE_MAX_REGISTERS_PER_BLOCK`*                |*`hipDeviceAttributeMaxRegistersPerBlock`*                  | Maximum number of 32-bit registers available per block                                                                         |
|           12 |*`CU_DEVICE_ATTRIBUTE_REGISTERS_PER_BLOCK`*                    |*`hipDeviceAttributeMaxRegistersPerBlock`*                  | Deprecated, use CU_DEVICE_ATTRIBUTE_MAX_REGISTERS_PER_BLOCK                                                                    |
|           13 |*`CU_DEVICE_ATTRIBUTE_CLOCK_RATE`*                             |*`hipDeviceAttributeClockRate`*                             | Typical clock frequency in kilohertz                                                                                           |
|           14 |*`CU_DEVICE_ATTRIBUTE_TEXTURE_ALIGNMENT`*                      |                                                            | Alignment requirement for textures                                                                                             |
|           15 |*`CU_DEVICE_ATTRIBUTE_GPU_OVERLAP`*                            |                                                            | Device can possibly copy memory and execute a kernel concurrently. Deprecated. Use instead CU_DEVICE_ATTRIBUTE_ASYNC_ENGINE_COUNT|
|           16 |*`CU_DEVICE_ATTRIBUTE_MULTIPROCESSOR_COUNT`*                   |*`hipDeviceAttributeMultiprocessorCount`*                   | Number of multiprocessors on device                                                                                            |
|           17 |*`CU_DEVICE_ATTRIBUTE_KERNEL_EXEC_TIMEOUT`*                    |                                                            | Specifies whether there is a run time limit on kernels                                                                         |
|           18 |*`CU_DEVICE_ATTRIBUTE_INTEGRATED`*                             |                                                            | Device is integrated with host memory                                                                                          |
|           19 |*`CU_DEVICE_ATTRIBUTE_CAN_MAP_HOST_MEMORY`*                    |                                                            | Device can map host memory into CUDA address space                                                                             |
|           20 |*`CU_DEVICE_ATTRIBUTE_COMPUTE_MODE`*                           |*`hipDeviceAttributeComputeMode`*                           | Compute mode (See CUcomputemode for details)                                                                                   |
|           21 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE1D_WIDTH`*                |                                                            | Maximum 1D texture width                                                                                                       |
|           22 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_WIDTH`*                |                                                            | Maximum 2D texture width                                                                                                       |
|           23 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_HEIGHT`*               |                                                            | Maximum 2D texture height                                                                                                      |
|           24 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE3D_WIDTH`*                |                                                            | Maximum 3D texture width                                                                                                       |
|           25 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE3D_HEIGHT`*               |                                                            | Maximum 3D texture height                                                                                                      |
|           26 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE3D_DEPTH`*                |                                                            | Maximum 3D texture depth                                                                                                       |
|           27 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_LAYERED_WIDTH`*        |                                                            | Maximum 2D layered texture width                                                                                               |
|           28 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_LAYERED_HEIGHT`*       |                                                            | Maximum 2D layered texture height                                                                                              |
|           29 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_LAYERED_LAYERS`*       |                                                            | Maximum layers in a 2D layered texture                                                                                         |
|           27 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_ARRAY_WIDTH`*          |                                                            | Deprecated, use CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_LAYERED_WIDTH                                                            |
|           28 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_ARRAY_HEIGHT`*         |                                                            | Deprecated, use CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_LAYERED_HEIGHT                                                           |
|           29 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_ARRAY_NUMSLICES`*      |                                                            | Deprecated, use CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_LAYERED_LAYERS                                                           |
|           30 |*`CU_DEVICE_ATTRIBUTE_SURFACE_ALIGNMENT`*                      |                                                            | Alignment requirement for surfaces                                                                                             |
|           31 |*`CU_DEVICE_ATTRIBUTE_CONCURRENT_KERNELS`*                     |*`hipDeviceAttributeConcurrentKernels`*                     | Device can possibly execute multiple kernels concurrently                                                                      |
|           32 |*`CU_DEVICE_ATTRIBUTE_ECC_ENABLED`*                            |                                                            | Device has ECC support enabled                                                                                                 |
|           33 |*`CU_DEVICE_ATTRIBUTE_PCI_BUS_ID`*                             |*`hipDeviceAttributePciBusId`*                              | PCI bus ID of the device                                                                                                       |
|           34 |*`CU_DEVICE_ATTRIBUTE_PCI_DEVICE_ID`*                          |*`hipDeviceAttributePciDeviceId`*                           | PCI device ID of the device                                                                                                    |
|           35 |*`CU_DEVICE_ATTRIBUTE_TCC_DRIVER`*                             |                                                            | Device is using TCC driver model                                                                                               |
|           36 |*`CU_DEVICE_ATTRIBUTE_MEMORY_CLOCK_RATE`*                      |*`hipDeviceAttributeMemoryClockRate`*                       | Peak memory clock frequency in kilohertz                                                                                       |
|           37 |*`CU_DEVICE_ATTRIBUTE_GLOBAL_MEMORY_BUS_WIDTH`*                |*`hipDeviceAttributeMemoryBusWidth`*                        | Global memory bus width in bits                                                                                                |
|           38 |*`CU_DEVICE_ATTRIBUTE_L2_CACHE_SIZE`*                          |*`hipDeviceAttributeL2CacheSize`*                           | Size of L2 cache in bytes                                                                                                      |
|           39 |*`CU_DEVICE_ATTRIBUTE_MAX_THREADS_PER_MULTIPROCESSOR`*         |*`hipDeviceAttributeMaxThreadsPerMultiProcessor`*           | Maximum resident threads per multiprocessor                                                                                    |
|           40 |*`CU_DEVICE_ATTRIBUTE_ASYNC_ENGINE_COUNT`*                     |                                                            | Number of asynchronous engines                                                                                                 |
|           41 |*`CU_DEVICE_ATTRIBUTE_UNIFIED_ADDRESSING`*                     |                                                            | Device shares a unified address space with the host                                                                            |
|           42 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE1D_LAYERED_WIDTH`*        |                                                            | Maximum 1D layered texture width                                                                                               |
|           43 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE1D_LAYERED_LAYERS`*       |                                                            | Maximum layers in a 1D layered texture                                                                                         |
|           44 |*`CU_DEVICE_ATTRIBUTE_CAN_TEX2D_GATHER`*                       |                                                            | Deprecated, do not use                                                                                                         |
|           45 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_GATHER_WIDTH`*         |                                                            | Maximum 2D texture width if CUDA_ARRAY3D_TEXTURE_GATHER is set                                                                 |
|           46 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_GATHER_HEIGHT`*        |                                                            | Maximum 2D texture height if CUDA_ARRAY3D_TEXTURE_GATHER is set                                                                |
|           47 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE3D_WIDTH_ALTERNATE`*      |                                                            | Alternate maximum 3D texture width                                                                                             |
|           48 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE3D_HEIGHT_ALTERNATE`*     |                                                            | Alternate maximum 3D texture height                                                                                            |
|           49 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE3D_DEPTH_ALTERNATE`*      |                                                            | Alternate maximum 3D texture depth                                                                                             |
|           50 |*`CU_DEVICE_ATTRIBUTE_PCI_DOMAIN_ID`*                          |                                                            | PCI domain ID of the device                                                                                                    |
|           51 |*`CU_DEVICE_ATTRIBUTE_TEXTURE_PITCH_ALIGNMENT`*                |                                                            | Pitch alignment requirement for textures                                                                                       |
|           52 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURECUBEMAP_WIDTH`*           |                                                            | Maximum cubemap texture width/height                                                                                           |
|           53 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURECUBEMAP_LAYERED_WIDTH`*   |                                                            | Maximum cubemap layered texture width/height                                                                                   |
|           54 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURECUBEMAP_LAYERED_LAYERS`*  |                                                            | Maximum layers in a cubemap layered texture                                                                                    |
|           55 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_SURFACE1D_WIDTH`*                |                                                            | Maximum 1D surface width                                                                                                       |
|           56 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_SURFACE2D_WIDTH`*                |                                                            | Maximum 2D surface width                                                                                                       |
|           57 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_SURFACE2D_HEIGHT`*               |                                                            | Maximum 2D surface height                                                                                                      |
|           58 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_SURFACE3D_WIDTH`*                |                                                            | Maximum 3D surface width                                                                                                       |
|           59 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_SURFACE3D_HEIGHT`*               |                                                            | Maximum 3D surface height                                                                                                      |
|           60 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_SURFACE3D_DEPTH`*                |                                                            | Maximum 3D surface depth                                                                                                       |
|           61 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_SURFACE1D_LAYERED_WIDTH`*        |                                                            | Maximum 1D layered surface width                                                                                               |
|           62 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_SURFACE1D_LAYERED_LAYERS`*       |                                                            | Maximum layers in a 1D layered surface                                                                                         |
|           63 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_SURFACE2D_LAYERED_WIDTH`*        |                                                            | Maximum 2D layered surface width                                                                                               |
|           64 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_SURFACE2D_LAYERED_HEIGHT`*       |                                                            | Maximum 2D layered surface height                                                                                              |
|           65 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_SURFACE2D_LAYERED_LAYERS`*       |                                                            | Maximum layers in a 2D layered surface                                                                                         |
|           66 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_SURFACECUBEMAP_WIDTH`*           |                                                            | Maximum cubemap surface width                                                                                                  |
|           67 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_SURFACECUBEMAP_LAYERED_WIDTH`*   |                                                            | Maximum cubemap layered surface width                                                                                          |
|           68 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_SURFACECUBEMAP_LAYERED_LAYERS`*  |                                                            | Maximum layers in a cubemap layered surface                                                                                    |
|           69 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE1D_LINEAR_WIDTH`*         |                                                            | Maximum 1D linear texture width                                                                                                |
|           70 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_LINEAR_WIDTH`*         |                                                            | Maximum 2D linear texture width                                                                                                |
|           71 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_LINEAR_HEIGHT`*        |                                                            | Maximum 2D linear texture height                                                                                               |
|           72 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_LINEAR_PITCH`*         |                                                            | Maximum 2D linear texture pitch in bytes                                                                                       |
|           73 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_MIPMAPPED_WIDTH`*      |                                                            | Maximum mipmapped 2D texture width                                                                                             |
|           74 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE2D_MIPMAPPED_HEIGHT`*     |                                                            | Maximum mipmapped 2D texture height                                                                                            |
|           75 |*`CU_DEVICE_ATTRIBUTE_COMPUTE_CAPABILITY_MAJOR`*               |*`hipDeviceAttributeComputeCapabilityMajor`*                | Major compute capability version number                                                                                        |
|           76 |*`CU_DEVICE_ATTRIBUTE_COMPUTE_CAPABILITY_MINOR`*               |*`hipDeviceAttributeComputeCapabilityMinor`*                | Minor compute capability version number                                                                                        |
|           77 |*`CU_DEVICE_ATTRIBUTE_MAXIMUM_TEXTURE1D_MIPMAPPED_WIDTH`*      |                                                            | Maximum mipmapped 1D texture width                                                                                             |
|           78 |*`CU_DEVICE_ATTRIBUTE_STREAM_PRIORITIES_SUPPORTED`*            |                                                            | Device supports stream priorities                                                                                              |
|           79 |*`CU_DEVICE_ATTRIBUTE_GLOBAL_L1_CACHE_SUPPORTED`*              |                                                            | Device supports caching globals in L1                                                                                          |
|           80 |*`CU_DEVICE_ATTRIBUTE_LOCAL_L1_CACHE_SUPPORTED`*               |                                                            | Device supports caching locals in L1                                                                                           |
|           81 |*`CU_DEVICE_ATTRIBUTE_MAX_SHARED_MEMORY_PER_MULTIPROCESSOR`*   |*`hipDeviceAttributeMaxSharedMemoryPerMultiprocessor`*      | Maximum shared memory available per multiprocessor in bytes                                                                    |
|           82 |*`CU_DEVICE_ATTRIBUTE_MAX_REGISTERS_PER_MULTIPROCESSOR`*       |                                                            | Maximum number of 32-bit registers available per multiprocessor                                                                |
|           83 |*`CU_DEVICE_ATTRIBUTE_MANAGED_MEMORY`*                         |*`hipDeviceAttributeManagedMemory`*                         | Device can allocate managed memory on this system                                                                              |
|           84 |*`CU_DEVICE_ATTRIBUTE_MULTI_GPU_BOARD`*                        |                                                            | Device is on a multi-GPU board                                                                                                 |
|           85 |*`CU_DEVICE_ATTRIBUTE_MULTI_GPU_BOARD_GROUP_ID`*               |                                                            | Unique id for a group of devices on the same multi-GPU board                                                                   |
|           86 |*`CU_DEVICE_ATTRIBUTE_MAX`*                                    |                                                            |                                                                                                                                |
| enum         |***`CUevent_flags`***                                          |                                                            | Event creation flags                                                                                                           |
|         0x00 |*`CU_EVENT_DEFAULT`*                                           |*`hipEventDefault`*                                         | Default event flag                                                                                                             |
|         0x01 |*`CU_EVENT_BLOCKING_SYNC`*                                     |*`hipEventBlockingSync`*                                    | Event uses blocking synchronization                                                                                            |
|         0x02 |*`CU_EVENT_DISABLE_TIMING`*                                    |*`hipEventDisableTiming`*                                   | Event will not record timing data                                                                                              |
|         0x04 |*`CU_EVENT_INTERPROCESS`*                                      |*`hipEventInterprocess`*                                    | Event is suitable for interprocess use. CU_EVENT_DISABLE_TIMING must be set                                                    |
| enum         |***`CUfilter_mode`***                                          |***`hipTextureFilterMode`***                                | Texture reference filtering modes                                                                                              |
|            0 |*`CU_TR_FILTER_MODE_POINT`*                                    |*`hipFilterModePoint`*                                      | Point filter mode                                                                                                              |
|            1 |*`CU_TR_FILTER_MODE_LINEAR`*                                   |*`hipFilterModeLinear`*                                     | Linear filter mode                                                                                                             |
| enum         |***`CUfunc_cache`***                                           |***`hipFuncCache`***                                        | Function cache configurations                                                                                                  |
|         0x00 |*`CU_FUNC_CACHE_PREFER_NONE`*                                  |*`hipFuncCachePreferNone`*                                  | no preference for shared memory or L1 (default)                                                                                |
|         0x01 |*`CU_FUNC_CACHE_PREFER_SHARED`*                                |*`hipFuncCachePreferShared`*                                | prefer larger shared memory and smaller L1 cache                                                                               |
|         0x02 |*`CU_FUNC_CACHE_PREFER_L1`*                                    |*`hipFuncCachePreferL1`*                                    | prefer larger L1 cache and smaller shared memory                                                                               |
|         0x03 |*`CU_FUNC_CACHE_PREFER_EQUAL`*                                 |*`hipFuncCachePreferEqual`*                                 | prefer equal sized L1 cache and shared memory                                                                                  |
| enum         |***`CUfunction_attribute`***                                   |                                                            | Function properties                                                                                                            |
|            0 |*`CU_FUNC_ATTRIBUTE_MAX_THREADS_PER_BLOCK`*                    |                                                            | The maximum number of threads per block, beyond which a launch of the function would fail. This number depends on both the function and the device on which the function is currently loaded. |
|            1 |*`CU_FUNC_ATTRIBUTE_SHARED_SIZE_BYTES`*                        |                                                            | The size in bytes of statically-allocated shared memory required by this function. This does not include dynamically-allocated shared memory requested by the user at runtime. |
|            2 |*`CU_FUNC_ATTRIBUTE_CONST_SIZE_BYTES`*                         |                                                            | The size in bytes of user-allocated constant memory required by this function.                                                 |
|            3 |*`CU_FUNC_ATTRIBUTE_LOCAL_SIZE_BYTES`*                         |                                                            | The size in bytes of local memory used by each thread of this function.                                                        |
|            4 |*`CU_FUNC_ATTRIBUTE_NUM_REGS`*                                 |                                                            | The number of registers used by each thread of this function.                                                                  |
|            5 |*`CU_FUNC_ATTRIBUTE_PTX_VERSION`*                              |                                                            | The PTX virtual architecture version for which the function was compiled. This value is the major PTX version * 10 + the minor PTX version, so a PTX version 1.3 function would return the value 13. Note that this may return the undefined value of 0 for cubins compiled prior to CUDA 3.0. |
|            6 |*`CU_FUNC_ATTRIBUTE_BINARY_VERSION`*                           |                                                            | The binary architecture version for which the function was compiled. This value is the major binary version * 10 + the minor binary version, so a binary version 1.3 function would return the value 13. Note that this will return a value of 10 for legacy cubins that do not have a properly-encoded binary architecture version. |
|            7 |*`CU_FUNC_ATTRIBUTE_CACHE_MODE_CA`*                            |                                                            | The attribute to indicate whether the function has been compiled with user specified option "-Xptxas --dlcm=ca" set.           |
|            8 |*`CU_FUNC_ATTRIBUTE_MAX`*                                      |                                                            |                                                                                                                                |
| enum         |***`CUgraphicsMapResourceFlags`***                             |                                                            | Flags for mapping and unmapping interop resources                                                                              |
|         0x00 |*`CU_GRAPHICS_MAP_RESOURCE_FLAGS_NONE`*                        |                                                            |                                                                                                                                |
|         0x01 |*`CU_GRAPHICS_MAP_RESOURCE_FLAGS_READ_ONLY`*                   |                                                            |                                                                                                                                |
|         0x02 |*`CU_GRAPHICS_MAP_RESOURCE_FLAGS_WRITE_DISCARD`*               |                                                            |                                                                                                                                |
| enum         |***`CUgraphicsRegisterFlags`***                                |                                                            | Flags to register a graphics resource                                                                                          |
|         0x00 |*`CU_GRAPHICS_REGISTER_FLAGS_NONE`*                            |                                                            |                                                                                                                                |
|         0x01 |*`CU_GRAPHICS_REGISTER_FLAGS_READ_ONLY`*                       |                                                            |                                                                                                                                |
|         0x02 |*`CU_GRAPHICS_REGISTER_FLAGS_WRITE_DISCARD`*                   |                                                            |                                                                                                                                |
|         0x04 |*`CU_GRAPHICS_REGISTER_FLAGS_SURFACE_LDST`*                    |                                                            |                                                                                                                                |
|         0x08 |*`CU_GRAPHICS_REGISTER_FLAGS_TEXTURE_GATHER`*                  |                                                            |                                                                                                                                |
| enum         |***`CUipcMem_flags`***                                         |                                                            | CUDA Ipc Mem Flags                                                                                                             |
|          0x1 |*`CU_IPC_MEM_LAZY_ENABLE_PEER_ACCESS`*                         |*`hipIpcMemLazyEnablePeerAccess`*                           | Automatically enable peer access between remote devices as needed                                                              |
| enum         |***`CUjit_cacheMode`***                                        |                                                            | Caching modes for dlcm                                                                                                         |
|            0 |*`CU_JIT_CACHE_OPTION_NONE`*                                   |                                                            | Compile with no -dlcm flag specified                                                                                           |
|              |*`CU_JIT_CACHE_OPTION_CG`*                                     |                                                            | Compile with L1 cache disabled                                                                                                 |
|              |*`CU_JIT_CACHE_OPTION_CA`*                                     |                                                            | Compile with L1 cache enabled                                                                                                  |
| enum         |***`CUjit_fallback`***                                         |                                                            | Cubin matching fallback strategies                                                                                             |
|            0 |*`CU_PREFER_PTX`*                                              |                                                            | Prefer to compile ptx if exact binary match not found                                                                          |
|              |*`CU_PREFER_BINARY`*                                           |                                                            | Prefer to fall back to compatible binary code if exact match not found                                                         |
| enum         |***`CUjit_option`***                                           |                                                            | Online compiler and linker options                                                                                             |
|            0 |*`CU_JIT_MAX_REGISTERS`*                                       |                                                            | Max number of registers that a thread may use. Option type: unsigned int Applies to: compiler only.                            |
|              |*`CU_JIT_THREADS_PER_BLOCK`*                                   |                                                            | IN: Specifies minimum number of threads per block to target compilation for OUT: Returns the number of threads the compiler actually targeted. This restricts the resource utilization fo the compiler (e.g. max registers) such that a block with the given number of threads should be able to launch based on register limitations. Note, this option does not currently take into account any other resource limitations, such as shared memory utilization. Cannot be combined with CU_JIT_TARGET. Option type: unsigned int Applies to: compiler only. |
|              |*`CU_JIT_WALL_TIME`*                                           |                                                            | Overwrites the option value with the total wall clock time, in milliseconds, spent in the compiler and linker Option type: float Applies to: compiler and linker. |
|              |*`CU_JIT_INFO_LOG_BUFFER`*                                     |                                                            | Pointer to a buffer in which to print any log messages that are informational in nature (the buffer size is specified via option CU_JIT_INFO_LOG_BUFFER_SIZE_BYTES) Option type: char * Applies to: compiler and linker. |
|              |*`CU_JIT_INFO_LOG_BUFFER_SIZE_BYTES`*                          |                                                            | IN: Log buffer size in bytes. Log messages will be capped at this size (including null terminator) OUT: Amount of log buffer filled with messages Option type: unsigned int Applies to: compiler and linker. |
|              |*`CU_JIT_OPTIMIZATION_LEVEL`*                                  |                                                            | Level of optimizations to apply to generated code (0 - 4), with 4 being the default and highest level of optimizations. Option type: unsigned int Applies to: compiler only. |
|              |*`CU_JIT_TARGET_FROM_CUCONTEXT`*                               |                                                            | No option value required. Determines the target based on the current attached context (default) Option type: No option value needed Applies to: compiler and linker. |
|              |*`CU_JIT_TARGET`*                                              |                                                            | Target is chosen based on supplied CUjit_target. Cannot be combined with CU_JIT_THREADS_PER_BLOCK. Option type: unsigned int for enumerated type CUjit_target Applies to: compiler and linker. |
|              |*`CU_JIT_FALLBACK_STRATEGY`*                                   |                                                            | Specifies choice of fallback strategy if matching cubin is not found. Choice is based on supplied CUjit_fallback. This option cannot be used with cuLink* APIs as the linker requires exact matches. Option type: unsigned int for enumerated type CUjit_fallback Applies to: compiler only. |
|              |*`CU_JIT_GENERATE_DEBUG_INFO`*                                 |                                                            | Specifies whether to create debug information in output (-g) (0: false, default) Option type: int Applies to: compiler and linker. |
|              |*`CU_JIT_LOG_VERBOSE`*                                         |                                                            | Generate verbose log messages (0: false, default) Option type: int Applies to: compiler and linker.                            |
|              |*`CU_JIT_GENERATE_LINE_INFO`*                                  |                                                            | Generate line number information (-lineinfo) (0: false, default) Option type: int Applies to: compiler only.                   |
|              |*`CU_JIT_CACHE_MODE`*                                          |                                                            | Specifies whether to enable caching explicitly (-dlcm) Choice is based on supplied CUjit_cacheMode_enum. Option type: unsigned int for enumerated type CUjit_cacheMode_enum Applies to: compiler only. |
|              |*`CU_JIT_NUM_OPTIONS`*                                         |                                                            |                                                                                                                                |
| enum         |***`CUjit_target`***                                           |                                                            | Online compilation targets                                                                                                     |
|           10 |*`CU_TARGET_COMPUTE_10`*                                       |                                                            | Compute device class 1.0.                                                                                                      |
|           11 |*`CU_TARGET_COMPUTE_11`*                                       |                                                            | Compute device class 1.1.                                                                                                      |
|           12 |*`CU_TARGET_COMPUTE_12`*                                       |                                                            | Compute device class 1.2.                                                                                                      |
|           13 |*`CU_TARGET_COMPUTE_13`*                                       |                                                            | Compute device class 1.3.                                                                                                      |
|           20 |*`CU_TARGET_COMPUTE_20`*                                       |                                                            | Compute device class 2.0.                                                                                                      |
|           21 |*`CU_TARGET_COMPUTE_21`*                                       |                                                            | Compute device class 2.1.                                                                                                      |
|           30 |*`CU_TARGET_COMPUTE_30`*                                       |                                                            | Compute device class 3.0.                                                                                                      |
|           32 |*`CU_TARGET_COMPUTE_32`*                                       |                                                            | Compute device class 3.2.                                                                                                      |
|           35 |*`CU_TARGET_COMPUTE_35`*                                       |                                                            | Compute device class 3.5.                                                                                                      |
|           37 |*`CU_TARGET_COMPUTE_37`*                                       |                                                            | Compute device class 3.7.                                                                                                      |
|           50 |*`CU_TARGET_COMPUTE_50`*                                       |                                                            | Compute device class 5.0.                                                                                                      |
|           52 |*`CU_TARGET_COMPUTE_52`*                                       |                                                            | Compute device class 5.2.                                                                                                      |
| enum         |***`CUjitInputType`***                                         |                                                            | Device code formats                                                                                                            |
|            0 |*`CU_JIT_INPUT_CUBIN`*                                         |                                                            | Compiled device-class-specific device code Applicable options: none.                                                           |
|              |*`CU_JIT_INPUT_PTX`*                                           |                                                            | PTX source code Applicable options: PTX compiler options.                                                                      |
|              |*`CU_JIT_INPUT_FATBINARY`*                                     |                                                            | Bundle of multiple cubins and/or PTX of some device code Applicable options: PTX compiler options, CU_JIT_FALLBACK_STRATEGY.   |
|              |*`CU_JIT_INPUT_OBJECT`*                                        |                                                            | Host object with embedded device code Applicable options: PTX compiler options, CU_JIT_FALLBACK_STRATEGY.                      |
|              |*`CU_JIT_INPUT_LIBRARY`*                                       |                                                            | Archive of host objects with embedded device code Applicable options: PTX compiler options, CU_JIT_FALLBACK_STRATEGY.          |
|              |*`CU_JIT_NUM_INPUT_TYPES`*                                     |                                                            |                                                                                                                                |
| enum         |***`CUlimit`***                                                |***`hipLimit_t`***                                          | Limits                                                                                                                         |
|         0x00 |*`CU_LIMIT_STACK_SIZE`*                                        |                                                            | GPU thread stack size.                                                                                                         |
|         0x01 |*`CU_LIMIT_PRINTF_FIFO_SIZE`*                                  |                                                            | GPU printf FIFO size.                                                                                                          |
|         0x02 |*`CU_LIMIT_MALLOC_HEAP_SIZE`*                                  |*`hipLimitMallocHeapSize`*                                  | GPU malloc heap size.                                                                                                          |
|         0x03 |*`CU_LIMIT_DEV_RUNTIME_SYNC_DEPTH`*                            |                                                            | GPU device runtime launch synchronize depth.                                                                                   |
|         0x04 |*`CU_LIMIT_DEV_RUNTIME_PENDING_LAUNCH_COUNT`*                  |                                                            | GPU device runtime pending launch count.                                                                                       |
|              |*`CU_LIMIT_MAX`*                                               |                                                            |                                                                                                                                |
| enum         |***`CUmemAttach_flags`***                                      |                                                            | CUDA Mem Attach Flags                                                                                                          |
|          0x1 |*`CU_MEM_ATTACH_GLOBAL`*                                       |                                                            | Memory can be accessed by any stream on any device.                                                                            |
|          0x2 |*`CU_MEM_ATTACH_HOST`*                                         |                                                            | Memory cannot be accessed by any stream on any device.                                                                         |
|          0x4 |*`CU_MEM_ATTACH_SINGLE`*                                       |                                                            | Memory can only be accessed by a single stream on the associated device.                                                       |
| enum         |***`CUmemorytype`***                                           |                                                            | Memory types                                                                                                                   |
|         0x01 |*`CU_MEMORYTYPE_HOST`*                                         |                                                            | Host memory                                                                                                                    |
|         0x02 |*`CU_MEMORYTYPE_DEVICE`*                                       |                                                            | Device memory                                                                                                                  |
|         0x03 |*`CU_MEMORYTYPE_ARRAY`*                                        |                                                            | Array memory                                                                                                                   |
|         0x04 |*`CU_MEMORYTYPE_UNIFIED`*                                      |                                                            | Unified device or host memory                                                                                                  |
| enum         |***`CUoccupancy_flags`***                                      |                                                            | Occupancy calculator flag                                                                                                      |
|         0x00 |*`CU_OCCUPANCY_DEFAULT`*                                       |                                                            | Default behavior                                                                                                               |
|         0x01 |*`CU_OCCUPANCY_DISABLE_CACHING_OVERRIDE`*                      |                                                            | Assume global caching is enabled and cannot be automatically turned off                                                        |
| enum         |***`CUpointer_attribute`***                                    |                                                            | Pointer information                                                                                                            |
|            1 |*`CU_POINTER_ATTRIBUTE_CONTEXT`*                               |                                                            | The CUcontext on which a pointer was allocated or registered                                                                   |
|            2 |*`CU_POINTER_ATTRIBUTE_MEMORY_TYPE`*                           |                                                            | The CUmemorytype describing the physical location of a pointer                                                                 |
|            3 |*`CU_POINTER_ATTRIBUTE_DEVICE_POINTER`*                        |                                                            | The address at which a pointer's memory may be accessed on the device                                                          |
|            4 |*`CU_POINTER_ATTRIBUTE_HOST_POINTER`*                          |                                                            | The address at which a pointer's memory may be accessed on the host                                                            |
|            5 |*`CU_POINTER_ATTRIBUTE_P2P_TOKENS`*                            |                                                            | A pair of tokens for use with the nv-p2p.h Linux kernel interface                                                              |
|            6 |*`CU_POINTER_ATTRIBUTE_SYNC_MEMOPS`*                           |                                                            | Synchronize every synchronous memory operation initiated on this region                                                        |
|            7 |*`CU_POINTER_ATTRIBUTE_BUFFER_ID`*                             |                                                            | A process-wide unique ID for an allocated memory region                                                                        |
|            8 |*`CU_POINTER_ATTRIBUTE_IS_MANAGED`*                            |                                                            | Indicates if the pointer points to managed memory                                                                              |
| enum         |***`CUmemorytype`***                                           |                                                            | Resource types                                                                                                                 |
|         0x00 |*`CU_RESOURCE_TYPE_ARRAY`*                                     |                                                            | Array resoure                                                                                                                  |
|         0x01 |*`CU_RESOURCE_TYPE_MIPMAPPED_ARRAY`*                           |                                                            | Mipmapped array resource                                                                                                       |
|         0x02 |*`CU_RESOURCE_TYPE_LINEAR`*                                    |                                                            | Linear resource                                                                                                                |
|         0x03 |*`CU_RESOURCE_TYPE_PITCH2D`*                                   |                                                            | Pitch 2D resource                                                                                                              |
| enum         |***`CUresourceViewFormat`***                                   |                                                            | Resource view format                                                                                                           |
|         0x00 |*`CU_RES_VIEW_FORMAT_NONE`*                                    |                                                            | No resource view format (use underlying resource format)                                                                       |
|         0x01 |*`CU_RES_VIEW_FORMAT_UINT_1X8`*                                |                                                            | 1 channel unsigned 8-bit integers                                                                                              |
|         0x02 |*`CU_RES_VIEW_FORMAT_UINT_2X8`*                                |                                                            | 2 channel unsigned 8-bit integers                                                                                              |
|         0x03 |*`CU_RES_VIEW_FORMAT_UINT_4X8`*                                |                                                            | 4 channel unsigned 8-bit integers                                                                                              |
|         0x04 |*`CU_RES_VIEW_FORMAT_SINT_1X8`*                                |                                                            | 1 channel signed 8-bit integers                                                                                                |
|         0x05 |*`CU_RES_VIEW_FORMAT_SINT_2X8`*                                |                                                            | 2 channel signed 8-bit integers                                                                                                |
|         0x06 |*`CU_RES_VIEW_FORMAT_SINT_4X8`*                                |                                                            | 4 channel signed 8-bit integers                                                                                                |
|         0x07 |*`CU_RES_VIEW_FORMAT_UINT_1X16`*                               |                                                            | 1 channel unsigned 16-bit integers                                                                                             |
|         0x08 |*`CU_RES_VIEW_FORMAT_UINT_2X16`*                               |                                                            | 2 channel unsigned 16-bit integers                                                                                             |
|         0x09 |*`CU_RES_VIEW_FORMAT_UINT_4X16`*                               |                                                            | 4 channel unsigned 16-bit integers                                                                                             |
|         0x0a |*`CU_RES_VIEW_FORMAT_SINT_1X16`*                               |                                                            | 1 channel signed 16-bit integers                                                                                               |
|         0x0b |*`CU_RES_VIEW_FORMAT_SINT_2X16`*                               |                                                            | 2 channel signed 16-bit integers                                                                                               |
|         0x0c |*`CU_RES_VIEW_FORMAT_SINT_4X16`*                               |                                                            | 4 channel signed 16-bit integers                                                                                               |
|         0x0d |*`CU_RES_VIEW_FORMAT_UINT_1X32`*                               |                                                            | 1 channel unsigned 32-bit integers                                                                                             |
|         0x0e |*`CU_RES_VIEW_FORMAT_UINT_2X32`*                               |                                                            | 2 channel unsigned 32-bit integers                                                                                             |
|         0x0f |*`CU_RES_VIEW_FORMAT_UINT_4X32`*                               |                                                            | 4 channel unsigned 32-bit integers                                                                                             |
|         0x10 |*`CU_RES_VIEW_FORMAT_SINT_1X32`*                               |                                                            | 1 channel signed 32-bit integers                                                                                               |
|         0x11 |*`CU_RES_VIEW_FORMAT_SINT_2X32`*                               |                                                            | 2 channel signed 32-bit integers                                                                                               |
|         0x12 |*`CU_RES_VIEW_FORMAT_SINT_4X32`*                               |                                                            | 4 channel signed 32-bit integers                                                                                               |
|         0x13 |*`CU_RES_VIEW_FORMAT_FLOAT_1X16`*                              |                                                            | 1 channel 16-bit floating point                                                                                                |
|         0x14 |*`CU_RES_VIEW_FORMAT_FLOAT_2X16`*                              |                                                            | 2 channel 16-bit floating point                                                                                                |
|         0x15 |*`CU_RES_VIEW_FORMAT_FLOAT_4X16`*                              |                                                            | 4 channel 16-bit floating point                                                                                                |
|         0x16 |*`CU_RES_VIEW_FORMAT_FLOAT_1X32`*                              |                                                            | 1 channel 32-bit floating point                                                                                                |
|         0x17 |*`CU_RES_VIEW_FORMAT_FLOAT_2X32`*                              |                                                            | 2 channel 32-bit floating point                                                                                                |
|         0x18 |*`CU_RES_VIEW_FORMAT_FLOAT_4X32`*                              |                                                            | 4 channel 32-bit floating point                                                                                                |
|         0x19 |*`CU_RES_VIEW_FORMAT_UNSIGNED_BC1`*                            |                                                            | Block compressed 1                                                                                                             |
|         0x1a |*`CU_RES_VIEW_FORMAT_UNSIGNED_BC3`*                            |                                                            | Block compressed 2                                                                                                             |
|         0x1b |*`CU_RES_VIEW_FORMAT_UNSIGNED_BC3`*                            |                                                            | Block compressed 3                                                                                                             |
|         0x1c |*`CU_RES_VIEW_FORMAT_UNSIGNED_BC4`*                            |                                                            | Block compressed 4 unsigned                                                                                                    |
|         0x1d |*`CU_RES_VIEW_FORMAT_SIGNED_BC4`*                              |                                                            | Block compressed 4 signed                                                                                                      |
|         0x1e |*`CU_RES_VIEW_FORMAT_UNSIGNED_BC5`*                            |                                                            | Block compressed 5 unsigned                                                                                                    |
|         0x1f |*`CU_RES_VIEW_FORMAT_SIGNED_BC5`*                              |                                                            | Block compressed 5 signed                                                                                                      |
|         0x20 |*`CU_RES_VIEW_FORMAT_UNSIGNED_BC6H`*                           |                                                            | Block compressed 6 unsigned half-float                                                                                         |
|         0x21 |*`CU_RES_VIEW_FORMAT_SIGNED_BC6H`*                             |                                                            | Block compressed 6 signed half-float                                                                                           |
|         0x22 |*`CU_RES_VIEW_FORMAT_UNSIGNED_BC7`*                            |                                                            | Block compressed 7                                                                                                             |
| enum         |***`CUresult`***                                               |***`hipError_t`***                                          | Error codes                                                                                                                    |
|            0 |*`CUDA_SUCCESS`*                                               |*`hipSuccess`*                                              | The API call returned with no errors. In the case of query calls, this can also mean that the operation being queried is complete (see cuEventQuery() and cuStreamQuery()). |
|            1 |*`CUDA_ERROR_INVALID_VALUE`*                                   |*`hipErrorInvalidValue`*                                    | This indicates that one or more of the parameters passed to the API call is not within an acceptable range of values.          |
|            2 |*`CUDA_ERROR_OUT_OF_MEMORY`*                                   |*`hipErrorMemoryAllocation`*                                | The API call failed because it was unable to allocate enough memory to perform the requested operation.                        |
|            3 |*`CUDA_ERROR_NOT_INITIALIZED`*                                 |*`hipErrorNotInitialized`*                                  | This indicates that the CUDA driver has not been initialized with cuInit() or that initialization has failed.                  |
|            4 |*`CUDA_ERROR_DEINITIALIZED`*                                   |*`hipErrorDeinitialized`*                                   | This indicates that the CUDA driver is in the process of shutting down.                                                        |
|            5 |*`CUDA_ERROR_PROFILER_DISABLED`*                               |*`hipErrorProfilerDisabled`*                                | This indicates profiler is not initialized for this run. This can happen when the application is running with external profiling tools like visual profiler. |
|            6 |*`CUDA_ERROR_PROFILER_NOT_INITIALIZED`*                        |*`hipErrorProfilerNotInitialized`*                          | Deprecated This error return is deprecated as of CUDA 5.0. It is no longer an error to attempt to enable/disable the profiling via cuProfilerStart or cuProfilerStop without initialization. |
|            7 |*`CUDA_ERROR_PROFILER_ALREADY_STARTED`*                        |*`hipErrorProfilerAlreadyStarted`*                          | Deprecated This error return is deprecated as of CUDA 5.0. It is no longer an error to call cuProfilerStart() when profiling is already enabled. |
|            8 |*`CUDA_ERROR_PROFILER_ALREADY_STOPPED`*                        |*`hipErrorProfilerAlreadyStopped`*                          | Deprecated This error return is deprecated as of CUDA 5.0. It is no longer an error to call cuProfilerStop() when profiling is already disabled. |
|          100 |*`CUDA_ERROR_NO_DEVICE`*                                       |*`hipErrorNoDevice`*                                        | This indicates that no CUDA-capable devices were detected by the installed CUDA driver.                                        |
|          101 |*`CUDA_ERROR_INVALID_DEVICE`*                                  |*`hipErrorInvalidDevice`*                                   | This indicates that the device ordinal supplied by the user does not correspond to a valid CUDA device.                        |
|          200 |*`CUDA_ERROR_INVALID_IMAGE`*                                   |*`hipErrorInvalidImage`*                                    | This indicates that the device kernel image is invalid. This can also indicate an invalid CUDA module.                         |
|          201 |*`CUDA_ERROR_INVALID_CONTEXT`*                                 |*`hipErrorInvalidContext`*                                  | This most frequently indicates that there is no context bound to the current thread. This can also be returned if the context passed to an API call is not a valid handle (such as a context that has had cuCtxDestroy() invoked on it). This can also be returned if a user mixes different API versions (i.e. 3010 context with 3020 API calls). See cuCtxGetApiVersion() for more details. |
|          202 |*`CUDA_ERROR_CONTEXT_ALREADY_CURRENT`*                         |*`hipErrorContextAlreadyCurrent`*                           | This indicated that the context being supplied as a parameter to the API call was already the active context. Deprecated This error return is deprecated as of CUDA 3.2. It is no longer an error to attempt to push the active context via cuCtxPushCurrent(). |
|          205 |*`CUDA_ERROR_MAP_FAILED`*                                      |*`hipErrorMapFailed`*                                       | This indicates that a map or register operation has failed.                                                                    |
|          206 |*`CUDA_ERROR_UNMAP_FAILED`*                                    |*`hipErrorUnmapFailed`*                                     | This indicates that an unmap or unregister operation has failed.                                                               |
|          207 |*`CUDA_ERROR_ARRAY_IS_MAPPED`*                                 |*`hipErrorArrayIsMapped`*                                   | This indicates that the specified array is currently mapped and thus cannot be destroyed.                                      |
|          208 |*`CUDA_ERROR_ALREADY_MAPPED`*                                  |*`hipErrorAlreadyMapped`*                                   | This indicates that the resource is already mapped.                                                                            |
|          209 |*`CUDA_ERROR_NO_BINARY_FOR_GPU`*                               |*`hipErrorNoBinaryForGpu*                                   | This indicates that there is no kernel image available that is suitable for the device. This can occur when a user specifies code generation options for a particular CUDA source file that do not include the corresponding device configuration. |
|          210 |*`CUDA_ERROR_ALREADY_ACQUIRED`*                                |*`hipErrorAlreadyAcquired*                                  | This indicates that a resource has already been acquired.                                                                      |
|          211 |*`CUDA_ERROR_NOT_MAPPED`*                                      |*`hipErrorNotMapped`*                                       | This indicates that a resource is not mapped.                                                                                  |
|          212 |*`CUDA_ERROR_NOT_MAPPED_AS_ARRAY`*                             |*`hipErrorNotMappedAsArray`*                                | This indicates that a mapped resource is not available for access as an array.                                                 |
|          213 |*`CUDA_ERROR_NOT_MAPPED_AS_POINTER`*                           |*`hipErrorNotMappedAsPointer`*                              | This indicates that a mapped resource is not available for access as a pointer.                                                |
|          214 |*`CUDA_ERROR_ECC_UNCORRECTABLE`*                               |*`hipErrorECCNotCorrectable`*                               | This indicates that an uncorrectable ECC error was detected during execution.                                                  |
|          215 |*`CUDA_ERROR_UNSUPPORTED_LIMIT`*                               |*`hipErrorUnsupportedLimit`*                                | This indicates that the CUlimit passed to the API call is not supported by the active device.                                  |
|          216 |*`CUDA_ERROR_CONTEXT_ALREADY_IN_USE`*                          |*`hipErrorContextAlreadyInUse`*                             | This indicates that the CUcontext passed to the API call can only be bound to a single CPU thread at a time but is already bound to a CPU thread. |
|          217 |*`CUDA_ERROR_PEER_ACCESS_UNSUPPORTED`*                         |*`hipErrorPeerAccessUnsupported`*                           | This indicates that peer access is not supported across the given devices.                                                     |
|          218 |*`CUDA_ERROR_INVALID_PTX`*                                     |*`hipErrorInvalidKernelFile`*                               | This indicates that a PTX JIT compilation failed.                                                                              |
|          219 |*`CUDA_ERROR_INVALID_GRAPHICS_CONTEXT`*                        |*`hipErrorInvalidGraphicsContext`*                          | This indicates an error with OpenGL or DirectX context.                                                                        |
|          300 |*`CUDA_ERROR_INVALID_SOURCE`*                                  |*`hipErrorInvalidSource`*                                   | This indicates that the device kernel source is invalid.                                                                       |
|          301 |*`CUDA_ERROR_FILE_NOT_FOUND`*                                  |*`hipErrorFileNotFound`*                                    | This indicates that the file specified was not found.                                                                          |
|          302 |*`CUDA_ERROR_SHARED_OBJECT_SYMBOL_NOT_FOUND`*                  |*`hipErrorSharedObjectSymbolNotFound`*                      | This indicates that a link to a shared object failed to resolve.                                                               |
|          303 |*`CUDA_ERROR_SHARED_OBJECT_INIT_FAILED`*                       |*`hipErrorSharedObjectInitFailed`*                          | This indicates that initialization of a shared object failed.                                                                  |
|          304 |*`CUDA_ERROR_OPERATING_SYSTEM`*                                |*`hipErrorOperatingSystem`*                                 | This indicates that an OS call failed.                                                                                         |
|          400 |*`CUDA_ERROR_INVALID_HANDLE`*                                  |*`hipErrorInvalidResourceHandle`*                           | This indicates that a resource handle passed to the API call was not valid. Resource handles are opaque types like CUstream and CUevent. |
|          500 |*`CUDA_ERROR_NOT_FOUND`*                                       |*`hipErrorNotFound`*                                        | This indicates that a named symbol was not found. Examples of symbols are global/constant variable names, texture names, and surface names. |
|          600 |*`CUDA_ERROR_NOT_READY`*                                       |*`hipErrorNotReady`*                                        | This indicates that asynchronous operations issued previously have not completed yet. This result is not actually an error, but must be indicated differently than CUDA_SUCCESS (which indicates completion). Calls that may return this value include cuEventQuery() and cuStreamQuery(). |
|          700 |*`CUDA_ERROR_ILLEGAL_ADDRESS`*                                 |*`hipErrorIllegalAddress`*                                  | While executing a kernel, the device encountered a load or store instruction on an invalid memory address. The context cannot be used, so it must be destroyed (and a new one should be created). All existing device memory allocations from this context are invalid and must be reconstructed if the program is to continue using CUDA. |


## **2. Error Handling**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **3. Initialization**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **4. Version Management**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **5. Device Management**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|

## **6. Device Management [DEPRECATED]**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **7. Primary Context Management**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **8. Context Management**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **9. Context Management [DEPRECATED]**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **10. Module Management**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **11. Memory Management**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **12. Unified Addressing**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **13. Stream Management**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **14. Event Management**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **15. Execution Control**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **16. Execution Control [DEPRECATED]**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **17. Occupancy**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **18. Texture Reference Management**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **19. Texture Reference Management [DEPRECATED]**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **20. Surface Reference Management**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **21. Texture Object Management**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **22. Surface Object Management**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **23. Peer Context Memory Access**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **24. Graphics Interoperability**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **25. Profiler Control**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **26. OpenGL Interoperability**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **27. Direct3D 9 Interoperability**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **28. Direct3D 10 Interoperability**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **29. Direct3D 11 Interoperability**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|


## **30. VDPAU Interoperability**

|   **CUDA**                                                |   **HIP**                     | **CUDA description**                                                                                                           |
|-----------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------|

