INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab06/lab06.srcs/sources_1/my_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab06/lab06.srcs/sources_1/pe_controller_skeleton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_con
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab06/lab06.srcs/sources_1/pe_controller_skeleton.v:37]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab06/lab06.srcs/sources_1/pe_controller_skeleton.v:38]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab06/lab06.srcs/sources_1/pe_controller_skeleton.v:39]
WARNING: [VRFC 10-3380] identifier 'load_flag_en' is used before its declaration [C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab06/lab06.srcs/sources_1/pe_controller_skeleton.v:43]
WARNING: [VRFC 10-3380] identifier 'load_flag' is used before its declaration [C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab06/lab06.srcs/sources_1/pe_controller_skeleton.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab06/lab06.srcs/sim_1/new/pe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_tb
