// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module float64_add_addFloat64Sigs (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a,
        b,
        zSign,
        float_exception_flags_i,
        float_exception_flags_o,
        float_exception_flags_o_ap_vld,
        float_rounding_mode,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 11'b1;
parameter    ap_ST_st2_fsm_1 = 11'b10;
parameter    ap_ST_st3_fsm_2 = 11'b100;
parameter    ap_ST_st4_fsm_3 = 11'b1000;
parameter    ap_ST_st5_fsm_4 = 11'b10000;
parameter    ap_ST_st6_fsm_5 = 11'b100000;
parameter    ap_ST_st7_fsm_6 = 11'b1000000;
parameter    ap_ST_st8_fsm_7 = 11'b10000000;
parameter    ap_ST_st9_fsm_8 = 11'b100000000;
parameter    ap_ST_st10_fsm_9 = 11'b1000000000;
parameter    ap_ST_st11_fsm_10 = 11'b10000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv61_0 = 61'b0000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv63_0 = 63'b000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_7FF0000000000000 = 64'b111111111110000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv62_0 = 62'b00000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv62_2000000000000000 = 62'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] a;
input  [63:0] b;
input  [0:0] zSign;
input  [31:0] float_exception_flags_i;
output  [31:0] float_exception_flags_o;
output   float_exception_flags_o_ap_vld;
input  [31:0] float_rounding_mode;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] float_exception_flags_o;
reg float_exception_flags_o_ap_vld;
reg[63:0] ap_return;
(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm = 11'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_29;
wire   [63:0] grp_float64_add_propagateFloat64NaN_fu_194_ap_return;
reg   [63:0] reg_214;
wire   [0:0] tmp_fu_297_p2;
wire   [0:0] tmp_64_fu_303_p3;
wire   [0:0] grp_fu_204_p2;
wire   [0:0] tmp_53_fu_367_p2;
wire   [0:0] tmp_47_fu_373_p2;
wire   [0:0] tmp_50_fu_407_p2;
wire   [0:0] tmp_45_fu_467_p2;
wire   [10:0] aExp_fu_221_p4;
reg   [10:0] aExp_reg_785;
wire   [11:0] aExp_cast_fu_233_p1;
wire   [10:0] bExp_fu_237_p4;
reg   [10:0] bExp_reg_795;
wire   [51:0] tmp_62_fu_261_p1;
reg   [51:0] tmp_62_reg_800;
wire   [61:0] aSig_cast3_cast_fu_273_p1;
reg   [61:0] aSig_cast3_cast_reg_805;
wire   [51:0] tmp_63_fu_277_p1;
reg   [51:0] tmp_63_reg_811;
wire   [61:0] bSig_cast2_cast_fu_293_p1;
reg   [61:0] bSig_cast2_cast_reg_816;
reg   [0:0] tmp_reg_822;
reg   [0:0] tmp_64_reg_826;
reg   [0:0] tmp_48_reg_830;
wire   [0:0] grp_fu_209_p2;
reg   [0:0] tmp_54_reg_834;
wire   [63:0] zSig_fu_325_p2;
wire   [63:0] tmp_71_i_fu_351_p4;
reg   [0:0] tmp_47_reg_851;
reg   [0:0] tmp_51_reg_855;
wire   [5:0] tmp_69_fu_393_p1;
reg   [5:0] tmp_69_reg_860;
wire   [10:0] tmp_70_fu_397_p1;
reg   [10:0] tmp_70_reg_865;
wire   [0:0] tmp_i7_fu_401_p2;
reg   [0:0] tmp_i7_reg_870;
wire   [63:0] tmp_72_i_fu_421_p2;
reg   [0:0] tmp_s_reg_884;
wire   [0:0] tmp_46_fu_427_p2;
reg   [0:0] tmp_46_reg_888;
wire   [10:0] expDiff_4_fu_439_p3;
reg   [10:0] expDiff_4_reg_893;
wire   [5:0] tmp_66_fu_447_p1;
reg   [5:0] tmp_66_reg_899;
wire   [0:0] icmp_fu_461_p2;
reg   [0:0] icmp_reg_904;
wire   [61:0] aSig_6_fu_482_p3;
reg   [61:0] aSig_6_reg_912;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_151;
wire   [0:0] icmp8_fu_507_p2;
reg   [0:0] icmp8_reg_918;
wire   [0:0] tmp_27_i2_fu_532_p2;
reg   [0:0] tmp_27_i2_reg_923;
wire   [0:0] tmp_72_fu_538_p1;
reg   [0:0] tmp_72_reg_928;
reg   [60:0] tmp_34_reg_933;
wire   [61:0] z_11_fu_590_p3;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_170;
wire   [61:0] bSig_6_fu_605_p3;
reg   [61:0] bSig_6_reg_943;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_179;
wire   [0:0] tmp_i1_fu_615_p2;
reg   [0:0] tmp_i1_reg_949;
wire   [0:0] tmp_27_i_fu_644_p2;
reg   [0:0] tmp_27_i_reg_955;
wire   [0:0] tmp_68_fu_650_p1;
reg   [0:0] tmp_68_reg_960;
reg   [60:0] tmp_32_reg_965;
wire   [61:0] z_10_fu_702_p3;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_196;
wire   [11:0] zExp_0_s_fu_758_p3;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_205;
wire   [63:0] p_s_fu_766_p3;
wire    grp_float64_add_roundAndPackFloat64_fu_180_ap_start;
wire    grp_float64_add_roundAndPackFloat64_fu_180_ap_done;
wire    grp_float64_add_roundAndPackFloat64_fu_180_ap_idle;
wire    grp_float64_add_roundAndPackFloat64_fu_180_ap_ready;
wire   [0:0] grp_float64_add_roundAndPackFloat64_fu_180_zSign;
wire   [11:0] grp_float64_add_roundAndPackFloat64_fu_180_zExp;
wire   [63:0] grp_float64_add_roundAndPackFloat64_fu_180_zSig;
wire   [31:0] grp_float64_add_roundAndPackFloat64_fu_180_float_rounding_mode;
wire   [31:0] grp_float64_add_roundAndPackFloat64_fu_180_float_exception_flags_i;
wire   [31:0] grp_float64_add_roundAndPackFloat64_fu_180_float_exception_flags_o;
wire    grp_float64_add_roundAndPackFloat64_fu_180_float_exception_flags_o_ap_vld;
wire   [63:0] grp_float64_add_roundAndPackFloat64_fu_180_ap_return;
wire   [63:0] grp_float64_add_propagateFloat64NaN_fu_194_a;
wire   [63:0] grp_float64_add_propagateFloat64NaN_fu_194_b;
wire   [31:0] grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_i;
wire   [31:0] grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_o;
wire    grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_o_ap_vld;
reg   [61:0] bSig_1_reg_112;
reg   [61:0] aSig_1_reg_121;
reg   [10:0] zExp_4_reg_130;
reg   [11:0] zExp_2_reg_139;
reg   [63:0] zSig_1_reg_149;
reg   [63:0] p_0_phi_fu_162_p16;
reg   [63:0] p_0_reg_159;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_247;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_254;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_283;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_291;
reg    grp_float64_add_roundAndPackFloat64_fu_180_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_311;
wire   [11:0] bExp_cast_fu_247_p1;
wire   [11:0] expDiff_fu_251_p2;
wire   [60:0] aSig_fu_265_p3;
wire   [60:0] bSig_fu_281_p3;
wire   [62:0] tmp_60_fu_311_p4;
wire   [63:0] bSig_cast2_fu_289_p1;
wire   [63:0] tmp_76_cast_fu_321_p1;
wire   [61:0] tmp_58_fu_331_p2;
wire   [52:0] zSig_assign_fu_337_p4;
wire   [61:0] tmp_59_fu_347_p1;
wire   [60:0] tmp_52_fu_361_p2;
wire   [11:0] expDiff_5_fu_379_p2;
wire   [11:0] expDiff_1_fu_385_p3;
wire   [63:0] tmp_i4_fu_413_p3;
wire   [10:0] tmp_57_fu_257_p1;
wire   [10:0] expDiff_4_cast_fu_433_p2;
wire   [4:0] tmp_67_fu_451_p4;
wire   [61:0] aSig_5_fu_473_p4;
wire   [10:0] count_assign_2_fu_492_p2;
wire   [4:0] tmp_71_fu_497_p4;
wire   [5:0] tmp_21_i9_cast_fu_513_p1;
wire   [63:0] aSig_6_cast_fu_488_p1;
wire   [5:0] tmp_25_i2_fu_523_p1;
wire   [63:0] tmp_26_i2_fu_526_p2;
wire   [61:0] tmp_22_i1_fu_517_p2;
wire   [0:0] tmp_2_i2_fu_552_p2;
wire   [0:0] tmp_28_i2_fu_563_p2;
wire   [0:0] sel_tmp_i2_fu_572_p2;
wire   [0:0] sel_tmp1_i2_fu_577_p2;
wire   [61:0] tmp_35_fu_556_p3;
wire   [61:0] z_15_cast_fu_568_p1;
wire   [61:0] z_8_fu_582_p3;
wire   [61:0] bSig_5_fu_596_p4;
wire   [5:0] tmp_21_i_cast_fu_620_p1;
wire   [5:0] tmp_23_i_fu_629_p2;
wire   [63:0] bSig_6_cast_fu_611_p1;
wire   [5:0] tmp_25_i_fu_634_p1;
wire   [63:0] tmp_26_i_fu_638_p2;
wire   [61:0] tmp_22_i_fu_623_p2;
wire   [0:0] tmp_2_i_fu_664_p2;
wire   [0:0] tmp_28_i_fu_675_p2;
wire   [0:0] sel_tmp_i_fu_684_p2;
wire   [0:0] sel_tmp1_i_fu_689_p2;
wire   [61:0] tmp_33_fu_668_p3;
wire   [61:0] z_11_cast_fu_680_p1;
wire   [61:0] z_fu_694_p3;
wire   [61:0] aSig_8_fu_716_p2;
wire   [62:0] aSig_8_cast_fu_722_p1;
wire   [62:0] bSig_1_cast_fu_708_p1;
wire   [62:0] zSig_2_fu_726_p2;
wire   [11:0] zExp_4_cast_fu_712_p1;
wire   [0:0] tmp_73_fu_750_p3;
wire   [11:0] zExp_5_fu_744_p2;
wire   [63:0] zSig_2_cast_fu_732_p1;
wire   [63:0] zSig_3_fu_736_p3;
reg   [63:0] ap_return_preg = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [10:0] ap_NS_fsm;


float64_add_roundAndPackFloat64 grp_float64_add_roundAndPackFloat64_fu_180(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_float64_add_roundAndPackFloat64_fu_180_ap_start ),
    .ap_done( grp_float64_add_roundAndPackFloat64_fu_180_ap_done ),
    .ap_idle( grp_float64_add_roundAndPackFloat64_fu_180_ap_idle ),
    .ap_ready( grp_float64_add_roundAndPackFloat64_fu_180_ap_ready ),
    .zSign( grp_float64_add_roundAndPackFloat64_fu_180_zSign ),
    .zExp( grp_float64_add_roundAndPackFloat64_fu_180_zExp ),
    .zSig( grp_float64_add_roundAndPackFloat64_fu_180_zSig ),
    .float_rounding_mode( grp_float64_add_roundAndPackFloat64_fu_180_float_rounding_mode ),
    .float_exception_flags_i( grp_float64_add_roundAndPackFloat64_fu_180_float_exception_flags_i ),
    .float_exception_flags_o( grp_float64_add_roundAndPackFloat64_fu_180_float_exception_flags_o ),
    .float_exception_flags_o_ap_vld( grp_float64_add_roundAndPackFloat64_fu_180_float_exception_flags_o_ap_vld ),
    .ap_return( grp_float64_add_roundAndPackFloat64_fu_180_ap_return )
);

float64_add_propagateFloat64NaN grp_float64_add_propagateFloat64NaN_fu_194(
    .a( grp_float64_add_propagateFloat64NaN_fu_194_a ),
    .b( grp_float64_add_propagateFloat64NaN_fu_194_b ),
    .float_exception_flags_i( grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_i ),
    .float_exception_flags_o( grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_o ),
    .float_exception_flags_o_ap_vld( grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_o_ap_vld ),
    .ap_return( grp_float64_add_propagateFloat64NaN_fu_194_ap_return )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_return_preg
    if (ap_rst == 1'b1) begin
        ap_return_preg <= ap_const_lv64_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ~(((~(ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_s_reg_884)) | ((ap_const_lv1_0 == tmp_reg_822) & ~(ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_47_reg_851)) | ((ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_48_reg_830) & (ap_const_lv1_0 == tmp_54_reg_834))) & (ap_const_logic_0 == grp_float64_add_roundAndPackFloat64_fu_180_ap_done)))) begin
            ap_return_preg <= p_0_phi_fu_162_p16;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_float64_add_roundAndPackFloat64_fu_180_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_float64_add_roundAndPackFloat64_fu_180_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
            grp_float64_add_roundAndPackFloat64_fu_180_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_float64_add_roundAndPackFloat64_fu_180_ap_ready)) begin
            grp_float64_add_roundAndPackFloat64_fu_180_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        aSig_1_reg_121 <= z_11_fu_590_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        aSig_1_reg_121 <= aSig_cast3_cast_reg_805;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        bSig_1_reg_112 <= bSig_cast2_cast_reg_816;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        bSig_1_reg_112 <= z_10_fu_702_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_fu_204_p2) & ~(tmp_fu_297_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_45_fu_467_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_64_fu_303_p3) & ~(ap_const_lv1_0 == grp_fu_204_p2) & ~(ap_const_lv1_0 == tmp_53_fu_367_p2)))) begin
        p_0_reg_159 <= a;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_64_fu_303_p3) & (ap_const_lv1_0 == grp_fu_204_p2) & ~(ap_const_lv1_0 == grp_fu_209_p2))) begin
        p_0_reg_159 <= tmp_71_i_fu_351_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_64_fu_303_p3) & ~(ap_const_lv1_0 == tmp_47_fu_373_p2) & ~(ap_const_lv1_0 == tmp_50_fu_407_p2))) begin
        p_0_reg_159 <= tmp_72_i_fu_421_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ((~(ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_s_reg_884)) | ((ap_const_lv1_0 == tmp_reg_822) & ~(ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_47_reg_851)) | ((ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_48_reg_830) & (ap_const_lv1_0 == tmp_54_reg_834))) & ~(((~(ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_s_reg_884)) | ((ap_const_lv1_0 == tmp_reg_822) & ~(ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_47_reg_851)) | ((ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_48_reg_830) & (ap_const_lv1_0 == tmp_54_reg_834))) & (ap_const_logic_0 == grp_float64_add_roundAndPackFloat64_fu_180_ap_done)))) begin
        p_0_reg_159 <= grp_float64_add_roundAndPackFloat64_fu_180_ap_return;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1))) begin
        p_0_reg_159 <= reg_214;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        zExp_2_reg_139 <= zExp_0_s_fu_758_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_64_fu_303_p3) & (ap_const_lv1_0 == grp_fu_204_p2) & (ap_const_lv1_0 == grp_fu_209_p2))) begin
        zExp_2_reg_139 <= aExp_cast_fu_233_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        zExp_4_reg_130 <= bExp_reg_795;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        zExp_4_reg_130 <= aExp_reg_785;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        zSig_1_reg_149 <= p_s_fu_766_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_64_fu_303_p3) & (ap_const_lv1_0 == grp_fu_204_p2) & (ap_const_lv1_0 == grp_fu_209_p2))) begin
        zSig_1_reg_149 <= zSig_fu_325_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        aExp_reg_785 <= {{a[ap_const_lv32_3E : ap_const_lv32_34]}};
        aSig_cast3_cast_reg_805[60 : 9] <= aSig_cast3_cast_fu_273_p1[60 : 9];
        bExp_reg_795 <= {{b[ap_const_lv32_3E : ap_const_lv32_34]}};
        bSig_cast2_cast_reg_816[60 : 9] <= bSig_cast2_cast_fu_293_p1[60 : 9];
        tmp_62_reg_800 <= tmp_62_fu_261_p1;
        tmp_63_reg_811 <= tmp_63_fu_277_p1;
        tmp_reg_822 <= tmp_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        aSig_6_reg_912[61 : 9] <= aSig_6_fu_482_p3[61 : 9];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        bSig_6_reg_943[61 : 9] <= bSig_6_fu_605_p3[61 : 9];
        tmp_27_i_reg_955 <= tmp_27_i_fu_644_p2;
        tmp_32_reg_965 <= {{tmp_22_i_fu_623_p2[ap_const_lv32_3D : ap_const_lv32_1]}};
        tmp_68_reg_960 <= tmp_68_fu_650_p1;
        tmp_i1_reg_949 <= tmp_i1_fu_615_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (ap_const_lv1_0 == grp_fu_204_p2) & ~(tmp_fu_297_p2 == ap_const_lv1_0))) begin
        expDiff_4_reg_893 <= expDiff_4_fu_439_p3;
        icmp_reg_904 <= icmp_fu_461_p2;
        tmp_46_reg_888 <= tmp_46_fu_427_p2;
        tmp_66_reg_899 <= tmp_66_fu_447_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_i7_reg_870))) begin
        icmp8_reg_918 <= icmp8_fu_507_p2;
        tmp_27_i2_reg_923 <= tmp_27_i2_fu_532_p2;
        tmp_34_reg_933 <= {{tmp_22_i1_fu_517_p2[ap_const_lv32_3D : ap_const_lv32_1]}};
        tmp_72_reg_928 <= tmp_72_fu_538_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_64_fu_303_p3) & ~(ap_const_lv1_0 == grp_fu_204_p2) & (ap_const_lv1_0 == tmp_53_fu_367_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_64_fu_303_p3) & ~(ap_const_lv1_0 == tmp_47_fu_373_p2) & (ap_const_lv1_0 == tmp_50_fu_407_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_fu_204_p2) & ~(tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_45_fu_467_p2)))) begin
        reg_214 <= grp_float64_add_propagateFloat64NaN_fu_194_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_64_fu_303_p3))) begin
        tmp_47_reg_851 <= tmp_47_fu_373_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_64_fu_303_p3))) begin
        tmp_48_reg_830 <= grp_fu_204_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_64_fu_303_p3) & (ap_const_lv1_0 == tmp_47_fu_373_p2))) begin
        tmp_51_reg_855 <= grp_fu_209_p2;
        tmp_69_reg_860 <= tmp_69_fu_393_p1;
        tmp_70_reg_865 <= tmp_70_fu_397_p1;
        tmp_i7_reg_870 <= tmp_i7_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_64_fu_303_p3) & (ap_const_lv1_0 == grp_fu_204_p2))) begin
        tmp_54_reg_834 <= grp_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0))) begin
        tmp_64_reg_826 <= expDiff_fu_251_p2[ap_const_lv32_B];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(tmp_fu_297_p2 == ap_const_lv1_0))) begin
        tmp_s_reg_884 <= grp_fu_204_p2;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or tmp_reg_822 or tmp_64_reg_826 or tmp_48_reg_830 or tmp_54_reg_834 or tmp_47_reg_851 or tmp_s_reg_884 or grp_float64_add_roundAndPackFloat64_fu_180_ap_done or ap_sig_cseq_ST_st10_fsm_9) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ~(((~(ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_s_reg_884)) | ((ap_const_lv1_0 == tmp_reg_822) & ~(ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_47_reg_851)) | ((ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_48_reg_830) & (ap_const_lv1_0 == tmp_54_reg_834))) & (ap_const_logic_0 == grp_float64_add_roundAndPackFloat64_fu_180_ap_done))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (tmp_reg_822 or tmp_64_reg_826 or tmp_48_reg_830 or tmp_54_reg_834 or tmp_47_reg_851 or tmp_s_reg_884 or grp_float64_add_roundAndPackFloat64_fu_180_ap_done or ap_sig_cseq_ST_st10_fsm_9) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ~(((~(ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_s_reg_884)) | ((ap_const_lv1_0 == tmp_reg_822) & ~(ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_47_reg_851)) | ((ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_48_reg_830) & (ap_const_lv1_0 == tmp_54_reg_834))) & (ap_const_logic_0 == grp_float64_add_roundAndPackFloat64_fu_180_ap_done)))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (tmp_reg_822 or tmp_64_reg_826 or tmp_48_reg_830 or tmp_54_reg_834 or tmp_47_reg_851 or tmp_s_reg_884 or grp_float64_add_roundAndPackFloat64_fu_180_ap_done or p_0_phi_fu_162_p16 or ap_sig_cseq_ST_st10_fsm_9 or ap_return_preg) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ~(((~(ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_s_reg_884)) | ((ap_const_lv1_0 == tmp_reg_822) & ~(ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_47_reg_851)) | ((ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_48_reg_830) & (ap_const_lv1_0 == tmp_54_reg_834))) & (ap_const_logic_0 == grp_float64_add_roundAndPackFloat64_fu_180_ap_done)))) begin
        ap_return = p_0_phi_fu_162_p16;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (ap_sig_bdd_254) begin
    if (ap_sig_bdd_254) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_247) begin
    if (ap_sig_bdd_247) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_29) begin
    if (ap_sig_bdd_29) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_291) begin
    if (ap_sig_bdd_291) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_151) begin
    if (ap_sig_bdd_151) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_170) begin
    if (ap_sig_bdd_170) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_283) begin
    if (ap_sig_bdd_283) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_179) begin
    if (ap_sig_bdd_179) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_196) begin
    if (ap_sig_bdd_196) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_205) begin
    if (ap_sig_bdd_205) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_311) begin
    if (ap_sig_bdd_311) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or float_exception_flags_i or tmp_fu_297_p2 or tmp_64_fu_303_p3 or grp_fu_204_p2 or tmp_53_fu_367_p2 or tmp_47_fu_373_p2 or tmp_50_fu_407_p2 or tmp_45_fu_467_p2 or tmp_reg_822 or tmp_64_reg_826 or tmp_48_reg_830 or tmp_54_reg_834 or tmp_47_reg_851 or tmp_s_reg_884 or grp_float64_add_roundAndPackFloat64_fu_180_float_exception_flags_o or grp_float64_add_roundAndPackFloat64_fu_180_float_exception_flags_o_ap_vld or grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_o or grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_o_ap_vld or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st9_fsm_8) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_64_fu_303_p3) & ~(ap_const_lv1_0 == grp_fu_204_p2) & (ap_const_lv1_0 == tmp_53_fu_367_p2) & (ap_const_logic_1 == grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_64_fu_303_p3) & ~(ap_const_lv1_0 == tmp_47_fu_373_p2) & (ap_const_lv1_0 == tmp_50_fu_407_p2) & (ap_const_logic_1 == grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_fu_204_p2) & ~(tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_45_fu_467_p2) & (ap_const_logic_1 == grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_o_ap_vld)))) begin
        float_exception_flags_o = grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_o;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_logic_1 == grp_float64_add_roundAndPackFloat64_fu_180_float_exception_flags_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ((~(ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_s_reg_884)) | ((ap_const_lv1_0 == tmp_reg_822) & ~(ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_47_reg_851)) | ((ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_48_reg_830) & (ap_const_lv1_0 == tmp_54_reg_834))) & (ap_const_logic_1 == grp_float64_add_roundAndPackFloat64_fu_180_float_exception_flags_o_ap_vld)))) begin
        float_exception_flags_o = grp_float64_add_roundAndPackFloat64_fu_180_float_exception_flags_o;
    end else begin
        float_exception_flags_o = float_exception_flags_i;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or tmp_fu_297_p2 or tmp_64_fu_303_p3 or grp_fu_204_p2 or tmp_53_fu_367_p2 or tmp_47_fu_373_p2 or tmp_50_fu_407_p2 or tmp_45_fu_467_p2 or tmp_reg_822 or tmp_64_reg_826 or tmp_48_reg_830 or tmp_54_reg_834 or tmp_47_reg_851 or tmp_s_reg_884 or grp_float64_add_roundAndPackFloat64_fu_180_float_exception_flags_o_ap_vld or grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_o_ap_vld or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st9_fsm_8) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_64_fu_303_p3) & ~(ap_const_lv1_0 == grp_fu_204_p2) & (ap_const_lv1_0 == tmp_53_fu_367_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_64_fu_303_p3) & ~(ap_const_lv1_0 == tmp_47_fu_373_p2) & (ap_const_lv1_0 == tmp_50_fu_407_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_fu_204_p2) & ~(tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_45_fu_467_p2)))) begin
        float_exception_flags_o_ap_vld = grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_o_ap_vld;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ((~(ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_s_reg_884)) | ((ap_const_lv1_0 == tmp_reg_822) & ~(ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_47_reg_851)) | ((ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_48_reg_830) & (ap_const_lv1_0 == tmp_54_reg_834)))) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        float_exception_flags_o_ap_vld = grp_float64_add_roundAndPackFloat64_fu_180_float_exception_flags_o_ap_vld;
    end else begin
        float_exception_flags_o_ap_vld = 'bx;
    end
end

always @ (tmp_reg_822 or tmp_64_reg_826 or tmp_48_reg_830 or tmp_54_reg_834 or tmp_47_reg_851 or tmp_s_reg_884 or grp_float64_add_roundAndPackFloat64_fu_180_ap_return or p_0_reg_159 or ap_sig_cseq_ST_st10_fsm_9) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ((~(ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_s_reg_884)) | ((ap_const_lv1_0 == tmp_reg_822) & ~(ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_47_reg_851)) | ((ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_48_reg_830) & (ap_const_lv1_0 == tmp_54_reg_834))))) begin
        p_0_phi_fu_162_p16 = grp_float64_add_roundAndPackFloat64_fu_180_ap_return;
    end else begin
        p_0_phi_fu_162_p16 = p_0_reg_159;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_fu_297_p2 or tmp_64_fu_303_p3 or grp_fu_204_p2 or tmp_53_fu_367_p2 or tmp_47_fu_373_p2 or tmp_50_fu_407_p2 or tmp_45_fu_467_p2 or tmp_reg_822 or tmp_64_reg_826 or tmp_48_reg_830 or grp_fu_209_p2 or tmp_54_reg_834 or tmp_47_reg_851 or tmp_s_reg_884 or grp_float64_add_roundAndPackFloat64_fu_180_ap_done) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if ((~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_fu_204_p2) & ~(tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_45_fu_467_p2))) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else if ((~(ap_start == ap_const_logic_0) & (ap_const_lv1_0 == grp_fu_204_p2) & ~(tmp_fu_297_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else if ((~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_64_fu_303_p3) & ~(ap_const_lv1_0 == tmp_47_fu_373_p2) & (ap_const_lv1_0 == tmp_50_fu_407_p2))) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else if ((~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_64_fu_303_p3) & (ap_const_lv1_0 == tmp_47_fu_373_p2))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if ((~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_64_fu_303_p3) & ~(ap_const_lv1_0 == grp_fu_204_p2) & (ap_const_lv1_0 == tmp_53_fu_367_p2))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~(ap_start == ap_const_logic_0) & (((tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_64_fu_303_p3) & (ap_const_lv1_0 == grp_fu_204_p2) & ~(ap_const_lv1_0 == grp_fu_209_p2)) | ((tmp_fu_297_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_64_fu_303_p3) & ~(ap_const_lv1_0 == tmp_47_fu_373_p2) & ~(ap_const_lv1_0 == tmp_50_fu_407_p2)) | (~(ap_const_lv1_0 == grp_fu_204_p2) & ~(tmp_fu_297_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_45_fu_467_p2)) | ((tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_64_fu_303_p3) & ~(ap_const_lv1_0 == grp_fu_204_p2) & ~(ap_const_lv1_0 == tmp_53_fu_367_p2))))) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else if ((~(ap_start == ap_const_logic_0) & (tmp_fu_297_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_64_fu_303_p3) & (ap_const_lv1_0 == grp_fu_204_p2) & (ap_const_lv1_0 == grp_fu_209_p2))) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            if (~(((~(ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_s_reg_884)) | ((ap_const_lv1_0 == tmp_reg_822) & ~(ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_47_reg_851)) | ((ap_const_lv1_0 == tmp_reg_822) & (ap_const_lv1_0 == tmp_64_reg_826) & (ap_const_lv1_0 == tmp_48_reg_830) & (ap_const_lv1_0 == tmp_54_reg_834))) & (ap_const_logic_0 == grp_float64_add_roundAndPackFloat64_fu_180_ap_done))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign aExp_cast_fu_233_p1 = aExp_fu_221_p4;

assign aExp_fu_221_p4 = {{a[ap_const_lv32_3E : ap_const_lv32_34]}};

assign aSig_5_fu_473_p4 = {{{{ap_const_lv1_1}, {tmp_62_reg_800}}}, {ap_const_lv9_0}};

assign aSig_6_cast_fu_488_p1 = aSig_6_fu_482_p3;

assign aSig_6_fu_482_p3 = ((tmp_51_reg_855[0:0] === 1'b1) ? aSig_cast3_cast_reg_805 : aSig_5_fu_473_p4);

assign aSig_8_cast_fu_722_p1 = aSig_8_fu_716_p2;

assign aSig_8_fu_716_p2 = (aSig_1_reg_121 | ap_const_lv62_2000000000000000);

assign aSig_cast3_cast_fu_273_p1 = aSig_fu_265_p3;

assign aSig_fu_265_p3 = {{tmp_62_fu_261_p1}, {ap_const_lv9_0}};


always @ (ap_CS_fsm) begin
    ap_sig_bdd_151 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_170 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_179 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_196 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_205 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_247 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_254 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_283 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_29 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_291 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_311 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

assign bExp_cast_fu_247_p1 = bExp_fu_237_p4;

assign bExp_fu_237_p4 = {{b[ap_const_lv32_3E : ap_const_lv32_34]}};

assign bSig_1_cast_fu_708_p1 = bSig_1_reg_112;

assign bSig_5_fu_596_p4 = {{{{ap_const_lv1_1}, {tmp_63_reg_811}}}, {ap_const_lv9_0}};

assign bSig_6_cast_fu_611_p1 = bSig_6_fu_605_p3;

assign bSig_6_fu_605_p3 = ((tmp_46_reg_888[0:0] === 1'b1) ? bSig_cast2_cast_reg_816 : bSig_5_fu_596_p4);

assign bSig_cast2_cast_fu_293_p1 = bSig_fu_281_p3;

assign bSig_cast2_fu_289_p1 = bSig_fu_281_p3;

assign bSig_fu_281_p3 = {{tmp_63_fu_277_p1}, {ap_const_lv9_0}};

assign count_assign_2_fu_492_p2 = (ap_const_lv11_0 - tmp_70_reg_865);

assign expDiff_1_fu_385_p3 = ((grp_fu_209_p2[0:0] === 1'b1) ? expDiff_5_fu_379_p2 : expDiff_fu_251_p2);

assign expDiff_4_cast_fu_433_p2 = ($signed(ap_const_lv11_7FF) + $signed(tmp_57_fu_257_p1));

assign expDiff_4_fu_439_p3 = ((tmp_46_fu_427_p2[0:0] === 1'b1) ? expDiff_4_cast_fu_433_p2 : tmp_57_fu_257_p1);

assign expDiff_5_fu_379_p2 = (ap_const_lv12_1 + expDiff_fu_251_p2);

assign expDiff_fu_251_p2 = (aExp_cast_fu_233_p1 - bExp_cast_fu_247_p1);

assign grp_float64_add_propagateFloat64NaN_fu_194_a = a;

assign grp_float64_add_propagateFloat64NaN_fu_194_b = b;

assign grp_float64_add_propagateFloat64NaN_fu_194_float_exception_flags_i = float_exception_flags_i;

assign grp_float64_add_roundAndPackFloat64_fu_180_ap_start = grp_float64_add_roundAndPackFloat64_fu_180_ap_start_ap_start_reg;

assign grp_float64_add_roundAndPackFloat64_fu_180_float_exception_flags_i = float_exception_flags_i;

assign grp_float64_add_roundAndPackFloat64_fu_180_float_rounding_mode = float_rounding_mode;

assign grp_float64_add_roundAndPackFloat64_fu_180_zExp = zExp_2_reg_139;

assign grp_float64_add_roundAndPackFloat64_fu_180_zSig = zSig_1_reg_149;

assign grp_float64_add_roundAndPackFloat64_fu_180_zSign = zSign;

assign grp_fu_204_p2 = (aExp_fu_221_p4 == ap_const_lv11_7FF? 1'b1: 1'b0);

assign grp_fu_209_p2 = (aExp_fu_221_p4 == ap_const_lv11_0? 1'b1: 1'b0);

assign icmp8_fu_507_p2 = (tmp_71_fu_497_p4 == ap_const_lv5_0? 1'b1: 1'b0);

assign icmp_fu_461_p2 = (tmp_67_fu_451_p4 == ap_const_lv5_0? 1'b1: 1'b0);

assign p_s_fu_766_p3 = ((tmp_73_fu_750_p3[0:0] === 1'b1) ? zSig_2_cast_fu_732_p1 : zSig_3_fu_736_p3);

assign sel_tmp1_i2_fu_577_p2 = (icmp8_reg_918 & sel_tmp_i2_fu_572_p2);

assign sel_tmp1_i_fu_689_p2 = (icmp_reg_904 & sel_tmp_i_fu_684_p2);

assign sel_tmp_i2_fu_572_p2 = (tmp_i7_reg_870 ^ ap_const_lv1_1);

assign sel_tmp_i_fu_684_p2 = (tmp_i1_reg_949 ^ ap_const_lv1_1);

assign tmp_21_i9_cast_fu_513_p1 = count_assign_2_fu_492_p2;

assign tmp_21_i_cast_fu_620_p1 = expDiff_4_reg_893;

assign tmp_22_i1_fu_517_p2 = aSig_6_fu_482_p3 >> tmp_21_i9_cast_fu_513_p1;

assign tmp_22_i_fu_623_p2 = bSig_6_fu_605_p3 >> tmp_21_i_cast_fu_620_p1;

assign tmp_23_i_fu_629_p2 = (ap_const_lv6_0 - tmp_66_reg_899);

assign tmp_25_i2_fu_523_p1 = tmp_69_reg_860;

assign tmp_25_i_fu_634_p1 = tmp_23_i_fu_629_p2;

assign tmp_26_i2_fu_526_p2 = aSig_6_cast_fu_488_p1 << tmp_25_i2_fu_523_p1;

assign tmp_26_i_fu_638_p2 = bSig_6_cast_fu_611_p1 << tmp_25_i_fu_634_p1;

assign tmp_27_i2_fu_532_p2 = (tmp_26_i2_fu_526_p2 != ap_const_lv64_0? 1'b1: 1'b0);

assign tmp_27_i_fu_644_p2 = (tmp_26_i_fu_638_p2 != ap_const_lv64_0? 1'b1: 1'b0);

assign tmp_28_i2_fu_563_p2 = (aSig_6_reg_912 != ap_const_lv62_0? 1'b1: 1'b0);

assign tmp_28_i_fu_675_p2 = (bSig_6_reg_943 != ap_const_lv62_0? 1'b1: 1'b0);

assign tmp_2_i2_fu_552_p2 = (tmp_72_reg_928 | tmp_27_i2_reg_923);

assign tmp_2_i_fu_664_p2 = (tmp_68_reg_960 | tmp_27_i_reg_955);

assign tmp_33_fu_668_p3 = {{tmp_32_reg_965}, {tmp_2_i_fu_664_p2}};

assign tmp_35_fu_556_p3 = {{tmp_34_reg_933}, {tmp_2_i2_fu_552_p2}};

assign tmp_45_fu_467_p2 = (aSig_fu_265_p3 == ap_const_lv61_0? 1'b1: 1'b0);

assign tmp_46_fu_427_p2 = (bExp_fu_237_p4 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_47_fu_373_p2 = (bExp_fu_237_p4 == ap_const_lv11_7FF? 1'b1: 1'b0);

assign tmp_50_fu_407_p2 = (bSig_fu_281_p3 == ap_const_lv61_0? 1'b1: 1'b0);

assign tmp_52_fu_361_p2 = (bSig_fu_281_p3 | aSig_fu_265_p3);

assign tmp_53_fu_367_p2 = (tmp_52_fu_361_p2 == ap_const_lv61_0? 1'b1: 1'b0);

assign tmp_57_fu_257_p1 = expDiff_fu_251_p2[10:0];

assign tmp_58_fu_331_p2 = (aSig_cast3_cast_fu_273_p1 + bSig_cast2_cast_fu_293_p1);

assign tmp_59_fu_347_p1 = zSig_assign_fu_337_p4;

assign tmp_60_fu_311_p4 = {{{{ap_const_lv2_2}, {tmp_62_fu_261_p1}}}, {ap_const_lv9_0}};

assign tmp_62_fu_261_p1 = a[51:0];

assign tmp_63_fu_277_p1 = b[51:0];

assign tmp_64_fu_303_p3 = expDiff_fu_251_p2[ap_const_lv32_B];

assign tmp_66_fu_447_p1 = expDiff_4_fu_439_p3[5:0];

assign tmp_67_fu_451_p4 = {{expDiff_4_fu_439_p3[ap_const_lv32_A : ap_const_lv32_6]}};

assign tmp_68_fu_650_p1 = tmp_22_i_fu_623_p2[0:0];

assign tmp_69_fu_393_p1 = expDiff_1_fu_385_p3[5:0];

assign tmp_70_fu_397_p1 = expDiff_1_fu_385_p3[10:0];

assign tmp_71_fu_497_p4 = {{count_assign_2_fu_492_p2[ap_const_lv32_A : ap_const_lv32_6]}};

assign tmp_71_i_fu_351_p4 = {{{zSign}, {ap_const_lv1_0}}, {tmp_59_fu_347_p1}};

assign tmp_72_fu_538_p1 = tmp_22_i1_fu_517_p2[0:0];

assign tmp_72_i_fu_421_p2 = (tmp_i4_fu_413_p3 | ap_const_lv64_7FF0000000000000);

assign tmp_73_fu_750_p3 = zSig_2_fu_726_p2[ap_const_lv32_3E];

assign tmp_76_cast_fu_321_p1 = tmp_60_fu_311_p4;

assign tmp_fu_297_p2 = ($signed(expDiff_fu_251_p2) > $signed(12'b000000000000)? 1'b1: 1'b0);

assign tmp_i1_fu_615_p2 = (expDiff_4_reg_893 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_i4_fu_413_p3 = {{zSign}, {ap_const_lv63_0}};

assign tmp_i7_fu_401_p2 = (expDiff_1_fu_385_p3 == ap_const_lv12_0? 1'b1: 1'b0);

assign zExp_0_s_fu_758_p3 = ((tmp_73_fu_750_p3[0:0] === 1'b1) ? zExp_4_cast_fu_712_p1 : zExp_5_fu_744_p2);

assign zExp_4_cast_fu_712_p1 = zExp_4_reg_130;

assign zExp_5_fu_744_p2 = ($signed(ap_const_lv12_FFF) + $signed(zExp_4_cast_fu_712_p1));

assign zSig_2_cast_fu_732_p1 = zSig_2_fu_726_p2;

assign zSig_2_fu_726_p2 = (aSig_8_cast_fu_722_p1 + bSig_1_cast_fu_708_p1);

assign zSig_3_fu_736_p3 = {{zSig_2_fu_726_p2}, {ap_const_lv1_0}};

assign zSig_assign_fu_337_p4 = {{tmp_58_fu_331_p2[ap_const_lv32_3D : ap_const_lv32_9]}};

assign zSig_fu_325_p2 = (bSig_cast2_fu_289_p1 + tmp_76_cast_fu_321_p1);

assign z_10_fu_702_p3 = ((tmp_i1_reg_949[0:0] === 1'b1) ? bSig_6_reg_943 : z_fu_694_p3);

assign z_11_cast_fu_680_p1 = tmp_28_i_fu_675_p2;

assign z_11_fu_590_p3 = ((tmp_i7_reg_870[0:0] === 1'b1) ? aSig_6_reg_912 : z_8_fu_582_p3);

assign z_15_cast_fu_568_p1 = tmp_28_i2_fu_563_p2;

assign z_8_fu_582_p3 = ((sel_tmp1_i2_fu_577_p2[0:0] === 1'b1) ? tmp_35_fu_556_p3 : z_15_cast_fu_568_p1);

assign z_fu_694_p3 = ((sel_tmp1_i_fu_689_p2[0:0] === 1'b1) ? tmp_33_fu_668_p3 : z_11_cast_fu_680_p1);
always @ (posedge ap_clk) begin
    aSig_cast3_cast_reg_805[8:0] <= 9'b000000000;
    aSig_cast3_cast_reg_805[61] <= 1'b0;
    bSig_cast2_cast_reg_816[8:0] <= 9'b000000000;
    bSig_cast2_cast_reg_816[61] <= 1'b0;
    aSig_6_reg_912[8:0] <= 9'b000000000;
    bSig_6_reg_943[8:0] <= 9'b000000000;
end



endmodule //float64_add_addFloat64Sigs

