Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'emac_example_design'

Design Information
------------------
Command Line   : map -filter C:/VHDL/fpga_client_v2/iseconfig/filter.filter
-intstyle ise -p xc5vlx110t-ff1136-1 -w -logic_opt off -ol high -t 1
-register_duplication off -global_opt off -mt 2 -cm area -detail -ir off -pr off
-lc off -power off -o emac_example_design_map.ncd emac_example_design.ngd
emac_example_design.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Mon Apr 27 13:05:11 2015

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@atlas.mhl.tuc.gr'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 18 secs 
Total CPU  time at the beginning of Placer: 1 mins 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a889d36b) REAL time: 1 mins 26 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: leds<0>   IOSTANDARD = LVCMOS25
   	 Comp: leds<1>   IOSTANDARD = LVCMOS25
   	 Comp: leds<2>   IOSTANDARD = LVCMOS25
   	 Comp: leds<3>   IOSTANDARD = LVCMOS18
   	 Comp: leds<4>   IOSTANDARD = LVCMOS25
   	 Comp: leds<5>   IOSTANDARD = LVCMOS18
   	 Comp: leds<6>   IOSTANDARD = LVCMOS18
   	 Comp: leds<7>   IOSTANDARD = LVCMOS18


INFO:Place:834 - Only a subset of IOs are locked. Out of 220 IOs, 181 are locked
   and 39 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:dd80277b) REAL time: 1 mins 27 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bc3fa0bb) REAL time: 1 mins 27 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:711f6b6) REAL time: 1 mins 27 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:711f6b6) REAL time: 2 mins 1 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:711f6b6) REAL time: 2 mins 3 secs 

Phase 7.2  Initial Clock and IO Placement
....
.....


There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y9"
;
NET "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y4"
;
NET "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y7"
;
NET "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:522653ff) REAL time: 2 mins 12 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:522653ff) REAL time: 2 mins 12 secs 

...
..................................
....................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 16
# Number of Global Clock Networks: 13
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "refclk_bufg" LOC = "BUFGCTRL_X0Y10" ;
INST "frame_buffer/ram_clk_gen/CLKDV_BUFG_INST" LOC = "BUFGCTRL_X0Y28" ;
INST "CLK_100_IBUFG_BUFG" LOC = "BUFGCTRL_X0Y0" ;
INST "clk25_gen/CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y25" ;
INST "clock_gen/refclk_bufg" LOC = "BUFGCTRL_X0Y2" ;
INST "bufg_rx_0" LOC = "BUFGCTRL_X0Y29" ;
INST "bufg_tx_0" LOC = "BUFGCTRL_X0Y12" ;
INST "clock_gen/fb_bufg" LOC = "BUFGCTRL_X0Y3" ;
INST "AC97_clk_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y4" ;
INST "clock_gen/gtx_clk_bufg" LOC = "BUFGCTRL_X0Y1" ;
INST "frame_buffer/clk200gen/CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y5" ;
INST "frame_buffer/ram_clk_gen/CLK0_BUFG_INST" LOC = "BUFGCTRL_X0Y26" ;
INST "frame_buffer/ram_clk_gen/CLK90_BUFG_INST" LOC = "BUFGCTRL_X0Y27" ;
INST "clock_gen/clk125_dcm" LOC = "DCM_ADV_X0Y0" ;
INST "frame_buffer/ram_clk_gen/DCM_ADV_INST" LOC = "DCM_ADV_X0Y11" ;
INST "CLK_100" LOC = "AH15" ;
INST "GMII_RX_CLK_0" LOC = "H17" ;
INST "AC97_clk" LOC = "AF18" ;
INST "clk25_gen/PLL_ADV_INST" LOC = "PLL_ADV_X0Y5" ;
INST "frame_buffer/clk200gen/PLL_ADV_INST" LOC = "PLL_ADV_X0Y0" ;

# refclk_bufg_i driven by BUFGCTRL_X0Y10
NET "refclk_bufg_i" TNM_NET = "TN_refclk_bufg_i" ;
TIMEGRP "TN_refclk_bufg_i" AREA_GROUP = "CLKAG_refclk_bufg_i" ;
AREA_GROUP "CLKAG_refclk_bufg_i" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# frame_buffer/clkdiv0 driven by BUFGCTRL_X0Y28
NET "frame_buffer/clkdiv0" TNM_NET = "TN_frame_buffer/clkdiv0" ;
TIMEGRP "TN_frame_buffer/clkdiv0" AREA_GROUP = "CLKAG_frame_buffer/clkdiv0" ;
AREA_GROUP "CLKAG_frame_buffer/clkdiv0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# CLK_100_IBUFG driven by BUFGCTRL_X0Y0
NET "CLK_100_IBUFG" TNM_NET = "TN_CLK_100_IBUFG" ;
TIMEGRP "TN_CLK_100_IBUFG" AREA_GROUP = "CLKAG_CLK_100_IBUFG" ;
AREA_GROUP "CLKAG_CLK_100_IBUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# clk75 driven by BUFGCTRL_X0Y25
NET "clk75" TNM_NET = "TN_clk75" ;
TIMEGRP "TN_clk75" AREA_GROUP = "CLKAG_clk75" ;
AREA_GROUP "CLKAG_clk75" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# refclk_ibufg_i driven by BUFGCTRL_X0Y2
NET "refclk_ibufg_i" TNM_NET = "TN_refclk_ibufg_i" ;
TIMEGRP "TN_refclk_ibufg_i" AREA_GROUP = "CLKAG_refclk_ibufg_i" ;
AREA_GROUP "CLKAG_refclk_ibufg_i" RANGE =  ;

# rx_clk_0_i driven by BUFGCTRL_X0Y29
NET "rx_clk_0_i" TNM_NET = "TN_rx_clk_0_i" ;
TIMEGRP "TN_rx_clk_0_i" AREA_GROUP = "CLKAG_rx_clk_0_i" ;
AREA_GROUP "CLKAG_rx_clk_0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# tx_clk_0 driven by BUFGCTRL_X0Y12
NET "tx_clk_0" TNM_NET = "TN_tx_clk_0" ;
TIMEGRP "TN_tx_clk_0" AREA_GROUP = "CLKAG_tx_clk_0" ;
AREA_GROUP "CLKAG_tx_clk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# clock_gen/clk100_emac1 driven by BUFGCTRL_X0Y3
NET "clock_gen/clk100_emac1" TNM_NET = "TN_clock_gen/clk100_emac1" ;
TIMEGRP "TN_clock_gen/clk100_emac1" AREA_GROUP = "CLKAG_clock_gen/clk100_emac1" ;
AREA_GROUP "CLKAG_clock_gen/clk100_emac1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;

# AC97_clk_BUFGP driven by BUFGCTRL_X0Y4
NET "AC97_clk_BUFGP" TNM_NET = "TN_AC97_clk_BUFGP" ;
TIMEGRP "TN_AC97_clk_BUFGP" AREA_GROUP = "CLKAG_AC97_clk_BUFGP" ;
AREA_GROUP "CLKAG_AC97_clk_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# gtx_clk_0_i driven by BUFGCTRL_X0Y1
NET "gtx_clk_0_i" TNM_NET = "TN_gtx_clk_0_i" ;
TIMEGRP "TN_gtx_clk_0_i" AREA_GROUP = "CLKAG_gtx_clk_0_i" ;
AREA_GROUP "CLKAG_gtx_clk_0_i" RANGE =  ;

# frame_buffer/clk200 driven by BUFGCTRL_X0Y5
NET "frame_buffer/clk200" TNM_NET = "TN_frame_buffer/clk200" ;
TIMEGRP "TN_frame_buffer/clk200" AREA_GROUP = "CLKAG_frame_buffer/clk200" ;
AREA_GROUP "CLKAG_frame_buffer/clk200" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# frame_buffer/clk0 driven by BUFGCTRL_X0Y26
NET "frame_buffer/clk0" TNM_NET = "TN_frame_buffer/clk0" ;
TIMEGRP "TN_frame_buffer/clk0" AREA_GROUP = "CLKAG_frame_buffer/clk0" ;
AREA_GROUP "CLKAG_frame_buffer/clk0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# frame_buffer/clk90 driven by BUFGCTRL_X0Y27
NET "frame_buffer/clk90" TNM_NET = "TN_frame_buffer/clk90" ;
TIMEGRP "TN_frame_buffer/clk90" AREA_GROUP = "CLKAG_frame_buffer/clk90" ;
AREA_GROUP "CLKAG_frame_buffer/clk90" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 16
Number of Global Clock Networks: 13

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   2080 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1304 |clk75
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    636 |frame_buffer/clk0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |tx_clk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1947 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   2400 |   4800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      1 |CLK_100_IBUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    924 |clk75
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    428 |frame_buffer/clk0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |   1353 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      4 |      2 |      0 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   2080 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |CLK_100_IBUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1556 |clk75
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_gen/clk100_emac1
      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |   1218 |frame_buffer/clk0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |frame_buffer/clk200
      0 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |frame_buffer/clk90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |frame_buffer/clkdiv0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      1 |      1 |      0 |      0 |     22 |      0 |      0 |      0 |      0 |      1 |      0 |      4 |   2802 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   2400 |   4800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1798 |clk75
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    927 |frame_buffer/clk0
      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     13 |tx_clk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     24 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   2738 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      2 |      1 |      0 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   2080 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1681 |clk75
      1 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |   1361 |frame_buffer/clk0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |frame_buffer/clk200
      1 |      0 |      0 |      0 |      0 |     24 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     72 |frame_buffer/clk90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |frame_buffer/clkdiv0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |tx_clk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |     30 |      0 |      0 |      0 |      0 |      1 |      0 |      8 |   3265 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   2400 |   4800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |CLK_100_IBUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1992 |clk75
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1202 |frame_buffer/clk0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |tx_clk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   3196 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   2080 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    992 |clk75
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    842 |frame_buffer/clk0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |frame_buffer/clk200
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |      6 |frame_buffer/clk90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    348 |frame_buffer/clkdiv0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |tx_clk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |   2213 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   2400 |   4800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      1 |AC97_clk_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |CLK_100_IBUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1532 |clk75
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    893 |frame_buffer/clk0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |     94 |rx_clk_0_i
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    318 |tx_clk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |   2839 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   2080 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    160 |clk75
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |   1244 |frame_buffer/clk0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |frame_buffer/clk200
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     30 |frame_buffer/clk90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    244 |frame_buffer/clkdiv0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |     12 |refclk_bufg_i
      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |rx_clk_0_i
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    354 |tx_clk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |     14 |   2068 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   2400 |   4800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |AC97_clk_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    452 |clk75
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |frame_buffer/clk0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |rx_clk_0_i
     11 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |    453 |tx_clk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     11 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |   1121 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      2 |      1 |      0 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   2080 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |CLK_100_IBUFG
      1 |      0 |      0 |      0 |      0 |     21 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1088 |frame_buffer/clk0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |frame_buffer/clk90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    174 |frame_buffer/clkdiv0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |refclk_bufg_i
      5 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    427 |tx_clk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |     22 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |   1736 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   2400 |   4800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |CLK_100_IBUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |frame_buffer/clk0
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    220 |tx_clk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    237 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      4 |      2 |      0 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   2080 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    270 |CLK_100_IBUFG
      0 |      1 |      0 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    160 |frame_buffer/clk0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |frame_buffer/clk200
      0 |      0 |      0 |      0 |      0 |     24 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |frame_buffer/clk90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |frame_buffer/clkdiv0
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |tx_clk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      2 |      1 |      0 |      0 |     32 |      0 |      0 |      0 |      0 |      1 |      0 |      8 |    461 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   2400 |   4800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |CLK_100_IBUFG
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |tx_clk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 0/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   2080 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   2400 |   4800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |tx_clk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:306b2b58) REAL time: 2 mins 36 secs 

Phase 10.3  Local Placement Optimization
...
Phase 10.3  Local Placement Optimization (Checksum:d5105720) REAL time: 2 mins 38 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:af7d4dc) REAL time: 2 mins 39 secs 

Phase 12.8  Global Placement
..............................
....................................................................................................................................................
................................................................................................
..........................................................................................................................
.............................................................................................................................................................................
.............................................................................................................................................................
................
........
Phase 12.8  Global Placement (Checksum:abce23de) REAL time: 5 mins 26 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:abce23de) REAL time: 5 mins 26 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:abce23de) REAL time: 5 mins 28 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:4a49204e) REAL time: 12 mins 55 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:51de07d6) REAL time: 12 mins 57 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:51de07d6) REAL time: 12 mins 58 secs 

Total REAL time to Placer completion: 13 mins 
Total CPU  time to Placer completion: 18 mins 57 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.1 is set but the tri state
   is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.2 is set but the tri state
   is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.3 is set but the tri state
   is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.4 is set but the tri state
   is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.5 is set but the tri state
   is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.6 is set but the tri state
   is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.7 is set but the tri state
   is not configured. 

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  173
Slice Logic Utilization:
  Number of Slice Registers:                26,016 out of  69,120   37%
    Number used as Flip Flops:              26,015
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     11,923 out of  69,120   17%
    Number used as logic:                   11,830 out of  69,120   17%
      Number using O6 output only:          11,076
      Number using O5 output only:             344
      Number using O5 and O6:                  410
    Number used as Memory:                      36 out of  17,920    1%
      Number used as Shift Register:            36
        Number using O6 output only:            36
    Number used as exclusive route-thru:        57
  Number of route-thrus:                       415
    Number using O6 output only:               400
    Number using O5 output only:                15

Slice Logic Distribution:
  Number of occupied Slices:                 9,438 out of  17,280   54%
  Number of LUT Flip Flop pairs used:       30,267
    Number with an unused Flip Flop:         4,251 out of  30,267   14%
    Number with an unused LUT:              18,344 out of  30,267   60%
    Number of fully used LUT-FF pairs:       7,672 out of  30,267   25%
    Number of unique control sets:             730
    Number of slice register sites lost
      to control set restrictions:           1,221 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       220 out of     640   34%
    Number of LOCed IOBs:                      181 out of     220   82%
    IOB Flip Flops:                            292

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      48 out of     148   32%
    Number using BlockRAM only:                 45
    Number using FIFO only:                      3
    Total primitives used:
      Number of 36k BlockRAM used:              41
      Number of 18k BlockRAM used:               8
      Number of 36k FIFO used:                   3
    Total Memory used (KB):                  1,728 out of   5,328   32%
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40%
    Number used as BUFGs:                       13
  Number of IDELAYCTRLs:                         5 out of      22   22%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DCM_ADVs:                            2 out of      12   16%
  Number of PLL_ADVs:                            2 out of       6   33%
  Number of TEMACs:                              1 out of       2   50%

Average Fanout of Non-Clock Nets:                3.52

Peak Memory Usage:  1147 MB
Total REAL time to MAP completion:  13 mins 25 secs 
Total CPU time to MAP completion (all processors):   19 mins 21 secs 

Mapping completed.
See MAP report file "emac_example_design_map.mrp" for details.
