// Seed: 1446745376
module module_0;
  logic id_1;
  wire [-1 'b0 : -1] id_2;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    output wor id_2,
    input tri1 id_3,
    input wor id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wand id_7,
    output supply1 id_8
);
  module_0 modCall_1 ();
  logic id_10;
  wire [-1 : 1] id_11;
  parameter id_12 = -1;
  wire id_13, id_14, id_15, id_16;
  always disable id_17;
  wire id_18;
endmodule
