<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="12" e="9"/>
<c f="1" b="24" e="24"/>
<c f="1" b="25" e="24"/>
<c f="1" b="36" e="36"/>
<c f="1" b="37" e="37"/>
<c f="1" b="38" e="38"/>
<c f="1" b="39" e="39"/>
<c f="1" b="40" e="40"/>
<c f="1" b="41" e="41"/>
<c f="1" b="42" e="42"/>
<c f="1" b="43" e="43"/>
<c f="1" b="44" e="44"/>
<c f="1" b="45" e="45"/>
<c f="1" b="46" e="46"/>
<c f="1" b="47" e="47"/>
<c f="1" b="48" e="48"/>
<c f="1" b="49" e="49"/>
<c f="1" b="50" e="50"/>
<c f="1" b="51" e="51"/>
<c f="1" b="52" e="52"/>
<c f="1" b="53" e="53"/>
<c f="1" b="54" e="54"/>
<c f="1" b="55" e="55"/>
<c f="1" b="56" e="56"/>
<c f="1" b="57" e="57"/>
<c f="1" b="58" e="58"/>
<c f="1" b="60" e="58"/>
</Comments>
<Macros>
<m f="1" bl="80" bc="24" el="80" ec="24"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="15" e="12"/>
<c f="2" b="25" e="25"/>
<c f="2" b="26" e="26"/>
<c f="2" b="27" e="26"/>
<c f="2" b="46" e="46"/>
<c f="2" b="47" e="47"/>
<c f="2" b="48" e="48"/>
<c f="2" b="49" e="49"/>
<c f="2" b="50" e="49"/>
<c f="2" b="57" e="57"/>
<c f="2" b="59" e="57"/>
<c f="2" b="65" e="65"/>
<c f="2" b="68" e="65"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="41e5cf1bc74bc7355c6799f8718259eb_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="21" lineend="65" original="">
<cr namespace="llvm" access="none" kind="class" name="MachineRegisterInfo" id="41e5cf1bc74bc7355c6799f8718259eb_a0d7fc88e3b2a6a7c0a857dd0e66c59b" file="2" linestart="23" lineend="23" previous="895a66b41661e915ba6854da2359580f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
<cr namespace="llvm" access="none" depth="2" kind="class" name="SIMachineFunctionInfo" id="41e5cf1bc74bc7355c6799f8718259eb_539bbce0ed08c351943b01ed916c03de" file="2" linestart="27" lineend="63">
<base access="public">
<rt>
<cr id="e8d830eeeae44177d5e301d3e20bd6e1_7155c927776a87c38e91694a88db8885"/>
</rt>
</base>
<cr access="public" kind="class" name="SIMachineFunctionInfo" id="41e5cf1bc74bc7355c6799f8718259eb_8efaa5bf8ef38e03c062172c1463c78f" file="2" linestart="27" lineend="27"/>
<m name="anchor" id="41e5cf1bc74bc7355c6799f8718259eb_54f33946889b3065da50545dd42e458b" file="2" linestart="28" lineend="28" access="private" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<Decl access="public"/>
<cr parent="41e5cf1bc74bc7355c6799f8718259eb_539bbce0ed08c351943b01ed916c03de" access="public" depth="0" kind="struct" name="SpilledReg" id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0" file="2" linestart="31" lineend="37">
<cr access="public" kind="struct" name="SpilledReg" id="41e5cf1bc74bc7355c6799f8718259eb_bef23879566fd976ac1d2ab44ad37a33" file="2" linestart="31" lineend="31"/>
<fl name="VGPR" id="41e5cf1bc74bc7355c6799f8718259eb_a214a8b887331b3cfc25611ac6b0619f" file="2" linestart="32" lineend="32" isLiteral="true" access="public" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="Lane" id="41e5cf1bc74bc7355c6799f8718259eb_e3e6ad554941b2e4ca994b68da752496" file="2" linestart="33" lineend="33" isLiteral="true" access="public" proto="int">
<bt name="int"/>
</fl>
<c name="SpilledReg" id="41e5cf1bc74bc7355c6799f8718259eb_e742f0908b6be763ad1e935de46c3a80" file="2" linestart="34" lineend="34" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="R" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="L" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<initlist id="41e5cf1bc74bc7355c6799f8718259eb_a214a8b887331b3cfc25611ac6b0619f">
<Stmt>
<n32 lb="34" cb="43">
<drx lb="34" cb="43" kind="lvalue" nm="R"/>
</n32>

</Stmt>
</initlist>
<initlist id="41e5cf1bc74bc7355c6799f8718259eb_e3e6ad554941b2e4ca994b68da752496">
<Stmt>
<n32 lb="34" cb="53">
<drx lb="34" cb="53" kind="lvalue" nm="L"/>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="34" cb="56" le="34" ce="58"/>

</Stmt>
</c>
<c name="SpilledReg" id="41e5cf1bc74bc7355c6799f8718259eb_7db95bed37c52479cdfe0db915b0ffc8" file="2" linestart="35" lineend="35" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<initlist id="41e5cf1bc74bc7355c6799f8718259eb_a214a8b887331b3cfc25611ac6b0619f">
<Stmt>
<n32 lb="35" cb="25">
<n45 lb="35" cb="25">
<flit/>
</n45>
</n32>

</Stmt>
</initlist>
<initlist id="41e5cf1bc74bc7355c6799f8718259eb_e3e6ad554941b2e4ca994b68da752496">
<Stmt>
<uo lb="35" cb="34" le="35" ce="35" kind="-">
<n45 lb="35" cb="35">
<flit/>
</n45>
</uo>

</Stmt>
</initlist>
<Stmt>
<u lb="35" cb="38" le="35" ce="40"/>

</Stmt>
</c>
<m name="hasLane" id="41e5cf1bc74bc7355c6799f8718259eb_dddda6dc2005543ca5a586213c538bf2" file="2" linestart="36" lineend="36" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="36" cb="20" le="36" ce="40">
<rx lb="36" cb="22" le="36" ce="38" pvirg="true">
<xop lb="36" cb="29" le="36" ce="38" kind="!=">
<n32 lb="36" cb="29">
<mex lb="36" cb="29" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_e3e6ad554941b2e4ca994b68da752496" nm="Lane" arrow="1">
<n19 lb="36" cb="29"/>
</mex>
</n32>
<uo lb="36" cb="37" le="36" ce="38" kind="-">
<n45 lb="36" cb="38">
<flit/>
</n45>
</uo>
</xop>
</rx>
</u>

</Stmt>
</m>
<c name="SpilledReg" id="41e5cf1bc74bc7355c6799f8718259eb_d8e4406a8169ad6b365d5b46a82dcdb4" file="2" linestart="31" lineend="31" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::SIMachineFunctionInfo::SpilledReg &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="SpilledReg" id="41e5cf1bc74bc7355c6799f8718259eb_c6d743c4e6f7c157040dd77ae4e97763" file="2" linestart="31" lineend="31" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::SIMachineFunctionInfo::SpilledReg &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
<d name="~SpilledReg" id="41e5cf1bc74bc7355c6799f8718259eb_2c01c80f70924626f73d56099e7b344a" file="2" linestart="31" lineend="31" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="31" cb="10"/>

</Stmt>
</d>
<m name="operator=" id="41e5cf1bc74bc7355c6799f8718259eb_ab6d0caf945737a25f6035d15f2b23b9" file="2" linestart="31" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::SIMachineFunctionInfo::SpilledReg &amp;">
<lrf>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::SIMachineFunctionInfo::SpilledReg &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="41e5cf1bc74bc7355c6799f8718259eb_fe78c45aa040f67759b55107b557ac48" file="2" linestart="31" lineend="31" implicit="true" operator="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="llvm::SIMachineFunctionInfo::SpilledReg &amp;">
<lrf>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</lrf>
</fpt>
<p name="" proto="llvm::SIMachineFunctionInfo::SpilledReg &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="31" cb="10">
<xop lb="31" cb="10" kind="=">
<mex lb="31" cb="10" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_a214a8b887331b3cfc25611ac6b0619f" nm="VGPR" arrow="1">
<n19 lb="31" cb="10"/>
</mex>
<n32 lb="31" cb="10">
<mex lb="31" cb="10" kind="xvalue" id="41e5cf1bc74bc7355c6799f8718259eb_a214a8b887331b3cfc25611ac6b0619f" nm="VGPR" point="1">
<scast lb="31" cb="10">
<cast cast="NoOp">
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</cast>
<drx lb="31" cb="10" kind="lvalue" nm=""/>
</scast>
</mex>
</n32>
</xop>
<xop lb="31" cb="10" kind="=">
<mex lb="31" cb="10" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_e3e6ad554941b2e4ca994b68da752496" nm="Lane" arrow="1">
<n19 lb="31" cb="10"/>
</mex>
<n32 lb="31" cb="10">
<mex lb="31" cb="10" kind="xvalue" id="41e5cf1bc74bc7355c6799f8718259eb_e3e6ad554941b2e4ca994b68da752496" nm="Lane" point="1">
<scast lb="31" cb="10">
<cast cast="NoOp">
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</cast>
<drx lb="31" cb="10" kind="lvalue" nm=""/>
</scast>
</mex>
</n32>
</xop>
<rx lb="31" cb="10" pvirg="true">
<uo lb="31" cb="10" kind="*">
<n19 lb="31" cb="10"/>
</uo>
</rx>
</u>

</Stmt>
</m>
</cr>
<cr parent="41e5cf1bc74bc7355c6799f8718259eb_539bbce0ed08c351943b01ed916c03de" access="public" depth="0" kind="struct" name="RegSpillTracker" id="41e5cf1bc74bc7355c6799f8718259eb_e5c7a7ea57788909d663c56aefa136cd" file="2" linestart="39" lineend="55">
<cr access="public" kind="struct" name="RegSpillTracker" id="41e5cf1bc74bc7355c6799f8718259eb_ef5a27582c2b83024edb910afc2b0f77" file="2" linestart="39" lineend="39"/>
<Decl access="private"/>
<fl name="CurrentLane" id="41e5cf1bc74bc7355c6799f8718259eb_a035d5fefad9cc697132dcc2ecfc2d86" file="2" linestart="41" lineend="41" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="SpilledRegisters" id="41e5cf1bc74bc7355c6799f8718259eb_031573a85d57d45abdeacb4e4681d26e" file="2" linestart="42" lineend="42" access="private" proto="std::map&lt;unsigned int, SpilledReg&gt;">
<ety>
<tss>
<templatebase id="543b91aff9d74024059e00771cc90e52_af53dcb0381442ba69b706cfd90f0e4b"/>
<template_arguments>
<bt name="unsigned int"/>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</template_arguments>
</tss>
</ety>
</fl>
<Decl access="public"/>
<fl name="LaneVGPR" id="41e5cf1bc74bc7355c6799f8718259eb_9f159e0330c3bafffc8ae2a9771835b2" file="2" linestart="44" lineend="44" isLiteral="true" access="public" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<c name="RegSpillTracker" id="41e5cf1bc74bc7355c6799f8718259eb_e2995ecb6bf8d9c0e082daeece86fb48" file="2" linestart="45" lineend="45" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<initlist id="41e5cf1bc74bc7355c6799f8718259eb_a035d5fefad9cc697132dcc2ecfc2d86">
<Stmt>
<n32 lb="45" cb="37">
<n45 lb="45" cb="37">
<flit/>
</n45>
</n32>

</Stmt>
</initlist>
<initlist id="41e5cf1bc74bc7355c6799f8718259eb_031573a85d57d45abdeacb4e4681d26e">
<Stmt>
<n10 lb="45" cb="41" le="45" ce="58">
<typeptr id="543b91aff9d74024059e00771cc90e52_f03640a6168c98ab3d4bccb7bd344036">
<template_arguments>
<bt name="unsigned int"/>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
<rt>
<cts id="53bf6af53c2533d21a39fbab7aab80ae_00d97eaa19515dc38fda9027b027e0f6">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
</n10>

</Stmt>
</initlist>
<initlist id="41e5cf1bc74bc7355c6799f8718259eb_9f159e0330c3bafffc8ae2a9771835b2">
<Stmt>
<n32 lb="45" cb="70">
<n45 lb="45" cb="70"/>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="45" cb="73" le="45" ce="75"/>

</Stmt>
</c>
<m name="reserveLanes" id="41e5cf1bc74bc7355c6799f8718259eb_444d4509d7323f79c2fb44ed2e60fb0a" file="2" linestart="50" lineend="51" access="public" hasbody="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NumRegs" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="51" cb="46">
<n45 lb="51" cb="46">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</m>
<m name="addSpilledReg" id="41e5cf1bc74bc7355c6799f8718259eb_7dcf4cb71d83ee1224097d848d1e1b31" file="2" linestart="52" lineend="52" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="FrameIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Lane" proto="int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="int"/>
<Stmt>
<uo lb="52" cb="70" le="52" ce="71" kind="-">
<n45 lb="52" cb="71">
<flit/>
</n45>
</uo>

</Stmt>
</p>
</m>
<m name="getSpilledReg" id="41e5cf1bc74bc7355c6799f8718259eb_f6da6ad951f5cd0ad0ebe94b600f5af5" file="2" linestart="53" lineend="53" access="public" hasbody="true">
<fpt proto="const llvm::SIMachineFunctionInfo::SpilledReg &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="FrameIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="programSpillsRegisters" id="41e5cf1bc74bc7355c6799f8718259eb_cc8f3ed8d5c4627227cb0eeb8f9f12ad" file="2" linestart="54" lineend="54" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="54" cb="35" le="54" ce="71">
<rx lb="54" cb="37" le="54" ce="68" pvirg="true">
<uo lb="54" cb="44" le="54" ce="68" kind="!">
<mce lb="54" cb="45" le="54" ce="68" nbparm="0" id="8070363a27881d4727dcaa96ac073104_3432235c2489e837f76a8f2a58407168">
<exp pvirg="true"/>
<mex lb="54" cb="45" le="54" ce="62" id="8070363a27881d4727dcaa96ac073104_3432235c2489e837f76a8f2a58407168" nm="empty" point="1">
<n32 lb="54" cb="45">
<mex lb="54" cb="45" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_031573a85d57d45abdeacb4e4681d26e" nm="SpilledRegisters" arrow="1">
<n19 lb="54" cb="45"/>
</mex>
</n32>
</mex>
</mce>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="operator=" id="41e5cf1bc74bc7355c6799f8718259eb_1ed922fc1c66de72114880398ed43fad" file="2" linestart="39" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::SIMachineFunctionInfo::RegSpillTracker &amp;">
<lrf>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_e5c7a7ea57788909d663c56aefa136cd"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::SIMachineFunctionInfo::RegSpillTracker &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_e5c7a7ea57788909d663c56aefa136cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="41e5cf1bc74bc7355c6799f8718259eb_23df8552716aecce1aceb04c9d026bdc" file="2" linestart="39" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::SIMachineFunctionInfo::RegSpillTracker &amp;">
<lrf>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_e5c7a7ea57788909d663c56aefa136cd"/>
</rt>
</lrf>
</fpt>
<p name="" proto="llvm::SIMachineFunctionInfo::RegSpillTracker &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_e5c7a7ea57788909d663c56aefa136cd"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~RegSpillTracker" id="41e5cf1bc74bc7355c6799f8718259eb_1a1cf51cf297edfccac510ffcde9fb2e" file="2" linestart="39" lineend="39" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
<Stmt>
<u lb="39" cb="10"/>

</Stmt>
</d>
<c name="RegSpillTracker" id="41e5cf1bc74bc7355c6799f8718259eb_28c01f663b51e054b68c181d6e105bdd" file="2" linestart="39" lineend="39" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::SIMachineFunctionInfo::RegSpillTracker &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_e5c7a7ea57788909d663c56aefa136cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="RegSpillTracker" id="41e5cf1bc74bc7355c6799f8718259eb_8ac48d4d346e94eace83dfc11ddefcfe" file="2" linestart="39" lineend="39" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::SIMachineFunctionInfo::RegSpillTracker &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_e5c7a7ea57788909d663c56aefa136cd"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<c name="SIMachineFunctionInfo" id="41e5cf1bc74bc7355c6799f8718259eb_c13367eb344b974d7778828bc80d9040" file="2" linestart="59" lineend="59" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<fl name="PSInputAddr" id="41e5cf1bc74bc7355c6799f8718259eb_4df29a6eea23d95ef3d4093aad72a6af" file="2" linestart="60" lineend="60" isLiteral="true" access="public" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="SpillTracker" id="41e5cf1bc74bc7355c6799f8718259eb_1a38beb149fdff2442074cbf0d6619e8" file="2" linestart="61" lineend="61" access="public" proto="struct RegSpillTracker">
<ety>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_e5c7a7ea57788909d663c56aefa136cd"/>
</rt>
</ety>
</fl>
<fl name="NumUserSGPRs" id="41e5cf1bc74bc7355c6799f8718259eb_a9b59fdc0b85ba640d06f040b2fb0571" file="2" linestart="62" lineend="62" isLiteral="true" access="public" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<m name="operator=" id="41e5cf1bc74bc7355c6799f8718259eb_86728405563f1654fe161114b90dbd8c" file="2" linestart="27" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::SIMachineFunctionInfo &amp;">
<lrf>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_539bbce0ed08c351943b01ed916c03de"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::SIMachineFunctionInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_539bbce0ed08c351943b01ed916c03de"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~SIMachineFunctionInfo" id="41e5cf1bc74bc7355c6799f8718259eb_04666df13abe5c58bbce0f3dbcb89cc3" file="2" linestart="27" lineend="27" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
<Stmt>
<u lb="27" cb="7"/>

</Stmt>
</d>
<c name="SIMachineFunctionInfo" id="41e5cf1bc74bc7355c6799f8718259eb_d09baaffb84106fd1e1c12baccb1c238" file="2" linestart="27" lineend="27" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::SIMachineFunctionInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_539bbce0ed08c351943b01ed916c03de"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="ded716f65b6f53d8bd73121f19ff71d1_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="21" lineend="21"/>
<m name="anchor" id="ded716f65b6f53d8bd73121f19ff71d1_54f33946889b3065da50545dd42e458b" file="1" linestart="25" lineend="25" previous="41e5cf1bc74bc7355c6799f8718259eb_54f33946889b3065da50545dd42e458b" access="private" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="25" cb="38" le="25" ce="39"/>

</Stmt>
</m>
<c name="SIMachineFunctionInfo" id="ded716f65b6f53d8bd73121f19ff71d1_c13367eb344b974d7778828bc80d9040" file="1" linestart="27" lineend="31" previous="41e5cf1bc74bc7355c6799f8718259eb_c13367eb344b974d7778828bc80d9040" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="28" cb="5" le="28" ce="29">
<typeptr id="e8d830eeeae44177d5e301d3e20bd6e1_35ea4eb980e16b498942a631a5c43477"/>
<temp/>
<drx lb="28" cb="27" kind="lvalue" nm="MF"/>
</n10>

</BaseInit>
<initlist id="41e5cf1bc74bc7355c6799f8718259eb_4df29a6eea23d95ef3d4093aad72a6af">
<Stmt>
<n32 lb="29" cb="17">
<n45 lb="29" cb="17">
<flit/>
</n45>
</n32>

</Stmt>
</initlist>
<initlist id="41e5cf1bc74bc7355c6799f8718259eb_1a38beb149fdff2442074cbf0d6619e8">
<Stmt>
<n10 lb="30" cb="5" le="30" ce="18">
<typeptr id="41e5cf1bc74bc7355c6799f8718259eb_e2995ecb6bf8d9c0e082daeece86fb48"/>
<temp/>
</n10>

</Stmt>
</initlist>
<initlist id="41e5cf1bc74bc7355c6799f8718259eb_a9b59fdc0b85ba640d06f040b2fb0571">
<Stmt>
<n32 lb="31" cb="18">
<n45 lb="31" cb="18"/>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="31" cb="21" le="31" ce="23"/>

</Stmt>
</c>
<f name="createLaneVGPR" id="ded716f65b6f53d8bd73121f19ff71d1_680957029ccf925bb99ad6208df50b4f" file="1" linestart="33" lineend="71" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="33" cb="79" le="71" ce="1">
<dst lb="34" cb="3" le="34" ce="70">
<exp pvirg="true"/>
<Var nm="VGPR" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<frs lb="60" cb="3" le="65" ce="3">
<dst lb="60" cb="33">
<exp pvirg="true"/>
<Var nm="__range">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<uo lb="60" cb="33" le="60" ce="34" kind="*">
<n32 lb="60" cb="34">
<drx lb="60" cb="34" kind="lvalue" nm="MF"/>
</n32>
</uo>
</Var>
</dst>
<dst lb="60" cb="31">
<exp pvirg="true"/>
<Var nm="__begin" value="true">
<auto/>
<n10 lb="60" cb="31">
<typeptr id="cf80d347400835f00b932d17946e2cd9_5f545096e76526fd3963080212590ebf">
<template_arguments>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="60" cb="31">
<exp pvirg="true"/>
<mce lb="60" cb="31" nbparm="0" id="895a66b41661e915ba6854da2359580f_6f393e3b748bb01247dab39217b84227">
<exp pvirg="true"/>
<mex lb="60" cb="31" id="895a66b41661e915ba6854da2359580f_6f393e3b748bb01247dab39217b84227" nm="begin" point="1">
<drx lb="60" cb="31" kind="lvalue" nm="__range"/>
</mex>
</mce>
</mte>
</n10>
</Var>
<Var nm="__end" value="true" virg="true">
<auto/>
<n10 lb="60" cb="31">
<typeptr id="cf80d347400835f00b932d17946e2cd9_5f545096e76526fd3963080212590ebf">
<template_arguments>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="60" cb="31">
<exp pvirg="true"/>
<mce lb="60" cb="31" nbparm="0" id="895a66b41661e915ba6854da2359580f_e786cda3031f80ec33199bbe8b3a7a1b">
<exp pvirg="true"/>
<mex lb="60" cb="31" id="895a66b41661e915ba6854da2359580f_e786cda3031f80ec33199bbe8b3a7a1b" nm="end" point="1">
<drx lb="60" cb="31" kind="lvalue" nm="__range"/>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="60" cb="31" nbparm="2" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb">
<exp pvirg="true"/>
<n32 lb="60" cb="31">
<drx lb="60" cb="31" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb" nm="operator!="/>
</n32>
<n32 lb="60" cb="31">
<drx lb="60" cb="31" kind="lvalue" nm="__begin"/>
</n32>
<n32 lb="60" cb="31">
<drx lb="60" cb="31" kind="lvalue" nm="__end"/>
</n32>
</ocx>
<ocx lb="60" cb="31" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3">
<exp pvirg="true"/>
<n32 lb="60" cb="31">
<drx lb="60" cb="31" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3" nm="operator++"/>
</n32>
<drx lb="60" cb="31" kind="lvalue" nm="__begin"/>
</ocx>
<dst lb="60" cb="8" le="60" ce="36">
<exp pvirg="true"/>
<Var nm="MBB">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<ocx lb="60" cb="31" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_088e5180743dc255d5314e124459729a">
<exp pvirg="true"/>
<n32 lb="60" cb="31">
<drx lb="60" cb="31" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_088e5180743dc255d5314e124459729a" nm="operator*"/>
</n32>
<n32 lb="60" cb="31">
<drx lb="60" cb="31" kind="lvalue" nm="__begin"/>
</n32>
</ocx>
</Var>
</dst>
<u lb="60" cb="38" le="65" ce="3"/>
</frs>
<dst lb="67" cb="3" le="67" ce="53">
<exp pvirg="true"/>
<Var nm="Ctx">
<lrf>
<rt>
<cr id="4d11bad3983984f39852cc0c8c10fb2b_8c6ba1df3c8faa83eacea07a763e4ffc"/>
</rt>
</lrf>
<mce lb="67" cb="22" le="67" ce="52" nbparm="0" id="e43b680db66eb84907a187ef5febec89_5b939950caf2029ff124438bf00dddac">
<exp pvirg="true"/>
<mex lb="67" cb="22" le="67" ce="41" id="e43b680db66eb84907a187ef5febec89_5b939950caf2029ff124438bf00dddac" nm="getContext" arrow="1">
<mce lb="67" cb="22" le="67" ce="38" nbparm="0" id="895a66b41661e915ba6854da2359580f_5febb007fe1552119e5d25cdd3d2184e">
<exp pvirg="true"/>
<mex lb="67" cb="22" le="67" ce="26" id="895a66b41661e915ba6854da2359580f_5febb007fe1552119e5d25cdd3d2184e" nm="getFunction" arrow="1">
<n32 lb="67" cb="22">
<n32 lb="67" cb="22">
<drx lb="67" cb="22" kind="lvalue" nm="MF"/>
</n32>
</n32>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<mce lb="68" cb="3" le="68" ce="55" nbparm="1" id="4d11bad3983984f39852cc0c8c10fb2b_5b80c8c8634d2c0863f3f882a2db526f">
<exp pvirg="true"/>
<mex lb="68" cb="3" le="68" ce="7" id="4d11bad3983984f39852cc0c8c10fb2b_5b80c8c8634d2c0863f3f882a2db526f" nm="emitError" point="1">
<drx lb="68" cb="3" kind="lvalue" nm="Ctx"/>
</mex>
<mte lb="68" cb="17">
<exp pvirg="true"/>
<n10 lb="68" cb="17">
<typeptr id="96ed60b524dd53b8d6b92c178537632e_50b43c2334b5224aebb38bf975bda87b"/>
<temp/>
<n32 lb="68" cb="17">
<n52 lb="68" cb="17">
<slit/>
</n52>
</n32>
</n10>
</mte>
</mce>
<rx lb="70" cb="3" le="70" ce="10" pvirg="true">
<n32 lb="70" cb="10">
<drx lb="70" cb="10" kind="lvalue" nm="VGPR"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<m name="reserveLanes" id="ded716f65b6f53d8bd73121f19ff71d1_444d4509d7323f79c2fb44ed2e60fb0a" file="1" linestart="73" lineend="86" previous="41e5cf1bc74bc7355c6799f8718259eb_444d4509d7323f79c2fb44ed2e60fb0a" access="public" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NumRegs" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="51" cb="46">
<n45 lb="51" cb="46">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="74" cb="70" le="86" ce="1">
<dst lb="75" cb="3" le="75" ce="35">
<exp pvirg="true"/>
<Var nm="StartLane" value="true">
<bt name="unsigned int"/>
<n32 lb="75" cb="24">
<mex lb="75" cb="24" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_a035d5fefad9cc697132dcc2ecfc2d86" nm="CurrentLane" arrow="1">
<n19 lb="75" cb="24"/>
</mex>
</n32>
</Var>
</dst>
<cao lb="76" cb="3" le="76" ce="18" kind="+=">
<mex lb="76" cb="3" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_a035d5fefad9cc697132dcc2ecfc2d86" nm="CurrentLane" arrow="1">
<n19 lb="76" cb="3"/>
</mex>
<n32 lb="76" cb="18">
<drx lb="76" cb="18" kind="lvalue" nm="NumRegs"/>
</n32>
</cao>
<if lb="77" cb="3" le="84" ce="3" else="true" elselb="79" elsecb="10">
<uo lb="77" cb="7" le="77" ce="8" kind="!">
<n32 lb="77" cb="8">
<n32 lb="77" cb="8">
<mex lb="77" cb="8" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_9f159e0330c3bafffc8ae2a9771835b2" nm="LaneVGPR" arrow="1">
<n19 lb="77" cb="8"/>
</mex>
</n32>
</n32>
</uo>
<u lb="77" cb="18" le="79" ce="3">
<xop lb="78" cb="5" le="78" ce="38" kind="=">
<mex lb="78" cb="5" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_9f159e0330c3bafffc8ae2a9771835b2" nm="LaneVGPR" arrow="1">
<n19 lb="78" cb="5"/>
</mex>
<ce lb="78" cb="16" le="78" ce="38" nbparm="2" id="ded716f65b6f53d8bd73121f19ff71d1_680957029ccf925bb99ad6208df50b4f">
<exp pvirg="true"/>
<n32 lb="78" cb="16">
<drx lb="78" cb="16" kind="lvalue" id="ded716f65b6f53d8bd73121f19ff71d1_680957029ccf925bb99ad6208df50b4f" nm="createLaneVGPR"/>
</n32>
<drx lb="78" cb="31" kind="lvalue" nm="MRI"/>
<n32 lb="78" cb="36">
<drx lb="78" cb="36" kind="lvalue" nm="MF"/>
</n32>
</ce>
</xop>
</u>
<u lb="79" cb="10" le="84" ce="3">
<if lb="80" cb="5" le="83" ce="5">
<xop lb="80" cb="9" le="80" ce="24" kind="&gt;=">
<n32 lb="80" cb="9">
<mex lb="80" cb="9" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_a035d5fefad9cc697132dcc2ecfc2d86" nm="CurrentLane" arrow="1">
<n19 lb="80" cb="9"/>
</mex>
</n32>
<n32 lb="80" cb="24">
<n45 lb="80" cb="24">
<flit/>
</n45>
</n32>
</xop>
<u lb="80" cb="35" le="83" ce="5">
<xop lb="81" cb="7" le="81" ce="33" kind="=">
<drx lb="81" cb="7" kind="lvalue" nm="StartLane"/>
<n32 lb="81" cb="19" le="81" ce="33">
<xop lb="81" cb="19" le="81" ce="33" kind="=">
<mex lb="81" cb="19" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_a035d5fefad9cc697132dcc2ecfc2d86" nm="CurrentLane" arrow="1">
<n19 lb="81" cb="19"/>
</mex>
<n32 lb="81" cb="33">
<n45 lb="81" cb="33">
<flit/>
</n45>
</n32>
</xop>
</n32>
</xop>
<xop lb="82" cb="7" le="82" ce="40" kind="=">
<mex lb="82" cb="7" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_9f159e0330c3bafffc8ae2a9771835b2" nm="LaneVGPR" arrow="1">
<n19 lb="82" cb="7"/>
</mex>
<ce lb="82" cb="18" le="82" ce="40" nbparm="2" id="ded716f65b6f53d8bd73121f19ff71d1_680957029ccf925bb99ad6208df50b4f">
<exp pvirg="true"/>
<n32 lb="82" cb="18">
<drx lb="82" cb="18" kind="lvalue" id="ded716f65b6f53d8bd73121f19ff71d1_680957029ccf925bb99ad6208df50b4f" nm="createLaneVGPR"/>
</n32>
<drx lb="82" cb="33" kind="lvalue" nm="MRI"/>
<n32 lb="82" cb="38">
<drx lb="82" cb="38" kind="lvalue" nm="MF"/>
</n32>
</ce>
</xop>
</u>
</if>
</u>
</if>
<rx lb="85" cb="3" le="85" ce="10" pvirg="true">
<n32 lb="85" cb="10">
<drx lb="85" cb="10" kind="lvalue" nm="StartLane"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="addSpilledReg" id="ded716f65b6f53d8bd73121f19ff71d1_7dcf4cb71d83ee1224097d848d1e1b31" file="1" linestart="88" lineend="92" previous="41e5cf1bc74bc7355c6799f8718259eb_7dcf4cb71d83ee1224097d848d1e1b31" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="FrameIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Lane" proto="int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="int"/>
<Stmt>
<uo lb="52" cb="70" le="52" ce="71" kind="-">
<n45 lb="52" cb="71">
<flit/>
</n45>
</uo>

</Stmt>
</p>
<Stmt>
<u lb="90" cb="70" le="92" ce="1">
<ocx lb="91" cb="3" le="91" ce="54" nbparm="2" id="41e5cf1bc74bc7355c6799f8718259eb_fe78c45aa040f67759b55107b557ac48">
<exp pvirg="true"/>
<n32 lb="91" cb="32">
<drx lb="91" cb="32" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_fe78c45aa040f67759b55107b557ac48" nm="operator="/>
</n32>
<ocx lb="91" cb="3" le="91" ce="30" nbparm="2" id="543b91aff9d74024059e00771cc90e52_64d279b0ac8807c816b40e3b332b3629">
<exp pvirg="true"/>
<n32 lb="91" cb="19" le="91" ce="30">
<drx lb="91" cb="19" le="91" ce="30" kind="lvalue" id="543b91aff9d74024059e00771cc90e52_64d279b0ac8807c816b40e3b332b3629" nm="operator[]"/>
</n32>
<mex lb="91" cb="3" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_031573a85d57d45abdeacb4e4681d26e" nm="SpilledRegisters" arrow="1">
<n19 lb="91" cb="3"/>
</mex>
<n32 lb="91" cb="20">
<drx lb="91" cb="20" kind="lvalue" nm="FrameIndex"/>
</n32>
</ocx>
<mte lb="91" cb="34" le="91" ce="54">
<exp pvirg="true"/>
<n11 lb="91" cb="34" le="91" ce="54">
<typeptr id="41e5cf1bc74bc7355c6799f8718259eb_e742f0908b6be763ad1e935de46c3a80"/>
<temp/>
<n32 lb="91" cb="45">
<drx lb="91" cb="45" kind="lvalue" nm="Reg"/>
</n32>
<n32 lb="91" cb="50">
<drx lb="91" cb="50" kind="lvalue" nm="Lane"/>
</n32>
</n11>
</mte>
</ocx>
</u>

</Stmt>
</m>
<m name="getSpilledReg" id="ded716f65b6f53d8bd73121f19ff71d1_f6da6ad951f5cd0ad0ebe94b600f5af5" file="1" linestart="94" lineend="97" previous="41e5cf1bc74bc7355c6799f8718259eb_f6da6ad951f5cd0ad0ebe94b600f5af5" access="public" hasbody="true" isdef="true">
<fpt proto="const SIMachineFunctionInfo::SpilledReg &amp;">
<lrf>
<QualType const="true">
<ety>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</ety>
</QualType>
</lrf>
</fpt>
<p name="FrameIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="95" cb="76" le="97" ce="1">
<rx lb="96" cb="3" le="96" ce="37" pvirg="true">
<n32 lb="96" cb="10" le="96" ce="37">
<ocx lb="96" cb="10" le="96" ce="37" nbparm="2" id="543b91aff9d74024059e00771cc90e52_64d279b0ac8807c816b40e3b332b3629">
<exp pvirg="true"/>
<n32 lb="96" cb="26" le="96" ce="37">
<drx lb="96" cb="26" le="96" ce="37" kind="lvalue" id="543b91aff9d74024059e00771cc90e52_64d279b0ac8807c816b40e3b332b3629" nm="operator[]"/>
</n32>
<mex lb="96" cb="10" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_031573a85d57d45abdeacb4e4681d26e" nm="SpilledRegisters" arrow="1">
<n19 lb="96" cb="10"/>
</mex>
<n32 lb="96" cb="27">
<drx lb="96" cb="27" kind="lvalue" nm="FrameIndex"/>
</n32>
</ocx>
</n32>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
