
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.14+36 (git sha1 15a4e900b, gcc 7.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Jan22_SW_Release, released at Sat Jan 29 02:42:49 2022.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Jan22_SW_Release, released at Sat Jan 29 02:42:49 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'defines.vh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'cavlc.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'cavlc_fsm.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'cavlc_len_gen.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'cavlc_read_levels.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'cavlc_read_run_befores.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'cavlc_read_total_coeffs.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'cavlc_read_total_zeros.v'

3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] cavlc.v:41: compiling module 'cavlc'
VERIFIC-INFO [VERI-1018] cavlc_read_total_coeffs.v:43: compiling module 'cavlc_read_total_coeffs'
VERIFIC-INFO [VERI-1018] cavlc_read_levels.v:44: compiling module 'cavlc_read_levels'
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:155: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:212: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:226: expression size 10 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:229: expression size 31 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:259: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:261: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:263: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:266: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:268: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:270: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:273: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:275: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:277: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:280: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:282: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:284: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:287: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:289: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:291: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:294: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:296: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:298: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:301: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:303: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:305: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:308: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:310: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:312: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:315: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:317: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:319: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:322: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:324: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:326: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:329: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:331: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:333: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:336: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:338: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:340: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:343: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:345: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:347: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:350: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:352: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:354: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:357: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:359: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_levels.v:361: expression size 32 truncated to fit in target size 9
VERIFIC-INFO [VERI-1018] cavlc_read_total_zeros.v:41: compiling module 'cavlc_read_total_zeros'
VERIFIC-WARNING [VERI-1209] cavlc_read_total_zeros.v:92: expression size 16 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_total_zeros.v:93: expression size 16 truncated to fit in target size 6
VERIFIC-WARNING [VERI-1209] cavlc_read_total_zeros.v:96: expression size 16 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] cavlc_read_total_zeros.v:98: expression size 16 truncated to fit in target size 6
VERIFIC-WARNING [VERI-1209] cavlc_read_total_zeros.v:101: expression size 16 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] cavlc_read_total_zeros.v:102: expression size 16 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_total_zeros.v:106: expression size 16 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] cavlc_read_total_zeros.v:107: expression size 16 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] cavlc_read_total_zeros.v:108: expression size 16 truncated to fit in target size 6
VERIFIC-WARNING [VERI-1209] cavlc_read_total_zeros.v:320: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] cavlc_read_total_zeros.v:321: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] cavlc_read_total_zeros.v:688: expression size 32 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] cavlc_read_total_zeros.v:689: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] cavlc_read_run_befores.v:41: compiling module 'cavlc_read_run_befores'
VERIFIC-WARNING [VERI-1209] cavlc_read_run_befores.v:196: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] cavlc_read_run_befores.v:201: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] cavlc_read_run_befores.v:242: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] cavlc_read_run_befores.v:255: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] cavlc_read_run_befores.v:255: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] cavlc_len_gen.v:41: compiling module 'cavlc_len_gen'
VERIFIC-WARNING [VERI-1174] cavlc_len_gen.v:70: synthesis - simulation differences may occur when using parallel_case directive
VERIFIC-WARNING [VERI-1209] cavlc_len_gen.v:79: expression size 32 truncated to fit in target size 5
VERIFIC-INFO [VERI-1018] cavlc_fsm.v:41: compiling module 'cavlc_fsm'
VERIFIC-WARNING [VERI-1209] cavlc_fsm.v:106: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] cavlc_fsm.v:135: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] cavlc_fsm.v:139: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] cavlc_fsm.v:144: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] cavlc_fsm.v:153: expression size 32 truncated to fit in target size 4
Importing module cavlc.
Importing module cavlc_read_total_coeffs.
Importing module cavlc_read_levels.
Importing module cavlc_read_run_befores.
Importing module cavlc_read_total_zeros.
Importing module cavlc_fsm.
Importing module cavlc_len_gen.

3.1. Analyzing design hierarchy..
Top module:  \cavlc
Used module:     \cavlc_fsm
Used module:     \cavlc_len_gen
Used module:     \cavlc_read_run_befores
Used module:     \cavlc_read_total_zeros
Used module:     \cavlc_read_levels
Used module:     \cavlc_read_total_coeffs

3.2. Analyzing design hierarchy..
Top module:  \cavlc
Used module:     \cavlc_fsm
Used module:     \cavlc_len_gen
Used module:     \cavlc_read_run_befores
Used module:     \cavlc_read_total_zeros
Used module:     \cavlc_read_levels
Used module:     \cavlc_read_total_coeffs
Removed 0 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

4.8. Executing PROC_DFF pass (convert process syncs to FFs).

4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc_len_gen.
Optimizing module cavlc_fsm.
<suppressed ~15 debug messages>
Optimizing module cavlc_read_total_zeros.
<suppressed ~63 debug messages>
Optimizing module cavlc_read_run_befores.
<suppressed ~31 debug messages>
Optimizing module cavlc_read_levels.
<suppressed ~43 debug messages>
Optimizing module cavlc_read_total_coeffs.
<suppressed ~127 debug messages>
Optimizing module cavlc.

5. Executing FLATTEN pass (flatten design).
Deleting now unused module cavlc_len_gen.
Deleting now unused module cavlc_fsm.
Deleting now unused module cavlc_read_total_zeros.
Deleting now unused module cavlc_read_run_befores.
Deleting now unused module cavlc_read_levels.
Deleting now unused module cavlc_read_total_coeffs.
<suppressed ~6 debug messages>

6. Executing TRIBUF pass.

7. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 4 unused cells and 1296 unused wires.
<suppressed ~87 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module cavlc...
Found and reported 0 problems.

10. Executing DEMINOUT pass (demote inout ports to input or output).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\cavlc_read_levels.$verific$mux_134$cavlc_read_levels.v:244$2331: \cavlc_read_levels.level -> { 1'0 \cavlc_read_levels.level [7:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\cavlc_read_total_zeros.$verific$mux_590$cavlc_read_total_zeros.v:712$3537.
Removed 1 multiplexer ports.
<suppressed ~110 debug messages>

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
    New ctrl vector for $pmux cell $flatten\cavlc_fsm.$verific$select_78$cavlc_fsm.v:156$3679: { $flatten\cavlc_fsm.$verific$n328$3563 $flatten\cavlc_fsm.$verific$n329$3564 $flatten\cavlc_fsm.$verific$n332$3567 $flatten\cavlc_fsm.$verific$n333$3568 $flatten\cavlc_fsm.$verific$n334$3569 $auto$opt_reduce.cc:134:opt_pmux$3705 }
    New ctrl vector for $pmux cell $flatten\cavlc_len_gen.$verific$select_18$cavlc_len_gen.v:80$3702: { \cavlc_fsm.state [1] $auto$opt_reduce.cc:134:opt_pmux$3707 \cavlc_fsm.state [6] \cavlc_fsm.state [7] $flatten\cavlc_len_gen.$verific$n48$3690 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_121$cavlc_read_run_befores.v:259$2811: { $flatten\cavlc_read_run_befores.$verific$n400$2503 $flatten\cavlc_read_run_befores.$verific$n401$2504 $flatten\cavlc_read_run_befores.$verific$n402$2505 $flatten\cavlc_read_run_befores.$verific$n403$2506 $flatten\cavlc_read_run_befores.$verific$n404$2507 $flatten\cavlc_read_run_befores.$verific$n405$2508 $flatten\cavlc_read_run_befores.$verific$n406$2509 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_122$cavlc_read_run_befores.v:259$2812: { $flatten\cavlc_read_run_befores.$verific$n400$2503 $flatten\cavlc_read_run_befores.$verific$n401$2504 $flatten\cavlc_read_run_befores.$verific$n402$2505 $flatten\cavlc_read_run_befores.$verific$n403$2506 $flatten\cavlc_read_run_befores.$verific$n404$2507 $flatten\cavlc_read_run_befores.$verific$n405$2508 $flatten\cavlc_read_run_befores.$verific$n406$2509 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_236$cavlc_read_run_befores.v:348$2853: { $flatten\cavlc_read_run_befores.$verific$n1178$2517 $auto$opt_reduce.cc:134:opt_pmux$3709 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_237$cavlc_read_run_befores.v:348$2854: { $flatten\cavlc_read_run_befores.$verific$n1179$2518 $auto$opt_reduce.cc:134:opt_pmux$3711 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_238$cavlc_read_run_befores.v:348$2855: { $flatten\cavlc_read_run_befores.$verific$n1180$2519 $auto$opt_reduce.cc:134:opt_pmux$3713 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_239$cavlc_read_run_befores.v:348$2856: { $flatten\cavlc_read_run_befores.$verific$n1181$2520 $auto$opt_reduce.cc:134:opt_pmux$3715 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_240$cavlc_read_run_befores.v:348$2857: { $flatten\cavlc_read_run_befores.$verific$n1182$2521 $auto$opt_reduce.cc:134:opt_pmux$3717 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_241$cavlc_read_run_befores.v:348$2858: { $flatten\cavlc_read_run_befores.$verific$n1183$2522 $auto$opt_reduce.cc:134:opt_pmux$3719 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_242$cavlc_read_run_befores.v:348$2859: { $flatten\cavlc_read_run_befores.$verific$n1184$2523 $auto$opt_reduce.cc:134:opt_pmux$3721 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_243$cavlc_read_run_befores.v:348$2860: { $flatten\cavlc_read_run_befores.$verific$n1185$2524 $auto$opt_reduce.cc:134:opt_pmux$3723 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_244$cavlc_read_run_befores.v:348$2861: { $flatten\cavlc_read_run_befores.$verific$n1186$2525 $auto$opt_reduce.cc:134:opt_pmux$3725 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_245$cavlc_read_run_befores.v:348$2862: { $flatten\cavlc_read_run_befores.$verific$n1187$2526 $auto$opt_reduce.cc:134:opt_pmux$3727 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_246$cavlc_read_run_befores.v:348$2863: { $flatten\cavlc_read_run_befores.$verific$n1188$2527 $auto$opt_reduce.cc:134:opt_pmux$3729 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_247$cavlc_read_run_befores.v:348$2864: { $flatten\cavlc_read_run_befores.$verific$n1189$2528 $auto$opt_reduce.cc:134:opt_pmux$3731 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_248$cavlc_read_run_befores.v:348$2865: { $flatten\cavlc_read_run_befores.$verific$n1190$2529 $auto$opt_reduce.cc:134:opt_pmux$3733 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_249$cavlc_read_run_befores.v:348$2866: { $flatten\cavlc_read_run_befores.$verific$n1191$2530 $auto$opt_reduce.cc:134:opt_pmux$3735 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_run_befores.$verific$select_250$cavlc_read_run_befores.v:348$2867: { $auto$opt_reduce.cc:134:opt_pmux$3737 $flatten\cavlc_read_run_befores.$verific$n1192$2531 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_total_coeffs.$verific$select_1051$cavlc_read_total_coeffs.v:1147$1961: { \cavlc_read_total_coeffs.rbsp_5 [0] $flatten\cavlc_read_total_coeffs.$verific$n4152$802 $flatten\cavlc_read_total_coeffs.$verific$n4155$805 $flatten\cavlc_read_total_coeffs.$verific$n4161$811 $flatten\cavlc_read_total_coeffs.$verific$n4164$814 $flatten\cavlc_read_total_coeffs.$verific$n4166$816 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_total_coeffs.$verific$select_1052$cavlc_read_total_coeffs.v:1147$1962: { \cavlc_read_total_coeffs.rbsp_5 [0] $flatten\cavlc_read_total_coeffs.$verific$n4152$802 $flatten\cavlc_read_total_coeffs.$verific$n4155$805 $flatten\cavlc_read_total_coeffs.$verific$n4158$808 $flatten\cavlc_read_total_coeffs.$verific$n4161$811 $auto$opt_reduce.cc:134:opt_pmux$3739 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_total_coeffs.$verific$select_1053$cavlc_read_total_coeffs.v:1147$1963: { \cavlc_read_total_coeffs.rbsp_5 [0] $flatten\cavlc_read_total_coeffs.$verific$n4149$799 $flatten\cavlc_read_total_coeffs.$verific$n4152$802 $auto$opt_reduce.cc:134:opt_pmux$3743 $flatten\cavlc_read_total_coeffs.$verific$n4164$814 $auto$opt_reduce.cc:134:opt_pmux$3741 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_total_coeffs.$verific$select_384$cavlc_read_total_coeffs.v:444$1630: { $flatten\cavlc_read_total_coeffs.$verific$n1613$651 $flatten\cavlc_read_total_coeffs.$verific$n1616$654 $flatten\cavlc_read_total_coeffs.$verific$n1619$657 $flatten\cavlc_read_total_coeffs.$verific$n1622$660 $flatten\cavlc_read_total_coeffs.$verific$n1625$663 $flatten\cavlc_read_total_coeffs.$verific$n1628$666 $flatten\cavlc_read_total_coeffs.$verific$n1631$669 $flatten\cavlc_read_total_coeffs.$verific$n1634$672 $flatten\cavlc_read_total_coeffs.$verific$n1637$675 $flatten\cavlc_read_total_coeffs.$verific$n1640$678 $flatten\cavlc_read_total_coeffs.$verific$n1643$681 $flatten\cavlc_read_total_coeffs.$verific$n1646$684 $auto$opt_reduce.cc:134:opt_pmux$3745 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_total_coeffs.$verific$select_385$cavlc_read_total_coeffs.v:444$1631: { $flatten\cavlc_read_total_coeffs.$verific$n1610$648 $flatten\cavlc_read_total_coeffs.$verific$n1613$651 $flatten\cavlc_read_total_coeffs.$verific$n1616$654 $flatten\cavlc_read_total_coeffs.$verific$n1619$657 $flatten\cavlc_read_total_coeffs.$verific$n1622$660 $flatten\cavlc_read_total_coeffs.$verific$n1625$663 $flatten\cavlc_read_total_coeffs.$verific$n1628$666 $flatten\cavlc_read_total_coeffs.$verific$n1631$669 $flatten\cavlc_read_total_coeffs.$verific$n1634$672 $flatten\cavlc_read_total_coeffs.$verific$n1637$675 $flatten\cavlc_read_total_coeffs.$verific$n1640$678 $flatten\cavlc_read_total_coeffs.$verific$n1643$681 $flatten\cavlc_read_total_coeffs.$verific$n1646$684 $flatten\cavlc_read_total_coeffs.$verific$n1648$686 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_total_coeffs.$verific$select_386$cavlc_read_total_coeffs.v:444$1632: { \cavlc_read_total_coeffs.rbsp_1 [0] $flatten\cavlc_read_total_coeffs.$verific$n1610$648 $flatten\cavlc_read_total_coeffs.$verific$n1613$651 $flatten\cavlc_read_total_coeffs.$verific$n1616$654 $flatten\cavlc_read_total_coeffs.$verific$n1619$657 $flatten\cavlc_read_total_coeffs.$verific$n1622$660 $flatten\cavlc_read_total_coeffs.$verific$n1625$663 $flatten\cavlc_read_total_coeffs.$verific$n1628$666 $flatten\cavlc_read_total_coeffs.$verific$n1631$669 $flatten\cavlc_read_total_coeffs.$verific$n1634$672 $flatten\cavlc_read_total_coeffs.$verific$n1637$675 $auto$opt_reduce.cc:134:opt_pmux$3749 $auto$opt_reduce.cc:134:opt_pmux$3747 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_total_coeffs.$verific$select_741$cavlc_read_total_coeffs.v:748$1826: { \cavlc_read_total_coeffs.rbsp_2 [0] $flatten\cavlc_read_total_coeffs.$verific$n2947$729 $flatten\cavlc_read_total_coeffs.$verific$n2950$732 $flatten\cavlc_read_total_coeffs.$verific$n2953$735 $flatten\cavlc_read_total_coeffs.$verific$n2956$738 $flatten\cavlc_read_total_coeffs.$verific$n2959$741 $flatten\cavlc_read_total_coeffs.$verific$n2962$744 $flatten\cavlc_read_total_coeffs.$verific$n2965$747 $flatten\cavlc_read_total_coeffs.$verific$n2968$750 $flatten\cavlc_read_total_coeffs.$verific$n2974$756 $flatten\cavlc_read_total_coeffs.$verific$n2977$759 $auto$opt_reduce.cc:134:opt_pmux$3751 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_total_coeffs.$verific$select_959$cavlc_read_total_coeffs.v:1052$1911: { \cavlc_read_total_coeffs.rbsp_3 [0] $flatten\cavlc_read_total_coeffs.$verific$n3828$769 $flatten\cavlc_read_total_coeffs.$verific$n3831$772 $flatten\cavlc_read_total_coeffs.$verific$n3834$775 $flatten\cavlc_read_total_coeffs.$verific$n3837$778 $flatten\cavlc_read_total_coeffs.$verific$n3840$781 $flatten\cavlc_read_total_coeffs.$verific$n3843$784 $auto$opt_reduce.cc:134:opt_pmux$3753 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_total_coeffs.$verific$select_960$cavlc_read_total_coeffs.v:1052$1912: { \cavlc_read_total_coeffs.rbsp_3 [0] $flatten\cavlc_read_total_coeffs.$verific$n3828$769 $flatten\cavlc_read_total_coeffs.$verific$n3831$772 $flatten\cavlc_read_total_coeffs.$verific$n3834$775 $flatten\cavlc_read_total_coeffs.$verific$n3837$778 $flatten\cavlc_read_total_coeffs.$verific$n3840$781 $flatten\cavlc_read_total_coeffs.$verific$n3843$784 $flatten\cavlc_read_total_coeffs.$verific$n3846$787 $flatten\cavlc_read_total_coeffs.$verific$n3849$790 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_total_coeffs.$verific$select_961$cavlc_read_total_coeffs.v:1052$1913: { \cavlc_read_total_coeffs.rbsp_3 [0] $flatten\cavlc_read_total_coeffs.$verific$n3828$769 $flatten\cavlc_read_total_coeffs.$verific$n3831$772 $flatten\cavlc_read_total_coeffs.$verific$n3834$775 $flatten\cavlc_read_total_coeffs.$verific$n3837$778 $flatten\cavlc_read_total_coeffs.$verific$n3840$781 $flatten\cavlc_read_total_coeffs.$verific$n3843$784 $flatten\cavlc_read_total_coeffs.$verific$n3846$787 $auto$opt_reduce.cc:134:opt_pmux$3755 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_total_zeros.$verific$select_138$cavlc_read_total_zeros.v:217$3430: { $flatten\cavlc_read_total_zeros.$verific$n440$2994 $flatten\cavlc_read_total_zeros.$verific$n443$2997 $flatten\cavlc_read_total_zeros.$verific$n446$3000 $flatten\cavlc_read_total_zeros.$verific$n449$3003 $flatten\cavlc_read_total_zeros.$verific$n452$3006 $flatten\cavlc_read_total_zeros.$verific$n455$3009 $flatten\cavlc_read_total_zeros.$verific$n458$3012 $flatten\cavlc_read_total_zeros.$verific$n460$3014 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_total_zeros.$verific$select_139$cavlc_read_total_zeros.v:217$3431: { \cavlc_read_total_zeros.rbsp_LE3 [0] $flatten\cavlc_read_total_zeros.$verific$n440$2994 $flatten\cavlc_read_total_zeros.$verific$n443$2997 $flatten\cavlc_read_total_zeros.$verific$n446$3000 $flatten\cavlc_read_total_zeros.$verific$n449$3003 $flatten\cavlc_read_total_zeros.$verific$n452$3006 $flatten\cavlc_read_total_zeros.$verific$n455$3009 $auto$opt_reduce.cc:134:opt_pmux$3757 }
    New ctrl vector for $pmux cell $flatten\cavlc_read_total_zeros.$verific$select_230$cavlc_read_total_zeros.v:317$3456: { \cavlc_read_total_zeros.rbsp_LE3 [0] $flatten\cavlc_read_total_zeros.$verific$n440$2994 $flatten\cavlc_read_total_zeros.$verific$n443$2997 $auto$opt_reduce.cc:134:opt_pmux$3759 $flatten\cavlc_read_total_zeros.$verific$n451$3005 }
  Optimizing cells in module \cavlc.
Performed a total of 32 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\cavlc_read_total_coeffs.$verific$rbsp_5_reg$cavlc_read_total_coeffs.v:149$1409 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_total_coeffs.$verific$rbsp_4_reg$cavlc_read_total_coeffs.v:149$1408 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_total_coeffs.$verific$rbsp_3_reg$cavlc_read_total_coeffs.v:149$1407 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_total_coeffs.$verific$rbsp_2_reg$cavlc_read_total_coeffs.v:149$1406 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_total_coeffs.$verific$rbsp_1_reg$cavlc_read_total_coeffs.v:149$1405 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_total_coeffs.$verific$TrailingOnes_reg$cavlc_read_total_coeffs.v:1193$1995 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_total_coeffs.$verific$TotalCoeff_reg$cavlc_read_total_coeffs.v:1193$1996 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_9_reg$cavlc_read_run_befores.v:366$2971 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_8_reg$cavlc_read_run_befores.v:366$2970 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_7_reg$cavlc_read_run_befores.v:366$2969 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_6_reg$cavlc_read_run_befores.v:366$2968 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_5_reg$cavlc_read_run_befores.v:366$2967 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_4_reg$cavlc_read_run_befores.v:366$2966 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_3_reg$cavlc_read_run_befores.v:366$2965 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_2_reg$cavlc_read_run_befores.v:366$2964 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_1_reg$cavlc_read_run_befores.v:366$2963 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_15_reg$cavlc_read_run_befores.v:366$2977 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_14_reg$cavlc_read_run_befores.v:366$2976 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_13_reg$cavlc_read_run_befores.v:366$2975 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_12_reg$cavlc_read_run_befores.v:366$2974 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_11_reg$cavlc_read_run_befores.v:366$2973 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_10_reg$cavlc_read_run_befores.v:366$2972 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$coeff_0_reg$cavlc_read_run_befores.v:366$2962 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_run_befores.$verific$ZeroLeft_reg$cavlc_read_run_befores.v:286$2826 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$suffixLength_reg$cavlc_read_levels.v:187$2293 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_prefix_reg$cavlc_read_levels.v:165$2265 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_code_tmp_reg$cavlc_read_levels.v:213$2316 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_abs_reg$cavlc_read_levels.v:245$2334 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_9_reg$cavlc_read_levels.v:382$2449 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_8_reg$cavlc_read_levels.v:382$2448 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_7_reg$cavlc_read_levels.v:382$2447 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_6_reg$cavlc_read_levels.v:382$2446 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_5_reg$cavlc_read_levels.v:382$2445 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_4_reg$cavlc_read_levels.v:382$2444 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_3_reg$cavlc_read_levels.v:382$2443 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_2_reg$cavlc_read_levels.v:382$2442 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_1_reg$cavlc_read_levels.v:382$2441 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_15_reg$cavlc_read_levels.v:382$2455 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_14_reg$cavlc_read_levels.v:382$2454 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_13_reg$cavlc_read_levels.v:382$2453 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_12_reg$cavlc_read_levels.v:382$2452 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_11_reg$cavlc_read_levels.v:382$2451 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_10_reg$cavlc_read_levels.v:382$2450 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_read_levels.$verific$level_0_reg$cavlc_read_levels.v:382$2440 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_fsm.$verific$valid_reg$cavlc_fsm.v:156$3685 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_fsm.$verific$state_reg$cavlc_fsm.v:156$3683 ($aldff) from module cavlc.
Changing const-value async load to async reset on $flatten\cavlc_fsm.$verific$i_reg$cavlc_fsm.v:156$3684 ($aldff) from module cavlc.

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

11.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

11.13. Executing OPT_DFF pass (perform DFF optimizations).

11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..

11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

11.16. Finished OPT passes. (There is nothing left to do.)

12. Executing FSM pass (extract and optimize FSM).

12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking cavlc.cavlc_fsm.state as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking cavlc.cavlc_read_levels.level_prefix as FSM state register:
    Users of register don't seem to benefit from recoding.

12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..

12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\cavlc_read_total_coeffs.$verific$rbsp_5_reg$cavlc_read_total_coeffs.v:149$1409 ($adff) from module cavlc (D = { \rbsp [0] \rbsp [1] \rbsp [2] \rbsp [3] \rbsp [4] \rbsp [5] \rbsp [6] \rbsp [7] }, Q = { \cavlc_read_total_coeffs.rbsp_5 [0] \cavlc_read_total_coeffs.rbsp_5 [1] \cavlc_read_total_coeffs.rbsp_5 [2] \cavlc_read_total_coeffs.rbsp_5 [3] \cavlc_read_total_coeffs.rbsp_5 [4] \cavlc_read_total_coeffs.rbsp_5 [5] \cavlc_read_total_coeffs.rbsp_5 [6] \cavlc_read_total_coeffs.rbsp_5 [7] }).
Adding EN signal on $flatten\cavlc_read_total_coeffs.$verific$rbsp_4_reg$cavlc_read_total_coeffs.v:149$1408 ($adff) from module cavlc (D = { \rbsp [0] \rbsp [1] \rbsp [2] \rbsp [3] \rbsp [4] \rbsp [5] }, Q = { \cavlc_read_total_coeffs.rbsp_4 [0] \cavlc_read_total_coeffs.rbsp_4 [1] \cavlc_read_total_coeffs.rbsp_4 [2] \cavlc_read_total_coeffs.rbsp_4 [3] \cavlc_read_total_coeffs.rbsp_4 [4] \cavlc_read_total_coeffs.rbsp_4 [5] }).
Adding EN signal on $flatten\cavlc_read_total_coeffs.$verific$rbsp_3_reg$cavlc_read_total_coeffs.v:149$1407 ($adff) from module cavlc (D = { \rbsp [0] \rbsp [1] \rbsp [2] \rbsp [3] \rbsp [4] \rbsp [5] \rbsp [6] \rbsp [7] \rbsp [8] \rbsp [9] }, Q = { \cavlc_read_total_coeffs.rbsp_3 [0] \cavlc_read_total_coeffs.rbsp_3 [1] \cavlc_read_total_coeffs.rbsp_3 [2] \cavlc_read_total_coeffs.rbsp_3 [3] \cavlc_read_total_coeffs.rbsp_3 [4] \cavlc_read_total_coeffs.rbsp_3 [5] \cavlc_read_total_coeffs.rbsp_3 [6] \cavlc_read_total_coeffs.rbsp_3 [7] \cavlc_read_total_coeffs.rbsp_3 [8] \cavlc_read_total_coeffs.rbsp_3 [9] }).
Adding EN signal on $flatten\cavlc_read_total_coeffs.$verific$rbsp_2_reg$cavlc_read_total_coeffs.v:149$1406 ($adff) from module cavlc (D = { \rbsp [0] \rbsp [1] \rbsp [2] \rbsp [3] \rbsp [4] \rbsp [5] \rbsp [6] \rbsp [7] \rbsp [8] \rbsp [9] \rbsp [10] \rbsp [11] \rbsp [12] \rbsp [13] }, Q = { \cavlc_read_total_coeffs.rbsp_2 [0] \cavlc_read_total_coeffs.rbsp_2 [1] \cavlc_read_total_coeffs.rbsp_2 [2] \cavlc_read_total_coeffs.rbsp_2 [3] \cavlc_read_total_coeffs.rbsp_2 [4] \cavlc_read_total_coeffs.rbsp_2 [5] \cavlc_read_total_coeffs.rbsp_2 [6] \cavlc_read_total_coeffs.rbsp_2 [7] \cavlc_read_total_coeffs.rbsp_2 [8] \cavlc_read_total_coeffs.rbsp_2 [9] \cavlc_read_total_coeffs.rbsp_2 [10] \cavlc_read_total_coeffs.rbsp_2 [11] \cavlc_read_total_coeffs.rbsp_2 [12] \cavlc_read_total_coeffs.rbsp_2 [13] }).
Adding EN signal on $flatten\cavlc_read_total_coeffs.$verific$rbsp_1_reg$cavlc_read_total_coeffs.v:149$1405 ($adff) from module cavlc (D = { \rbsp [0] \rbsp [1] \rbsp [2] \rbsp [3] \rbsp [4] \rbsp [5] \rbsp [6] \rbsp [7] \rbsp [8] \rbsp [9] \rbsp [10] \rbsp [11] \rbsp [12] \rbsp [13] \rbsp [14] \rbsp [15] }, Q = { \cavlc_read_total_coeffs.rbsp_1 [0] \cavlc_read_total_coeffs.rbsp_1 [1] \cavlc_read_total_coeffs.rbsp_1 [2] \cavlc_read_total_coeffs.rbsp_1 [3] \cavlc_read_total_coeffs.rbsp_1 [4] \cavlc_read_total_coeffs.rbsp_1 [5] \cavlc_read_total_coeffs.rbsp_1 [6] \cavlc_read_total_coeffs.rbsp_1 [7] \cavlc_read_total_coeffs.rbsp_1 [8] \cavlc_read_total_coeffs.rbsp_1 [9] \cavlc_read_total_coeffs.rbsp_1 [10] \cavlc_read_total_coeffs.rbsp_1 [11] \cavlc_read_total_coeffs.rbsp_1 [12] \cavlc_read_total_coeffs.rbsp_1 [13] \cavlc_read_total_coeffs.rbsp_1 [14] \cavlc_read_total_coeffs.rbsp_1 [15] }).
Adding EN signal on $flatten\cavlc_read_total_coeffs.$verific$TrailingOnes_reg$cavlc_read_total_coeffs.v:1193$1995 ($adff) from module cavlc (D = \cavlc_fsm.TrailingOnes_comb, Q = \cavlc_read_total_coeffs.TrailingOnes).
Adding EN signal on $flatten\cavlc_read_total_coeffs.$verific$TotalCoeff_reg$cavlc_read_total_coeffs.v:1193$1996 ($adff) from module cavlc (D = \cavlc_fsm.TotalCoeff_comb, Q = \cavlc_read_total_coeffs.TotalCoeff).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_9_reg$cavlc_read_run_befores.v:366$2971 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n2079$2733, Q = \cavlc_read_run_befores.coeff_9).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_8_reg$cavlc_read_run_befores.v:366$2970 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n2069$2732, Q = \cavlc_read_run_befores.coeff_8).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_7_reg$cavlc_read_run_befores.v:366$2969 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n2059$2731, Q = \cavlc_read_run_befores.coeff_7).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_6_reg$cavlc_read_run_befores.v:366$2968 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n2049$2730, Q = \cavlc_read_run_befores.coeff_6).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_5_reg$cavlc_read_run_befores.v:366$2967 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n2039$2729, Q = \cavlc_read_run_befores.coeff_5).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_4_reg$cavlc_read_run_befores.v:366$2966 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n2029$2728, Q = \cavlc_read_run_befores.coeff_4).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_3_reg$cavlc_read_run_befores.v:366$2965 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n2019$2727, Q = \cavlc_read_run_befores.coeff_3).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_2_reg$cavlc_read_run_befores.v:366$2964 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n2009$2726, Q = \cavlc_read_run_befores.coeff_2).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_1_reg$cavlc_read_run_befores.v:366$2963 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n1999$2725, Q = \cavlc_read_run_befores.coeff_1).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_15_reg$cavlc_read_run_befores.v:366$2977 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n2139$2739, Q = \cavlc_read_run_befores.coeff_15).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_14_reg$cavlc_read_run_befores.v:366$2976 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n2129$2738, Q = \cavlc_read_run_befores.coeff_14).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_13_reg$cavlc_read_run_befores.v:366$2975 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n2119$2737, Q = \cavlc_read_run_befores.coeff_13).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_12_reg$cavlc_read_run_befores.v:366$2974 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n2109$2736, Q = \cavlc_read_run_befores.coeff_12).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_11_reg$cavlc_read_run_befores.v:366$2973 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n2099$2735, Q = \cavlc_read_run_befores.coeff_11).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_10_reg$cavlc_read_run_befores.v:366$2972 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n2089$2734, Q = \cavlc_read_run_befores.coeff_10).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$coeff_0_reg$cavlc_read_run_befores.v:366$2962 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n1989$2724, Q = \cavlc_read_run_befores.coeff_0).
Adding EN signal on $flatten\cavlc_read_run_befores.$verific$ZeroLeft_reg$cavlc_read_run_befores.v:286$2826 ($adff) from module cavlc (D = $flatten\cavlc_read_run_befores.$verific$n494$2625, Q = \cavlc_read_run_befores.ZeroLeft).
Adding EN signal on $flatten\cavlc_read_levels.$verific$suffixLength_reg$cavlc_read_levels.v:187$2293 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n363$2083, Q = \cavlc_read_levels.suffixLength).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_prefix_reg$cavlc_read_levels.v:165$2265 ($adff) from module cavlc (D = \cavlc_read_levels.level_prefix_comb, Q = \cavlc_read_levels.level_prefix).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_code_tmp_reg$cavlc_read_levels.v:213$2316 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n551$2096 [8:0], Q = \cavlc_read_levels.level_code_tmp).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_abs_reg$cavlc_read_levels.v:245$2334 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n800$2107, Q = \cavlc_read_levels.level_abs).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_9_reg$cavlc_read_levels.v:382$2449 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3944$2200, Q = \cavlc_read_levels.level_9).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_8_reg$cavlc_read_levels.v:382$2448 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3954$2201, Q = \cavlc_read_levels.level_8).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_7_reg$cavlc_read_levels.v:382$2447 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3964$2202, Q = \cavlc_read_levels.level_7).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_6_reg$cavlc_read_levels.v:382$2446 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3974$2203, Q = \cavlc_read_levels.level_6).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_5_reg$cavlc_read_levels.v:382$2445 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3984$2204, Q = \cavlc_read_levels.level_5).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_4_reg$cavlc_read_levels.v:382$2444 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3994$2205, Q = \cavlc_read_levels.level_4).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_3_reg$cavlc_read_levels.v:382$2443 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4004$2206, Q = \cavlc_read_levels.level_3).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_2_reg$cavlc_read_levels.v:382$2442 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4014$2207, Q = \cavlc_read_levels.level_2).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_1_reg$cavlc_read_levels.v:382$2441 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4024$2208, Q = \cavlc_read_levels.level_1).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_15_reg$cavlc_read_levels.v:382$2455 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3884$2194, Q = \cavlc_read_levels.level_15).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_14_reg$cavlc_read_levels.v:382$2454 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3894$2195, Q = \cavlc_read_levels.level_14).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_13_reg$cavlc_read_levels.v:382$2453 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3904$2196, Q = \cavlc_read_levels.level_13).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_12_reg$cavlc_read_levels.v:382$2452 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3914$2197, Q = \cavlc_read_levels.level_12).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_11_reg$cavlc_read_levels.v:382$2451 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3924$2198, Q = \cavlc_read_levels.level_11).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_10_reg$cavlc_read_levels.v:382$2450 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3934$2199, Q = \cavlc_read_levels.level_10).
Adding EN signal on $flatten\cavlc_read_levels.$verific$level_0_reg$cavlc_read_levels.v:382$2440 ($adff) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4034$2209, Q = \cavlc_read_levels.level_0).
Adding EN signal on $flatten\cavlc_fsm.$verific$valid_reg$cavlc_fsm.v:156$3685 ($adff) from module cavlc (D = $flatten\cavlc_fsm.$verific$n346$3572, Q = \cavlc_fsm.valid).
Adding EN signal on $flatten\cavlc_fsm.$verific$state_reg$cavlc_fsm.v:156$3683 ($adff) from module cavlc (D = $flatten\cavlc_fsm.$verific$n336$3612, Q = \cavlc_fsm.state).
Adding EN signal on $flatten\cavlc_fsm.$verific$i_reg$cavlc_fsm.v:156$3684 ($adff) from module cavlc (D = $flatten\cavlc_fsm.$verific$n347$3613, Q = \cavlc_fsm.i).

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 28 unused cells and 28 unused wires.
<suppressed ~29 debug messages>

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.
<suppressed ~38 debug messages>

13.9. Rerunning OPT passes. (Maybe there is more to do..)

13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~101 debug messages>

13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

13.13. Executing OPT_DFF pass (perform DFF optimizations).

13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 0 unused cells and 37 unused wires.
<suppressed ~1 debug messages>

13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

13.16. Rerunning OPT passes. (Maybe there is more to do..)

13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~101 debug messages>

13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

13.20. Executing OPT_DFF pass (perform DFF optimizations).

13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..

13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

13.23. Finished OPT passes. (There is nothing left to do.)

14. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_963$cavlc_read_total_coeffs.v:1060$1915 ($eq).
Removed top 3 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_902$cavlc_read_total_coeffs.v:1013$1877 ($mux).
Removed top 4 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_886$cavlc_read_total_coeffs.v:1013$1861 ($mux).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_878$cavlc_read_total_coeffs.v:1004$1858 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_874$cavlc_read_total_coeffs.v:999$1857 ($eq).
Removed top 2 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_866$cavlc_read_total_coeffs.v:989$1855 ($eq).
Removed top 1 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$select_959$cavlc_read_total_coeffs.v:1052$1911 ($pmux).
Removed top 3 bits (of 4) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$add_967$cavlc_read_total_coeffs.v:1066$1917 ($add).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_686$cavlc_read_total_coeffs.v:741$1786 ($mux).
Removed top 3 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_670$cavlc_read_total_coeffs.v:722$1780 ($mux).
Removed top 4 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_666$cavlc_read_total_coeffs.v:722$1776 ($mux).
Removed top 4 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_993$cavlc_read_total_coeffs.v:1107$1928 ($mux).
Removed top 1 bits (of 2) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_648$cavlc_read_total_coeffs.v:708$1766 ($eq).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_624$cavlc_read_total_coeffs.v:690$1751 ($mux).
Removed top 3 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_623$cavlc_read_total_coeffs.v:690$1750 ($mux).
Removed top 4 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_995$cavlc_read_total_coeffs.v:1107$1930 ($mux).
Removed top 2 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_614$cavlc_read_total_coeffs.v:679$1746 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_611$cavlc_read_total_coeffs.v:675$1745 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_608$cavlc_read_total_coeffs.v:671$1744 ($eq).
Removed top 2 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_585$cavlc_read_total_coeffs.v:655$1728 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_584$cavlc_read_total_coeffs.v:655$1727 ($mux).
Removed top 2 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_579$cavlc_read_total_coeffs.v:648$1726 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_576$cavlc_read_total_coeffs.v:644$1725 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_564$cavlc_read_total_coeffs.v:628$1721 ($eq).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_548$cavlc_read_total_coeffs.v:620$1708 ($mux).
Removed top 4 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_547$cavlc_read_total_coeffs.v:620$1707 ($mux).
Removed top 2 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_538$cavlc_read_total_coeffs.v:609$1704 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_535$cavlc_read_total_coeffs.v:605$1703 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_526$cavlc_read_total_coeffs.v:593$1700 ($eq).
Removed top 1 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_517$cavlc_read_total_coeffs.v:585$1694 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_516$cavlc_read_total_coeffs.v:585$1693 ($mux).
Removed top 3 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_997$cavlc_read_total_coeffs.v:1107$1932 ($mux).
Removed top 1 bits (of 2) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_511$cavlc_read_total_coeffs.v:578$1691 ($eq).
Removed top 3 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_501$cavlc_read_total_coeffs.v:566$1686 ($mux).
Removed top 1 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_481$cavlc_read_total_coeffs.v:547$1675 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_480$cavlc_read_total_coeffs.v:547$1674 ($mux).
Removed top 1 bits (of 2) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_475$cavlc_read_total_coeffs.v:540$1673 ($eq).
Removed top 3 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_463$cavlc_read_total_coeffs.v:528$1668 ($mux).
Removed top 3 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_446$cavlc_read_total_coeffs.v:509$1663 ($mux).
Removed top 2 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1005$cavlc_read_total_coeffs.v:1118$1935 ($mux).
Removed top 2 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_436$cavlc_read_total_coeffs.v:509$1653 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_435$cavlc_read_total_coeffs.v:509$1652 ($mux).
Removed top 1 bits (of 2) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_428$cavlc_read_total_coeffs.v:500$1649 ($eq).
Removed top 2 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_411$cavlc_read_total_coeffs.v:477$1643 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_409$cavlc_read_total_coeffs.v:477$1641 ($mux).
Removed top 2 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_407$cavlc_read_total_coeffs.v:477$1639 ($mux).
Removed top 4 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_394$cavlc_read_total_coeffs.v:460$1636 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_393$cavlc_read_total_coeffs.v:460$1635 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_297$cavlc_read_total_coeffs.v:418$1566 ($mux).
Removed top 2 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_287$cavlc_read_total_coeffs.v:407$1560 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_284$cavlc_read_total_coeffs.v:403$1558 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_275$cavlc_read_total_coeffs.v:391$1554 ($eq).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_259$cavlc_read_total_coeffs.v:383$1541 ($mux).
Removed top 3 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_258$cavlc_read_total_coeffs.v:383$1540 ($mux).
Removed top 2 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_249$cavlc_read_total_coeffs.v:372$1535 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_243$cavlc_read_total_coeffs.v:364$1533 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_240$cavlc_read_total_coeffs.v:360$1531 ($eq).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_221$cavlc_read_total_coeffs.v:348$1517 ($mux).
Removed top 2 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_220$cavlc_read_total_coeffs.v:348$1516 ($mux).
Removed top 2 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$select_1052$cavlc_read_total_coeffs.v:1147$1962 ($pmux).
Removed top 1 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$select_1053$cavlc_read_total_coeffs.v:1147$1963 ($pmux).
Removed top 2 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_211$cavlc_read_total_coeffs.v:337$1511 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_205$cavlc_read_total_coeffs.v:329$1509 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_202$cavlc_read_total_coeffs.v:325$1507 ($eq).
Removed top 3 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_182$cavlc_read_total_coeffs.v:313$1491 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_181$cavlc_read_total_coeffs.v:313$1490 ($mux).
Removed top 2 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_176$cavlc_read_total_coeffs.v:306$1487 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_170$cavlc_read_total_coeffs.v:298$1484 ($eq).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_161$cavlc_read_total_coeffs.v:286$1479 ($eq).
Removed top 1 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_152$cavlc_read_total_coeffs.v:278$1473 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_151$cavlc_read_total_coeffs.v:278$1472 ($mux).
Removed top 1 bits (of 2) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_146$cavlc_read_total_coeffs.v:271$1470 ($eq).
Removed top 1 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_134$cavlc_read_total_coeffs.v:259$1463 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_133$cavlc_read_total_coeffs.v:259$1462 ($mux).
Removed top 1 bits (of 2) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_128$cavlc_read_total_coeffs.v:252$1460 ($eq).
Removed top 3 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_116$cavlc_read_total_coeffs.v:240$1453 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_115$cavlc_read_total_coeffs.v:240$1452 ($mux).
Removed top 1 bits (of 2) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_110$cavlc_read_total_coeffs.v:233$1450 ($eq).
Removed top 3 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_98$cavlc_read_total_coeffs.v:221$1443 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_97$cavlc_read_total_coeffs.v:221$1442 ($mux).
Removed top 1 bits (of 2) from port B of cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_92$cavlc_read_total_coeffs.v:214$1440 ($eq).
Removed top 4 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_84$cavlc_read_total_coeffs.v:202$1434 ($mux).
Removed top 2 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_80$cavlc_read_total_coeffs.v:202$1430 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_79$cavlc_read_total_coeffs.v:202$1429 ($mux).
Removed top 3 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_67$cavlc_read_total_coeffs.v:185$1424 ($mux).
Removed top 3 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_63$cavlc_read_total_coeffs.v:185$1420 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_62$cavlc_read_total_coeffs.v:185$1419 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_920$cavlc_read_total_coeffs.v:1045$1884 ($mux).
Removed top 23 bits (of 32) from mux cell cavlc.$flatten\cavlc_read_levels.$verific$mux_171$cavlc_read_levels.v:270$2345 ($mux).
Removed top 23 bits (of 32) from mux cell cavlc.$flatten\cavlc_read_levels.$verific$mux_162$cavlc_read_levels.v:263$2339 ($mux).
Removed top 23 bits (of 32) from mux cell cavlc.$flatten\cavlc_read_levels.$verific$mux_158$cavlc_read_levels.v:259$2336 ($mux).
Removed top 31 bits (of 32) from port B of cell cavlc.$flatten\cavlc_read_levels.$verific$sub_124$cavlc_read_levels.v:229$2324 ($sub).
Removed top 22 bits (of 32) from port Y of cell cavlc.$flatten\cavlc_read_levels.$verific$sub_124$cavlc_read_levels.v:229$2324 ($sub).
Removed top 22 bits (of 32) from port A of cell cavlc.$flatten\cavlc_read_levels.$verific$sub_124$cavlc_read_levels.v:229$2324 ($sub).
Removed top 30 bits (of 32) from port B of cell cavlc.$flatten\cavlc_read_levels.$verific$sub_123$cavlc_read_levels.v:229$2323 ($sub).
Removed top 22 bits (of 32) from port Y of cell cavlc.$flatten\cavlc_read_levels.$verific$sub_123$cavlc_read_levels.v:229$2323 ($sub).
Removed top 22 bits (of 32) from port A of cell cavlc.$flatten\cavlc_read_levels.$verific$sub_123$cavlc_read_levels.v:229$2323 ($sub).
Removed top 23 bits (of 32) from port A of cell cavlc.$flatten\cavlc_read_levels.$verific$unary_minus_122$cavlc_read_levels.v:229$2322 ($neg).
Removed top 22 bits (of 32) from port Y of cell cavlc.$flatten\cavlc_read_levels.$verific$unary_minus_122$cavlc_read_levels.v:229$2322 ($neg).
Removed top 8 bits (of 9) from port B of cell cavlc.$flatten\cavlc_read_levels.$verific$add_120$cavlc_read_levels.v:226$2321 ($add).
Removed top 7 bits (of 9) from port B of cell cavlc.$flatten\cavlc_read_levels.$verific$add_119$cavlc_read_levels.v:226$2319 ($add).
Removed top 28 bits (of 32) from port B of cell cavlc.$flatten\cavlc_read_levels.$verific$add_110$cavlc_read_levels.v:212$2312 ($add).
Removed top 23 bits (of 32) from port Y of cell cavlc.$flatten\cavlc_read_levels.$verific$add_110$cavlc_read_levels.v:212$2312 ($add).
Removed top 23 bits (of 32) from port A of cell cavlc.$flatten\cavlc_read_levels.$verific$add_110$cavlc_read_levels.v:212$2312 ($add).
Removed top 23 bits (of 32) from port B of cell cavlc.$flatten\cavlc_read_levels.$verific$add_105$cavlc_read_levels.v:211$2310 ($add).
Removed top 23 bits (of 32) from port Y of cell cavlc.$flatten\cavlc_read_levels.$verific$add_105$cavlc_read_levels.v:211$2310 ($add).
Removed top 23 bits (of 32) from port A of cell cavlc.$flatten\cavlc_read_levels.$verific$add_105$cavlc_read_levels.v:211$2310 ($add).
Removed top 28 bits (of 32) from port A of cell cavlc.$flatten\cavlc_read_levels.$verific$shift_left_104$cavlc_read_levels.v:211$2309 ($shl).
Removed top 23 bits (of 32) from port Y of cell cavlc.$flatten\cavlc_read_levels.$verific$shift_left_104$cavlc_read_levels.v:211$2309 ($shl).
Removed top 2 bits (of 3) from port A of cell cavlc.$flatten\cavlc_read_levels.$verific$LessThan_85$cavlc_read_levels.v:194$2294 ($lt).
Removed top 2 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_levels.$verific$add_76$cavlc_read_levels.v:186$2285 ($add).
Removed top 7 bits (of 9) from port A of cell cavlc.$flatten\cavlc_read_levels.$verific$shift_left_72$cavlc_read_levels.v:185$2281 ($shl).
Removed top 2 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_levels.$verific$sub_71$cavlc_read_levels.v:185$2280 ($sub).
Removed top 7 bits (of 9) from port A of cell cavlc.$flatten\cavlc_read_levels.$verific$LessThan_66$cavlc_read_levels.v:181$2277 ($lt).
Removed top 1 bits (of 5) from port A of cell cavlc.$flatten\cavlc_read_levels.$verific$LessThan_59$cavlc_read_levels.v:177$2271 ($lt).
Removed top 28 bits (of 32) from port A of cell cavlc.$flatten\cavlc_read_levels.$verific$equal_52$cavlc_read_levels.v:171$2268 ($eq).
Removed top 31 bits (of 32) from port B of cell cavlc.$flatten\cavlc_read_levels.$verific$sub_51$cavlc_read_levels.v:171$2267 ($sub).
Removed top 1 bits (of 6) from port A of cell cavlc.$flatten\cavlc_read_levels.$verific$sub_50$cavlc_read_levels.v:171$2266 ($sub).
Removed top 4 bits (of 6) from port B of cell cavlc.$flatten\cavlc_read_levels.$verific$sub_50$cavlc_read_levels.v:171$2266 ($sub).
Removed top 3 bits (of 4) from port B of cell cavlc.$flatten\cavlc_read_levels.$verific$add_389$cavlc_read_levels.v:388$2457 ($add).
Removed top 1 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_levels.$verific$mux_403$cavlc_read_levels.v:396$2466 ($mux).
Removed top 1 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_levels.$verific$mux_404$cavlc_read_levels.v:396$2467 ($mux).
Removed top 1 bits (of 5) from mux cell cavlc.$flatten\cavlc_read_levels.$verific$mux_405$cavlc_read_levels.v:396$2468 ($mux).
Removed top 1 bits (of 2) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$4004 ($ne).
Removed top 1 bits (of 2) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3936 ($ne).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3925 ($ne).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3916 ($ne).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3907 ($ne).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3898 ($ne).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3889 ($ne).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3880 ($ne).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3871 ($ne).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3862 ($ne).
Removed top 3 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_283$cavlc_read_total_zeros.v:393$3481 ($mux).
Removed top 3 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_357$cavlc_read_total_zeros.v:467$3493 ($mux).
Removed top 3 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_247$cavlc_read_total_zeros.v:351$3465 ($mux).
Removed top 3 bits (of 8) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_689$cavlc_read_total_zeros.v:505$3506 ($mux).
Removed top 1 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_471$cavlc_read_total_zeros.v:576$3507 ($mux).
Removed top 1 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_211$cavlc_read_total_zeros.v:315$3455 ($mux).
Removed top 1 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_591$cavlc_read_total_zeros.v:712$3538 ($mux).
Removed top 1 bits (of 12) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_690$cavlc_read_total_zeros.v:512$3498 ($mux).
Removed top 1 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_195$cavlc_read_total_zeros.v:289$3449 ($mux).
Removed top 3 bits (of 8) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_686$cavlc_read_total_zeros.v:595$3511 ($mux).
Removed top 2 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_161$cavlc_read_total_zeros.v:255$3440 ($mux).
Removed top 1 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_153$cavlc_read_total_zeros.v:241$3437 ($mux).
Removed top 2 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_151$cavlc_read_total_zeros.v:240$3435 ($mux).
Removed top 2 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_105$cavlc_read_total_zeros.v:211$3407 ($mux).
Removed top 1 bits (of 8) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_682$cavlc_read_total_zeros.v:610$3518 ($mux).
Removed top 1 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_101$cavlc_read_total_zeros.v:204$3405 ($mux).
Removed top 2 bits (of 3) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_359$cavlc_read_total_zeros.v:468$3494 ($mux).
Removed top 2 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_97$cavlc_read_total_zeros.v:197$3403 ($mux).
Removed top 3 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_552$cavlc_read_total_zeros.v:664$3520 ($mux).
Removed top 3 bits (of 16) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_692$cavlc_read_total_zeros.v:565$3497 ($mux).
Removed top 2 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_89$cavlc_read_total_zeros.v:183$3399 ($mux).
Removed top 1 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_85$cavlc_read_total_zeros.v:176$3397 ($mux).
Removed top 2 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_81$cavlc_read_total_zeros.v:169$3395 ($mux).
Removed top 1 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_284$cavlc_read_total_zeros.v:394$3482 ($mux).
Removed top 5 bits (of 6) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_664$cavlc_read_total_zeros.v:678$3526 ($mux).
Removed top 1 bits (of 2) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_60$cavlc_read_total_zeros.v:150$3376 ($mux).
Removed top 1 bits (of 6) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_663$cavlc_read_total_zeros.v:678$3527 ($mux).
Removed top 2 bits (of 4) from port B of cell cavlc.$flatten\cavlc_read_total_zeros.$verific$equal_45$cavlc_read_total_zeros.v:131$3371 ($eq).
Removed top 3 bits (of 8) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_628$cavlc_read_total_zeros.v:678$3528 ($mux).
Removed top 3 bits (of 4) from port B of cell cavlc.$flatten\cavlc_read_total_zeros.$verific$equal_30$cavlc_read_total_zeros.v:115$3363 ($eq).
Removed top 3 bits (of 12) from mux cell cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_626$cavlc_read_total_zeros.v:685$3353 ($mux).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3853 ($ne).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3844 ($ne).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3835 ($ne).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3826 ($ne).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3817 ($ne).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3808 ($ne).
Removed top 2 bits (of 4) from port B of cell cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3799 ($ne).
Removed top 1 bits (of 4) from port A of cell cavlc.$flatten\cavlc_read_run_befores.$verific$LessThan_271$cavlc_read_run_befores.v:357$2887 ($le).
Removed top 1 bits (of 4) from port A of cell cavlc.$flatten\cavlc_read_run_befores.$verific$LessThan_268$cavlc_read_run_befores.v:356$2884 ($le).
Removed top 1 bits (of 4) from port A of cell cavlc.$flatten\cavlc_read_run_befores.$verific$LessThan_265$cavlc_read_run_befores.v:355$2881 ($le).
Removed top 1 bits (of 4) from port A of cell cavlc.$flatten\cavlc_read_run_befores.$verific$LessThan_262$cavlc_read_run_befores.v:354$2878 ($le).
Removed top 2 bits (of 4) from port A of cell cavlc.$flatten\cavlc_read_run_befores.$verific$LessThan_259$cavlc_read_run_befores.v:353$2875 ($le).
Removed top 2 bits (of 4) from port A of cell cavlc.$flatten\cavlc_read_run_befores.$verific$LessThan_256$cavlc_read_run_befores.v:352$2872 ($le).
Removed top 3 bits (of 4) from port A of cell cavlc.$flatten\cavlc_read_run_befores.$verific$LessThan_253$cavlc_read_run_befores.v:351$2869 ($le).
Removed top 1 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_234$cavlc_read_run_befores.v:345$2849 ($eq).
Removed top 1 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_233$cavlc_read_run_befores.v:344$2848 ($eq).
Removed top 1 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_232$cavlc_read_run_befores.v:343$2847 ($eq).
Removed top 1 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_231$cavlc_read_run_befores.v:342$2846 ($eq).
Removed top 1 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_230$cavlc_read_run_befores.v:341$2845 ($eq).
Removed top 1 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_229$cavlc_read_run_befores.v:340$2844 ($eq).
Removed top 1 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_228$cavlc_read_run_befores.v:339$2843 ($eq).
Removed top 2 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_227$cavlc_read_run_befores.v:338$2842 ($eq).
Removed top 2 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_226$cavlc_read_run_befores.v:337$2841 ($eq).
Removed top 2 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_225$cavlc_read_run_befores.v:336$2840 ($eq).
Removed top 2 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_224$cavlc_read_run_befores.v:335$2839 ($eq).
Removed top 3 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_223$cavlc_read_run_befores.v:334$2838 ($eq).
Removed top 3 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_222$cavlc_read_run_befores.v:333$2837 ($eq).
Removed top 4 bits (of 5) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_221$cavlc_read_run_befores.v:332$2836 ($eq).
Removed top 3 bits (of 4) from port A of cell cavlc.$flatten\cavlc_read_run_befores.$verific$LessThan_203$cavlc_read_run_befores.v:330$2832 ($lt).
Removed top 3 bits (of 4) from port A of cell cavlc.$flatten\cavlc_read_run_befores.$verific$LessThan_127$cavlc_read_run_befores.v:269$2815 ($lt).
Removed top 1 bits (of 4) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_119$cavlc_read_run_befores.v:223$2807 ($eq).
Removed top 1 bits (of 4) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_118$cavlc_read_run_befores.v:209$2806 ($eq).
Removed top 1 bits (of 4) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_117$cavlc_read_run_befores.v:199$2805 ($eq).
Removed top 2 bits (of 4) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_116$cavlc_read_run_befores.v:195$2804 ($eq).
Removed top 2 bits (of 4) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_115$cavlc_read_run_befores.v:182$2803 ($eq).
Removed top 3 bits (of 4) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$equal_114$cavlc_read_run_befores.v:181$2802 ($eq).
Removed top 1 bits (of 4) from port A of cell cavlc.$flatten\cavlc_read_run_befores.$verific$sub_58$cavlc_read_run_befores.v:242$2770 ($sub).
Removed top 1 bits (of 4) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$sub_58$cavlc_read_run_befores.v:242$2770 ($sub).
Removed top 3 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_run_befores.$verific$mux_56$cavlc_read_run_befores.v:238$2768 ($mux).
Removed top 3 bits (of 4) from mux cell cavlc.$flatten\cavlc_read_run_befores.$verific$mux_30$cavlc_read_run_befores.v:207$2760 ($mux).
Removed top 1 bits (of 3) from port A of cell cavlc.$flatten\cavlc_read_run_befores.$verific$sub_19$cavlc_read_run_befores.v:196$2755 ($sub).
Removed top 1 bits (of 3) from port B of cell cavlc.$flatten\cavlc_read_run_befores.$verific$sub_19$cavlc_read_run_befores.v:196$2755 ($sub).
Removed top 2 bits (of 8) from mux cell cavlc.$flatten\cavlc_read_run_befores.$verific$mux_364$cavlc_read_run_befores.v:193$2753 ($mux).
Removed top 2 bits (of 8) from mux cell cavlc.$flatten\cavlc_read_run_befores.$verific$mux_363$cavlc_read_run_befores.v:193$2746 ($mux).
Removed top 2 bits (of 8) from mux cell cavlc.$flatten\cavlc_read_run_befores.$verific$mux_372$cavlc_read_run_befores.v:193$2745 ($mux).
Removed top 1 bits (of 8) from port B of cell cavlc.$flatten\cavlc_fsm.$verific$equal_72$cavlc_fsm.v:142$3671 ($eq).
Removed top 2 bits (of 8) from port B of cell cavlc.$flatten\cavlc_fsm.$verific$equal_71$cavlc_fsm.v:130$3670 ($eq).
Removed top 3 bits (of 8) from port B of cell cavlc.$flatten\cavlc_fsm.$verific$equal_70$cavlc_fsm.v:127$3669 ($eq).
Removed top 4 bits (of 8) from port B of cell cavlc.$flatten\cavlc_fsm.$verific$equal_69$cavlc_fsm.v:124$3668 ($eq).
Removed top 5 bits (of 8) from port B of cell cavlc.$flatten\cavlc_fsm.$verific$equal_68$cavlc_fsm.v:116$3667 ($eq).
Removed top 6 bits (of 8) from port B of cell cavlc.$flatten\cavlc_fsm.$verific$equal_67$cavlc_fsm.v:105$3666 ($eq).
Removed top 7 bits (of 8) from port B of cell cavlc.$flatten\cavlc_fsm.$verific$equal_66$cavlc_fsm.v:96$3665 ($eq).
Removed top 1 bits (of 5) from port A of cell cavlc.$flatten\cavlc_fsm.$verific$sub_46$cavlc_fsm.v:139$3652 ($sub).
Removed top 4 bits (of 5) from port B of cell cavlc.$flatten\cavlc_fsm.$verific$sub_46$cavlc_fsm.v:139$3652 ($sub).
Removed top 1 bits (of 5) from port Y of cell cavlc.$flatten\cavlc_fsm.$verific$sub_46$cavlc_fsm.v:139$3652 ($sub).
Removed top 1 bits (of 6) from port A of cell cavlc.$flatten\cavlc_fsm.$verific$sub_43$cavlc_fsm.v:135$3649 ($sub).
Removed top 5 bits (of 6) from port B of cell cavlc.$flatten\cavlc_fsm.$verific$sub_43$cavlc_fsm.v:135$3649 ($sub).
Removed top 2 bits (of 6) from port Y of cell cavlc.$flatten\cavlc_fsm.$verific$sub_43$cavlc_fsm.v:135$3649 ($sub).
Removed top 1 bits (of 5) from port A of cell cavlc.$flatten\cavlc_fsm.$verific$sub_43$cavlc_fsm.v:135$3649 ($sub).
Removed top 1 bits (of 8) from mux cell cavlc.$flatten\cavlc_fsm.$verific$mux_33$cavlc_fsm.v:122$3642 ($mux).
Removed top 2 bits (of 4) from port B of cell cavlc.$flatten\cavlc_fsm.$verific$sub_31$cavlc_fsm.v:121$3640 ($sub).
Removed top 3 bits (of 5) from port A of cell cavlc.$flatten\cavlc_fsm.$verific$equal_28$cavlc_fsm.v:117$3638 ($eq).
Removed top 4 bits (of 8) from mux cell cavlc.$flatten\cavlc_fsm.$verific$mux_24$cavlc_fsm.v:114$3634 ($mux).
Removed top 4 bits (of 5) from port A of cell cavlc.$flatten\cavlc_fsm.$verific$LessThan_17$cavlc_fsm.v:107$3629 ($lt).
Removed top 1 bits (of 2) from port A of cell cavlc.$flatten\cavlc_fsm.$verific$LessThan_16$cavlc_fsm.v:107$3628 ($lt).
Removed top 1 bits (of 6) from port A of cell cavlc.$flatten\cavlc_fsm.$verific$sub_14$cavlc_fsm.v:106$3625 ($sub).
Removed top 5 bits (of 6) from port B of cell cavlc.$flatten\cavlc_fsm.$verific$sub_14$cavlc_fsm.v:106$3625 ($sub).
Removed top 2 bits (of 6) from port Y of cell cavlc.$flatten\cavlc_fsm.$verific$sub_14$cavlc_fsm.v:106$3625 ($sub).
Removed top 1 bits (of 5) from port A of cell cavlc.$flatten\cavlc_fsm.$verific$sub_14$cavlc_fsm.v:106$3625 ($sub).
Removed top 6 bits (of 8) from mux cell cavlc.$flatten\cavlc_fsm.$verific$mux_12$cavlc_fsm.v:103$3623 ($mux).
Removed top 1 bits (of 8) from wire cavlc.$flatten\cavlc_fsm.$verific$n144$3590.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_fsm.$verific$n153$3591.
Removed top 2 bits (of 6) from wire cavlc.$flatten\cavlc_fsm.$verific$n198$3596.
Removed top 1 bits (of 5) from wire cavlc.$flatten\cavlc_fsm.$verific$n219$3599.
Removed top 6 bits (of 8) from wire cavlc.$flatten\cavlc_fsm.$verific$n41$3578.
Removed top 3 bits (of 6) from wire cavlc.$flatten\cavlc_fsm.$verific$n51$3579.
Removed top 4 bits (of 8) from wire cavlc.$flatten\cavlc_fsm.$verific$n95$3584.
Removed top 23 bits (of 32) from wire cavlc.$flatten\cavlc_read_levels.$verific$n1004$2110.
Removed top 23 bits (of 32) from wire cavlc.$flatten\cavlc_read_levels.$verific$n1090$2112.
Removed top 23 bits (of 32) from wire cavlc.$flatten\cavlc_read_levels.$verific$n1240$2116.
Removed top 1 bits (of 5) from wire cavlc.$flatten\cavlc_read_levels.$verific$n4254$2217.
Removed top 1 bits (of 5) from wire cavlc.$flatten\cavlc_read_levels.$verific$n4260$2218.
Removed top 1 bits (of 5) from wire cavlc.$flatten\cavlc_read_levels.$verific$n4266$2219.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_run_befores.$verific$n109$2567.
Removed top 3 bits (of 4) from wire cavlc.$flatten\cavlc_read_run_befores.$verific$n124$2570.
Removed top 3 bits (of 4) from wire cavlc.$flatten\cavlc_read_run_befores.$verific$n238$2590.
Removed top 2 bits (of 4) from wire cavlc.$flatten\cavlc_read_run_befores.$verific$n56$2558.
Removed top 2 bits (of 4) from wire cavlc.$flatten\cavlc_read_run_befores.$verific$n66$2560.
Removed top 2 bits (of 4) from wire cavlc.$flatten\cavlc_read_run_befores.$verific$n71$2561.
Removed top 1 bits (of 3) from wire cavlc.$flatten\cavlc_read_run_befores.$verific$n76$2562.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1001$931.
Removed top 3 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1004$932.
Removed top 2 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1152$954.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1158$955.
Removed top 3 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1300$973.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1306$974.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1454$993.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1689$1023.
Removed top 4 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1692$1024.
Removed top 2 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1748$1030.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1760$1032.
Removed top 2 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1769$1034.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1870$1038.
Removed top 2 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1873$1039.
Removed top 3 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1924$1049.
Removed top 3 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n1993$1056.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n2062$1062.
Removed top 1 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n2065$1063.
Removed top 3 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n2146$1072.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n2206$1076.
Removed top 1 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n2209$1077.
Removed top 4 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n2321$1086.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n2327$1087.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n2466$1100.
Removed top 2 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n2469$1101.
Removed top 3 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n2617$1116.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n2623$1117.
Removed top 4 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n2805$1140.
Removed top 3 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n2826$1144.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n2892$1149.
Removed top 4 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n3631$1269.
Removed top 3 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n3712$1285.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n3794$1298.
Removed top 4 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n4000$1321.
Removed top 4 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n4009$1323.
Removed top 3 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n4018$1325.
Removed top 2 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n4052$1330.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n521$866.
Removed top 3 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n524$867.
Removed top 3 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n545$871.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n598$880.
Removed top 2 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n601$881.
Removed top 4 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n622$885.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n673$892.
Removed top 3 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n676$893.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n745$901.
Removed top 3 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n748$902.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n817$910.
Removed top 1 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n820$911.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n889$919.
Removed top 1 bits (of 5) from wire cavlc.$flatten\cavlc_read_total_coeffs.$verific$n892$920.
Removed top 3 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1008$3174.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1013$3175.
Removed top 3 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1236$3212.
Removed top 2 bits (of 3) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1246$3214.
Removed top 3 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1356$3234.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1375$3238.
Removed top 3 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1522$3261.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1568$3265.
Removed top 3 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1614$3273.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1665$3281.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1693$3287.
Removed top 1 bits (of 3) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1708$3288.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1712$3289.
Removed top 1 bits (of 3) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1773$3297.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1777$3298.
Removed top 3 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1818$3305.
Removed top 2 bits (of 3) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1832$3308.
Removed top 3 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1872$3317.
Removed top 1 bits (of 3) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1886$3320.
Removed top 3 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1904$3324.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n1978$3336.
Removed top 1 bits (of 2) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n223$3051.
Removed top 2 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n296$3070.
Removed top 2 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n316$3074.
Removed top 2 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n336$3078.
Removed top 2 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n376$3086.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n396$3090.
Removed top 2 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n416$3094.
Removed top 2 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n526$3105.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n531$3106.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n536$3107.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n556$3109.
Removed top 2 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n576$3111.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n690$3129.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n770$3141.
Removed top 3 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n875$3155.
Removed top 1 bits (of 4) from wire cavlc.$flatten\cavlc_read_total_zeros.$verific$n880$3156.
Removed top 1 bits (of 9) from wire cavlc.level_9.

15. Executing PEEPOPT pass (run peephole optimizers).

16. Executing PMUXTREE pass.

17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 94 unused cells and 271 unused wires.
<suppressed ~95 debug messages>

18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cavlc:
  creating $macc model for $flatten\cavlc_fsm.$verific$sub_14$cavlc_fsm.v:106$3625 ($sub).
  creating $macc model for $flatten\cavlc_fsm.$verific$sub_31$cavlc_fsm.v:121$3640 ($sub).
  creating $macc model for $flatten\cavlc_fsm.$verific$sub_43$cavlc_fsm.v:135$3649 ($sub).
  creating $macc model for $flatten\cavlc_fsm.$verific$sub_46$cavlc_fsm.v:139$3652 ($sub).
  creating $macc model for $flatten\cavlc_read_levels.$verific$add_105$cavlc_read_levels.v:211$2310 ($add).
  creating $macc model for $flatten\cavlc_read_levels.$verific$add_110$cavlc_read_levels.v:212$2312 ($add).
  creating $macc model for $flatten\cavlc_read_levels.$verific$add_119$cavlc_read_levels.v:226$2319 ($add).
  creating $macc model for $flatten\cavlc_read_levels.$verific$add_120$cavlc_read_levels.v:226$2321 ($add).
  creating $macc model for $flatten\cavlc_read_levels.$verific$add_389$cavlc_read_levels.v:388$2457 ($add).
  creating $macc model for $flatten\cavlc_read_levels.$verific$add_76$cavlc_read_levels.v:186$2285 ($add).
  creating $macc model for $flatten\cavlc_read_levels.$verific$sub_123$cavlc_read_levels.v:229$2323 ($sub).
  creating $macc model for $flatten\cavlc_read_levels.$verific$sub_124$cavlc_read_levels.v:229$2324 ($sub).
  creating $macc model for $flatten\cavlc_read_levels.$verific$sub_50$cavlc_read_levels.v:171$2266 ($sub).
  creating $macc model for $flatten\cavlc_read_levels.$verific$sub_51$cavlc_read_levels.v:171$2267 ($sub).
  creating $macc model for $flatten\cavlc_read_levels.$verific$sub_71$cavlc_read_levels.v:185$2280 ($sub).
  creating $macc model for $flatten\cavlc_read_levels.$verific$sub_88$cavlc_read_levels.v:195$2297 ($sub).
  creating $macc model for $flatten\cavlc_read_levels.$verific$unary_minus_122$cavlc_read_levels.v:229$2322 ($neg).
  creating $macc model for $flatten\cavlc_read_levels.$verific$unary_minus_133$cavlc_read_levels.v:244$2330 ($neg).
  creating $macc model for $flatten\cavlc_read_run_befores.$verific$add_205$cavlc_read_run_befores.v:331$2834 ($add).
  creating $macc model for $flatten\cavlc_read_run_befores.$verific$sub_140$cavlc_read_run_befores.v:286$2821 ($sub).
  creating $macc model for $flatten\cavlc_read_run_befores.$verific$sub_19$cavlc_read_run_befores.v:196$2755 ($sub).
  creating $macc model for $flatten\cavlc_read_run_befores.$verific$sub_58$cavlc_read_run_befores.v:242$2770 ($sub).
  creating $macc model for $flatten\cavlc_read_total_coeffs.$verific$add_967$cavlc_read_total_coeffs.v:1066$1917 ($add).
  merging $macc model for $flatten\cavlc_read_levels.$verific$sub_123$cavlc_read_levels.v:229$2323 into $flatten\cavlc_read_levels.$verific$sub_124$cavlc_read_levels.v:229$2324.
  merging $macc model for $flatten\cavlc_read_levels.$verific$unary_minus_122$cavlc_read_levels.v:229$2322 into $flatten\cavlc_read_levels.$verific$sub_124$cavlc_read_levels.v:229$2324.
  merging $macc model for $flatten\cavlc_read_levels.$verific$add_105$cavlc_read_levels.v:211$2310 into $flatten\cavlc_read_levels.$verific$add_110$cavlc_read_levels.v:212$2312.
  creating $alu model for $macc $flatten\cavlc_read_run_befores.$verific$sub_140$cavlc_read_run_befores.v:286$2821.
  creating $alu model for $macc $flatten\cavlc_read_run_befores.$verific$add_205$cavlc_read_run_befores.v:331$2834.
  creating $alu model for $macc $flatten\cavlc_read_levels.$verific$unary_minus_133$cavlc_read_levels.v:244$2330.
  creating $alu model for $macc $flatten\cavlc_read_run_befores.$verific$sub_58$cavlc_read_run_befores.v:242$2770.
  creating $alu model for $macc $flatten\cavlc_read_levels.$verific$sub_88$cavlc_read_levels.v:195$2297.
  creating $alu model for $macc $flatten\cavlc_read_levels.$verific$sub_71$cavlc_read_levels.v:185$2280.
  creating $alu model for $macc $flatten\cavlc_read_levels.$verific$sub_51$cavlc_read_levels.v:171$2267.
  creating $alu model for $macc $flatten\cavlc_read_levels.$verific$sub_50$cavlc_read_levels.v:171$2266.
  creating $alu model for $macc $flatten\cavlc_read_run_befores.$verific$sub_19$cavlc_read_run_befores.v:196$2755.
  creating $alu model for $macc $flatten\cavlc_read_levels.$verific$add_76$cavlc_read_levels.v:186$2285.
  creating $alu model for $macc $flatten\cavlc_read_levels.$verific$add_389$cavlc_read_levels.v:388$2457.
  creating $alu model for $macc $flatten\cavlc_read_levels.$verific$add_120$cavlc_read_levels.v:226$2321.
  creating $alu model for $macc $flatten\cavlc_read_levels.$verific$add_119$cavlc_read_levels.v:226$2319.
  creating $alu model for $macc $flatten\cavlc_read_total_coeffs.$verific$add_967$cavlc_read_total_coeffs.v:1066$1917.
  creating $alu model for $macc $flatten\cavlc_fsm.$verific$sub_46$cavlc_fsm.v:139$3652.
  creating $alu model for $macc $flatten\cavlc_fsm.$verific$sub_43$cavlc_fsm.v:135$3649.
  creating $alu model for $macc $flatten\cavlc_fsm.$verific$sub_31$cavlc_fsm.v:121$3640.
  creating $alu model for $macc $flatten\cavlc_fsm.$verific$sub_14$cavlc_fsm.v:106$3625.
  creating $macc cell for $flatten\cavlc_read_levels.$verific$add_110$cavlc_read_levels.v:212$2312: $auto$alumacc.cc:365:replace_macc$5040
  creating $macc cell for $flatten\cavlc_read_levels.$verific$sub_124$cavlc_read_levels.v:229$2324: $auto$alumacc.cc:365:replace_macc$5041
  creating $alu model for $flatten\cavlc_fsm.$verific$LessThan_16$cavlc_fsm.v:107$3628 ($lt): new $alu
  creating $alu model for $flatten\cavlc_fsm.$verific$LessThan_17$cavlc_fsm.v:107$3629 ($lt): new $alu
  creating $alu model for $flatten\cavlc_fsm.$verific$LessThan_38$cavlc_fsm.v:131$3646 ($lt): new $alu
  creating $alu model for $flatten\cavlc_read_levels.$verific$LessThan_59$cavlc_read_levels.v:177$2271 ($lt): new $alu
  creating $alu model for $flatten\cavlc_read_levels.$verific$LessThan_60$cavlc_read_levels.v:177$2272 ($lt): new $alu
  creating $alu model for $flatten\cavlc_read_levels.$verific$LessThan_66$cavlc_read_levels.v:181$2277 ($lt): new $alu
  creating $alu model for $flatten\cavlc_read_levels.$verific$LessThan_73$cavlc_read_levels.v:185$2282 ($lt): new $alu
  creating $alu model for $flatten\cavlc_read_levels.$verific$LessThan_74$cavlc_read_levels.v:185$2283 ($lt): new $alu
  creating $alu model for $flatten\cavlc_read_levels.$verific$LessThan_85$cavlc_read_levels.v:194$2294 ($lt): new $alu
  creating $alu model for $flatten\cavlc_read_levels.$verific$LessThan_86$cavlc_read_levels.v:194$2295 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_127$cavlc_read_run_befores.v:269$2815 ($lt): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_203$cavlc_read_run_befores.v:330$2832 ($lt): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_253$cavlc_read_run_befores.v:351$2869 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_256$cavlc_read_run_befores.v:352$2872 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_259$cavlc_read_run_befores.v:353$2875 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_262$cavlc_read_run_befores.v:354$2878 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_265$cavlc_read_run_befores.v:355$2881 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_268$cavlc_read_run_befores.v:356$2884 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_271$cavlc_read_run_befores.v:357$2887 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_274$cavlc_read_run_befores.v:358$2890 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_277$cavlc_read_run_befores.v:359$2893 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_280$cavlc_read_run_befores.v:360$2896 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_283$cavlc_read_run_befores.v:361$2899 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_286$cavlc_read_run_befores.v:362$2902 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_289$cavlc_read_run_befores.v:363$2905 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$LessThan_292$cavlc_read_run_befores.v:364$2908 ($le): new $alu
  creating $alu model for $flatten\cavlc_read_levels.$verific$equal_170$cavlc_read_levels.v:269$2344 ($eq): merged with $flatten\cavlc_read_levels.$verific$LessThan_60$cavlc_read_levels.v:177$2272.
  creating $alu model for $flatten\cavlc_read_levels.$verific$equal_91$cavlc_read_levels.v:196$2300 ($eq): merged with $flatten\cavlc_read_levels.$verific$LessThan_86$cavlc_read_levels.v:194$2295.
  creating $alu model for $flatten\cavlc_read_run_befores.$verific$equal_44$cavlc_read_run_befores.v:224$2762 ($eq): merged with $flatten\cavlc_read_run_befores.$verific$sub_19$cavlc_read_run_befores.v:196$2755.
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_292$cavlc_read_run_befores.v:364$2908: $auto$alumacc.cc:485:replace_alu$5068
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_289$cavlc_read_run_befores.v:363$2905: $auto$alumacc.cc:485:replace_alu$5081
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_286$cavlc_read_run_befores.v:362$2902: $auto$alumacc.cc:485:replace_alu$5094
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_283$cavlc_read_run_befores.v:361$2899: $auto$alumacc.cc:485:replace_alu$5107
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_280$cavlc_read_run_befores.v:360$2896: $auto$alumacc.cc:485:replace_alu$5120
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_277$cavlc_read_run_befores.v:359$2893: $auto$alumacc.cc:485:replace_alu$5133
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_274$cavlc_read_run_befores.v:358$2890: $auto$alumacc.cc:485:replace_alu$5146
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_271$cavlc_read_run_befores.v:357$2887: $auto$alumacc.cc:485:replace_alu$5159
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_268$cavlc_read_run_befores.v:356$2884: $auto$alumacc.cc:485:replace_alu$5168
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_265$cavlc_read_run_befores.v:355$2881: $auto$alumacc.cc:485:replace_alu$5177
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_262$cavlc_read_run_befores.v:354$2878: $auto$alumacc.cc:485:replace_alu$5186
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_259$cavlc_read_run_befores.v:353$2875: $auto$alumacc.cc:485:replace_alu$5195
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_256$cavlc_read_run_befores.v:352$2872: $auto$alumacc.cc:485:replace_alu$5204
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_253$cavlc_read_run_befores.v:351$2869: $auto$alumacc.cc:485:replace_alu$5213
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_203$cavlc_read_run_befores.v:330$2832: $auto$alumacc.cc:485:replace_alu$5222
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$LessThan_127$cavlc_read_run_befores.v:269$2815: $auto$alumacc.cc:485:replace_alu$5227
  creating $alu cell for $flatten\cavlc_read_levels.$verific$LessThan_86$cavlc_read_levels.v:194$2295, $flatten\cavlc_read_levels.$verific$equal_91$cavlc_read_levels.v:196$2300: $auto$alumacc.cc:485:replace_alu$5232
  creating $alu cell for $flatten\cavlc_read_levels.$verific$LessThan_85$cavlc_read_levels.v:194$2294: $auto$alumacc.cc:485:replace_alu$5241
  creating $alu cell for $flatten\cavlc_read_levels.$verific$LessThan_74$cavlc_read_levels.v:185$2283: $auto$alumacc.cc:485:replace_alu$5246
  creating $alu cell for $flatten\cavlc_read_levels.$verific$LessThan_73$cavlc_read_levels.v:185$2282: $auto$alumacc.cc:485:replace_alu$5251
  creating $alu cell for $flatten\cavlc_read_levels.$verific$LessThan_66$cavlc_read_levels.v:181$2277: $auto$alumacc.cc:485:replace_alu$5256
  creating $alu cell for $flatten\cavlc_read_levels.$verific$LessThan_60$cavlc_read_levels.v:177$2272, $flatten\cavlc_read_levels.$verific$equal_170$cavlc_read_levels.v:269$2344: $auto$alumacc.cc:485:replace_alu$5261
  creating $alu cell for $flatten\cavlc_read_levels.$verific$LessThan_59$cavlc_read_levels.v:177$2271: $auto$alumacc.cc:485:replace_alu$5272
  creating $alu cell for $flatten\cavlc_fsm.$verific$LessThan_38$cavlc_fsm.v:131$3646: $auto$alumacc.cc:485:replace_alu$5277
  creating $alu cell for $flatten\cavlc_fsm.$verific$LessThan_17$cavlc_fsm.v:107$3629: $auto$alumacc.cc:485:replace_alu$5282
  creating $alu cell for $flatten\cavlc_fsm.$verific$LessThan_16$cavlc_fsm.v:107$3628: $auto$alumacc.cc:485:replace_alu$5287
  creating $alu cell for $flatten\cavlc_fsm.$verific$sub_14$cavlc_fsm.v:106$3625: $auto$alumacc.cc:485:replace_alu$5292
  creating $alu cell for $flatten\cavlc_fsm.$verific$sub_31$cavlc_fsm.v:121$3640: $auto$alumacc.cc:485:replace_alu$5295
  creating $alu cell for $flatten\cavlc_fsm.$verific$sub_43$cavlc_fsm.v:135$3649: $auto$alumacc.cc:485:replace_alu$5298
  creating $alu cell for $flatten\cavlc_fsm.$verific$sub_46$cavlc_fsm.v:139$3652: $auto$alumacc.cc:485:replace_alu$5301
  creating $alu cell for $flatten\cavlc_read_total_coeffs.$verific$add_967$cavlc_read_total_coeffs.v:1066$1917: $auto$alumacc.cc:485:replace_alu$5304
  creating $alu cell for $flatten\cavlc_read_levels.$verific$add_119$cavlc_read_levels.v:226$2319: $auto$alumacc.cc:485:replace_alu$5307
  creating $alu cell for $flatten\cavlc_read_levels.$verific$add_120$cavlc_read_levels.v:226$2321: $auto$alumacc.cc:485:replace_alu$5310
  creating $alu cell for $flatten\cavlc_read_levels.$verific$add_389$cavlc_read_levels.v:388$2457: $auto$alumacc.cc:485:replace_alu$5313
  creating $alu cell for $flatten\cavlc_read_levels.$verific$add_76$cavlc_read_levels.v:186$2285: $auto$alumacc.cc:485:replace_alu$5316
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$sub_19$cavlc_read_run_befores.v:196$2755, $flatten\cavlc_read_run_befores.$verific$equal_44$cavlc_read_run_befores.v:224$2762: $auto$alumacc.cc:485:replace_alu$5319
  creating $alu cell for $flatten\cavlc_read_levels.$verific$sub_50$cavlc_read_levels.v:171$2266: $auto$alumacc.cc:485:replace_alu$5324
  creating $alu cell for $flatten\cavlc_read_levels.$verific$sub_51$cavlc_read_levels.v:171$2267: $auto$alumacc.cc:485:replace_alu$5327
  creating $alu cell for $flatten\cavlc_read_levels.$verific$sub_71$cavlc_read_levels.v:185$2280: $auto$alumacc.cc:485:replace_alu$5330
  creating $alu cell for $flatten\cavlc_read_levels.$verific$sub_88$cavlc_read_levels.v:195$2297: $auto$alumacc.cc:485:replace_alu$5333
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$sub_58$cavlc_read_run_befores.v:242$2770: $auto$alumacc.cc:485:replace_alu$5336
  creating $alu cell for $flatten\cavlc_read_levels.$verific$unary_minus_133$cavlc_read_levels.v:244$2330: $auto$alumacc.cc:485:replace_alu$5339
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$add_205$cavlc_read_run_befores.v:331$2834: $auto$alumacc.cc:485:replace_alu$5342
  creating $alu cell for $flatten\cavlc_read_run_befores.$verific$sub_140$cavlc_read_run_befores.v:286$2821: $auto$alumacc.cc:485:replace_alu$5345
  created 44 $alu and 2 $macc cells.

19. Executing OPT pass (performing simple optimizations).

19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.
<suppressed ~25 debug messages>

19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $auto$pmuxtree.cc:65:recursive_mux_generator$4434.
Removed 1 multiplexer ports.
<suppressed ~103 debug messages>

19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4916: { $flatten\cavlc_read_total_zeros.$verific$n443$2997 $flatten\cavlc_read_total_zeros.$verific$n446$3000 $flatten\cavlc_read_total_zeros.$verific$n449$3003 $flatten\cavlc_read_total_zeros.$verific$n451$3005 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4694: { $flatten\cavlc_read_total_coeffs.$verific$n2962$744 $flatten\cavlc_read_total_coeffs.$verific$n2965$747 $flatten\cavlc_read_total_coeffs.$verific$n2974$756 $flatten\cavlc_read_total_coeffs.$verific$n2977$759 $flatten\cavlc_read_total_coeffs.$verific$n2979$761 $auto$rtlil.cc:2393:Or$4671 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4634: { $flatten\cavlc_read_total_coeffs.$verific$n2971$753 $flatten\cavlc_read_total_coeffs.$verific$n2974$756 $flatten\cavlc_read_total_coeffs.$verific$n2977$759 $flatten\cavlc_read_total_coeffs.$verific$n2979$761 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4654: { $flatten\cavlc_read_total_coeffs.$verific$n2962$744 $flatten\cavlc_read_total_coeffs.$verific$n2965$747 $flatten\cavlc_read_total_coeffs.$verific$n2968$750 $flatten\cavlc_read_total_coeffs.$verific$n2971$753 $flatten\cavlc_read_total_coeffs.$verific$n2974$756 $flatten\cavlc_read_total_coeffs.$verific$n2977$759 $flatten\cavlc_read_total_coeffs.$verific$n2979$761 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4598: { $flatten\cavlc_read_total_coeffs.$verific$n1637$675 $flatten\cavlc_read_total_coeffs.$verific$n1640$678 $flatten\cavlc_read_total_coeffs.$verific$n1643$681 $flatten\cavlc_read_total_coeffs.$verific$n1646$684 $flatten\cavlc_read_total_coeffs.$verific$n1648$686 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4618: { $flatten\cavlc_read_total_coeffs.$verific$n1625$663 $flatten\cavlc_read_total_coeffs.$verific$n1628$666 $flatten\cavlc_read_total_coeffs.$verific$n1637$675 $flatten\cavlc_read_total_coeffs.$verific$n1640$678 $flatten\cavlc_read_total_coeffs.$verific$n1643$681 $flatten\cavlc_read_total_coeffs.$verific$n1646$684 $flatten\cavlc_read_total_coeffs.$verific$n1648$686 $auto$rtlil.cc:2393:Or$4595 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4514: { $flatten\cavlc_read_total_coeffs.$verific$n1610$648 $flatten\cavlc_read_total_coeffs.$verific$n1643$681 $flatten\cavlc_read_total_coeffs.$verific$n1646$684 $flatten\cavlc_read_total_coeffs.$verific$n1648$686 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4534: { $flatten\cavlc_read_total_coeffs.$verific$n1610$648 $flatten\cavlc_read_total_coeffs.$verific$n1631$669 $flatten\cavlc_read_total_coeffs.$verific$n1634$672 $flatten\cavlc_read_total_coeffs.$verific$n1643$681 $flatten\cavlc_read_total_coeffs.$verific$n1646$684 $flatten\cavlc_read_total_coeffs.$verific$n1648$686 $auto$rtlil.cc:2393:Or$4511 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4494: { $flatten\cavlc_read_total_coeffs.$verific$n4155$805 $flatten\cavlc_read_total_coeffs.$verific$n4158$808 $flatten\cavlc_read_total_coeffs.$verific$n4161$811 $flatten\cavlc_read_total_coeffs.$verific$n4164$814 $flatten\cavlc_read_total_coeffs.$verific$n4166$816 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4194: { $flatten\cavlc_fsm.$verific$n327$3562 $flatten\cavlc_fsm.$verific$n330$3565 $flatten\cavlc_fsm.$verific$n331$3566 $flatten\cavlc_fsm.$verific$n333$3568 $flatten\cavlc_fsm.$verific$n334$3569 $flatten\cavlc_fsm.$verific$n335$3570 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4578: { $flatten\cavlc_read_total_coeffs.$verific$n1631$669 $flatten\cavlc_read_total_coeffs.$verific$n1634$672 $flatten\cavlc_read_total_coeffs.$verific$n1643$681 $flatten\cavlc_read_total_coeffs.$verific$n1646$684 $flatten\cavlc_read_total_coeffs.$verific$n1648$686 $auto$rtlil.cc:2393:Or$4511 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4474: { $flatten\cavlc_read_total_coeffs.$verific$n4158$808 $flatten\cavlc_read_total_coeffs.$verific$n4161$811 $flatten\cavlc_read_total_coeffs.$verific$n4164$814 $flatten\cavlc_read_total_coeffs.$verific$n4166$816 }
  Optimizing cells in module \cavlc.
Performed a total of 12 changes.

19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

19.6. Executing OPT_DFF pass (perform DFF optimizations).

19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 5 unused cells and 65 unused wires.
<suppressed ~6 debug messages>

19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

19.9. Rerunning OPT passes. (Maybe there is more to do..)

19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

19.13. Executing OPT_DFF pass (perform DFF optimizations).

19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..

19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

19.16. Finished OPT passes. (There is nothing left to do.)

20. Executing MEMORY pass.

20.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

20.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

20.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

20.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

20.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..

20.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

20.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..

20.9. Executing MEMORY_COLLECT pass (generating $mem cells).

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.
<suppressed ~81 debug messages>

23. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5125 ($reduce_and).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5138 ($reduce_and).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5151 ($reduce_and).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5164 ($reduce_and).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5173 ($reduce_and).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5182 ($reduce_and).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5191 ($reduce_and).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5200 ($reduce_and).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5209 ($reduce_and).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5218 ($reduce_and).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5237 ($reduce_and).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5266 ($reduce_and).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5322 ($reduce_and).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5071 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5084 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5097 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5110 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5123 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5136 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5149 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5162 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5171 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5180 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5189 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5198 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5207 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5216 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5225 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5235 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5244 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5249 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5254 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5259 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5264 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5275 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5280 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5285 ($not).
Mapping cavlc.$auto$alumacc.cc:89:get_cf$5290 ($not).
Mapping cavlc.$auto$ff.cc:262:slice$3760 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3763 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3768 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3775 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3784 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3795 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3796 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3797 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3806 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3815 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3824 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3833 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3842 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3851 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3860 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3869 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3878 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3887 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3896 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3905 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3914 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3923 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3932 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3939 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3942 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3947 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3948 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3949 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3950 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3953 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3956 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3959 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3962 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3965 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3968 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3971 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3974 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3977 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3980 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3983 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3986 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3989 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3992 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3995 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$3998 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$4011 ($adffe).
Mapping cavlc.$auto$ff.cc:262:slice$4016 ($adffe).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3799 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3801 ($reduce_bool).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3803 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3808 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3812 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3817 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3821 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3826 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3830 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3835 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3839 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3844 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3848 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3853 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3857 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3862 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3866 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3871 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3875 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3880 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3884 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3889 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3893 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3898 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3902 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3907 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3911 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3916 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3920 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3925 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3929 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3936 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3941 ($reduce_bool).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3944 ($reduce_bool).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$3952 ($reduce_bool).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$4000 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$4002 ($not).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$4004 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$4006 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$4008 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$4018 ($not).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$4020 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$4022 ($ne).
Mapping cavlc.$auto$opt_dff.cc:195:make_patterns_logic$4024 ($ne).
Mapping cavlc.$auto$opt_dff.cc:210:make_patterns_logic$3764 ($not).
Mapping cavlc.$auto$opt_dff.cc:210:make_patterns_logic$3771 ($not).
Mapping cavlc.$auto$opt_dff.cc:210:make_patterns_logic$3776 ($not).
Mapping cavlc.$auto$opt_dff.cc:210:make_patterns_logic$3785 ($not).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3762 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3767 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3774 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3783 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3794 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3805 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3814 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3823 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3832 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3841 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3850 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3859 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3868 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3877 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3886 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3895 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3904 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3913 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3922 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3931 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3938 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$3946 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$4010 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$4015 ($reduce_and).
Mapping cavlc.$auto$opt_dff.cc:220:make_patterns_logic$4026 ($reduce_and).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3704 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3706 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3708 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3710 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3712 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3714 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3716 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3718 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3720 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3722 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3724 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3726 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3728 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3730 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3732 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3734 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3736 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3738 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3740 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3744 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3746 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3748 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3750 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3752 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3754 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3756 ($reduce_or).
Mapping cavlc.$auto$opt_reduce.cc:128:opt_pmux$3758 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4146 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4160 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4170 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4190 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4224 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4234 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4278 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4286 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4450 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4490 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4510 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4526 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4562 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4570 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4594 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4610 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4646 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4670 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4746 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4756 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4774 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4802 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4828 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4838 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4854 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4864 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4932 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4950 ($or).
Mapping cavlc.$auto$pmuxtree.cc:35:or_generator$4982 ($or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4174 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4194 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4210 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4238 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4290 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4454 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4474 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4494 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4514 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4530 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4534 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4554 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4574 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4578 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4598 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4614 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4618 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4634 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4650 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4654 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4674 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4694 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4760 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4788 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4816 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4842 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4868 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4884 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4916 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4936 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4966 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:37:or_generator$4986 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4144 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4148 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4156 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4158 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4162 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4164 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4166 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4168 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4172 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4176 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4182 ($mux).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5079 ($reduce_or).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4186 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4188 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4192 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4196 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4202 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4206 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4208 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4212 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4220 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4222 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4226 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4228 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4230 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4232 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4236 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4240 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4248 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4250 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4254 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4256 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4258 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4260 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4264 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4268 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4274 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4276 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4280 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4282 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4284 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4288 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4292 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4298 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4300 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4304 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4306 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4308 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4312 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4316 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4322 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4330 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4338 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4346 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4354 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4362 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4370 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4378 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4386 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4394 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4402 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4410 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4418 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4426 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4442 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4444 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4446 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4448 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4452 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4456 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4462 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4464 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4466 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4468 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4472 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4476 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4482 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4484 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4486 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4488 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4492 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4496 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4502 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4504 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4506 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4508 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4512 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4516 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4518 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4520 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4522 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4524 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4528 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4532 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4536 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4542 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4544 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4546 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4548 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4552 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4556 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4558 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4560 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4564 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4566 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4568 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4572 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4576 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4580 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4586 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4588 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4590 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4592 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4596 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4600 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4602 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4604 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4606 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4608 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4612 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4616 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4620 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4626 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4628 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4630 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4632 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4636 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4638 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4640 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4642 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4644 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4648 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4652 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4656 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4662 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4664 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4666 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4668 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4672 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4676 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4678 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4680 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4682 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4684 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4688 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4692 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4696 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4702 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4704 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4706 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4708 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4712 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4716 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4718 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4720 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4722 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4724 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4728 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4732 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4736 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4742 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4744 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4748 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4750 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4752 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4754 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4758 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4762 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4768 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4770 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4772 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4776 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4778 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4780 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4782 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4786 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4790 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4796 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4798 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4800 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4804 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4806 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4808 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4810 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4814 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4818 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4824 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4826 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4830 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4832 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4834 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4836 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4840 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4844 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4850 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4852 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4856 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4858 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4860 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4862 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4866 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4870 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4878 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4880 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4882 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4886 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4892 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4894 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4896 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4898 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4902 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4908 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4910 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4918 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4924 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4926 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4928 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4930 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4934 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4938 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4944 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4946 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4948 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4952 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4958 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4960 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4962 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4964 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4968 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4974 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4976 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4978 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4980 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4984 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4988 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4994 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4996 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$4998 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$5002 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$5008 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$5010 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$5012 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$5014 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$5018 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$5024 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$5026 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$5028 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$5030 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$5034 ($mux).
Mapping cavlc.$auto$pmuxtree.cc:65:recursive_mux_generator$5038 ($mux).
Mapping cavlc.$flatten\cavlc_fsm.$verific$equal_28$cavlc_fsm.v:117$3638 ($eq).
Mapping cavlc.$flatten\cavlc_fsm.$verific$equal_37$cavlc_fsm.v:131$3645 ($logic_not).
Mapping cavlc.$flatten\cavlc_fsm.$verific$equal_56$cavlc_fsm.v:147$3658 ($logic_not).
Mapping cavlc.$flatten\cavlc_fsm.$verific$equal_66$cavlc_fsm.v:96$3665 ($eq).
Mapping cavlc.$flatten\cavlc_fsm.$verific$equal_67$cavlc_fsm.v:105$3666 ($eq).
Mapping cavlc.$flatten\cavlc_fsm.$verific$equal_68$cavlc_fsm.v:116$3667 ($eq).
Mapping cavlc.$flatten\cavlc_fsm.$verific$equal_69$cavlc_fsm.v:124$3668 ($eq).
Mapping cavlc.$flatten\cavlc_fsm.$verific$equal_70$cavlc_fsm.v:127$3669 ($eq).
Mapping cavlc.$flatten\cavlc_fsm.$verific$equal_71$cavlc_fsm.v:130$3670 ($eq).
Mapping cavlc.$flatten\cavlc_fsm.$verific$equal_72$cavlc_fsm.v:142$3671 ($eq).
Mapping cavlc.$flatten\cavlc_fsm.$verific$equal_73$cavlc_fsm.v:146$3672 ($eq).
Mapping cavlc.$flatten\cavlc_fsm.$verific$i19$cavlc_fsm.v:107$3630 ($and).
Mapping cavlc.$flatten\cavlc_fsm.$verific$i40$cavlc_fsm.v:131$3647 ($and).
Mapping cavlc.$flatten\cavlc_fsm.$verific$i58$cavlc_fsm.v:147$3659 ($or).
Mapping cavlc.$flatten\cavlc_fsm.$verific$mux_12$cavlc_fsm.v:103$3623 ($mux).
Mapping cavlc.$flatten\cavlc_fsm.$verific$mux_24$cavlc_fsm.v:114$3634 ($mux).
Mapping cavlc.$flatten\cavlc_fsm.$verific$mux_26$cavlc_fsm.v:114$3636 ($mux).
Mapping cavlc.$flatten\cavlc_fsm.$verific$mux_33$cavlc_fsm.v:122$3642 ($mux).
Mapping cavlc.$flatten\cavlc_fsm.$verific$mux_48$cavlc_fsm.v:140$3654 ($mux).
Mapping cavlc.$flatten\cavlc_fsm.$verific$mux_49$cavlc_fsm.v:140$3655 ($mux).
Mapping cavlc.$flatten\cavlc_fsm.$verific$mux_50$cavlc_fsm.v:140$3656 ($mux).
Mapping cavlc.$flatten\cavlc_fsm.$verific$mux_63$cavlc_fsm.v:154$3662 ($mux).
Mapping cavlc.$flatten\cavlc_fsm.$verific$reduce_nor_74$cavlc_fsm.v:156$3673 ($not).
Mapping cavlc.$flatten\cavlc_fsm.$verific$reduce_nor_74$cavlc_fsm.v:156$3674 ($reduce_or).
Mapping cavlc.$flatten\cavlc_fsm.$verific$reduce_or_76$cavlc_fsm.v:156$3677 ($reduce_or).
Mapping cavlc.$flatten\cavlc_len_gen.$verific$reduce_nor_17$cavlc_len_gen.v:80$3699 ($not).
Mapping cavlc.$flatten\cavlc_len_gen.$verific$reduce_nor_17$cavlc_len_gen.v:80$3700 ($reduce_or).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$equal_52$cavlc_read_levels.v:171$2268 ($eq).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$equal_65$cavlc_read_levels.v:181$2276 ($logic_not).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$equal_93$cavlc_read_levels.v:198$2302 ($eq).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i104$cavlc_read_levels.v:210$2308 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i109$cavlc_read_levels.v:212$2311 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i116$cavlc_read_levels.v:221$2317 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i128$cavlc_read_levels.v:237$2328 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i158$cavlc_read_levels.v:257$2335 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i393$cavlc_read_levels.v:389$2459 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i395$cavlc_read_levels.v:389$2460 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i398$cavlc_read_levels.v:391$2462 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i4$cavlc_read_levels.v:133$2224 ($or).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i401$cavlc_read_levels.v:393$2464 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i47$cavlc_read_levels.v:164$2262 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i5$cavlc_read_levels.v:133$2225 ($or).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i6$cavlc_read_levels.v:133$2226 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i62$cavlc_read_levels.v:177$2273 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i63$cavlc_read_levels.v:177$2274 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i68$cavlc_read_levels.v:181$2278 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i76$cavlc_read_levels.v:185$2284 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$i88$cavlc_read_levels.v:194$2296 ($and).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_126$cavlc_read_levels.v:230$2327 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_134$cavlc_read_levels.v:244$2331 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_158$cavlc_read_levels.v:259$2336 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_162$cavlc_read_levels.v:263$2339 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_164$cavlc_read_levels.v:263$2342 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_169$cavlc_read_levels.v:268$2343 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_171$cavlc_read_levels.v:270$2345 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_173$cavlc_read_levels.v:270$2348 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_178$cavlc_read_levels.v:275$2349 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_182$cavlc_read_levels.v:277$2350 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_187$cavlc_read_levels.v:282$2351 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_191$cavlc_read_levels.v:284$2352 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_196$cavlc_read_levels.v:289$2353 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_200$cavlc_read_levels.v:291$2354 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_205$cavlc_read_levels.v:296$2355 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_209$cavlc_read_levels.v:298$2356 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_214$cavlc_read_levels.v:303$2357 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_218$cavlc_read_levels.v:305$2358 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_223$cavlc_read_levels.v:310$2359 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_227$cavlc_read_levels.v:312$2360 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_232$cavlc_read_levels.v:317$2361 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_236$cavlc_read_levels.v:319$2362 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_241$cavlc_read_levels.v:324$2363 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_245$cavlc_read_levels.v:326$2364 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_250$cavlc_read_levels.v:331$2365 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_254$cavlc_read_levels.v:333$2366 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_259$cavlc_read_levels.v:338$2367 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_263$cavlc_read_levels.v:340$2368 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_268$cavlc_read_levels.v:345$2369 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_27$cavlc_read_levels.v:155$2246 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_272$cavlc_read_levels.v:347$2370 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_277$cavlc_read_levels.v:352$2371 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_28$cavlc_read_levels.v:155$2247 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_281$cavlc_read_levels.v:354$2372 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_286$cavlc_read_levels.v:359$2373 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_29$cavlc_read_levels.v:155$2248 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_290$cavlc_read_levels.v:361$2374 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_291$cavlc_read_levels.v:363$2375 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_292$cavlc_read_levels.v:363$2376 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_293$cavlc_read_levels.v:363$2377 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_294$cavlc_read_levels.v:363$2378 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_295$cavlc_read_levels.v:363$2379 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_296$cavlc_read_levels.v:363$2380 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_297$cavlc_read_levels.v:363$2381 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_298$cavlc_read_levels.v:363$2382 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_299$cavlc_read_levels.v:363$2383 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_30$cavlc_read_levels.v:155$2249 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_300$cavlc_read_levels.v:363$2384 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_301$cavlc_read_levels.v:363$2385 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_302$cavlc_read_levels.v:363$2386 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_303$cavlc_read_levels.v:363$2387 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_304$cavlc_read_levels.v:363$2388 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_305$cavlc_read_levels.v:363$2389 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_306$cavlc_read_levels.v:363$2390 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_31$cavlc_read_levels.v:155$2250 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_32$cavlc_read_levels.v:155$2251 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_324$cavlc_read_levels.v:382$2392 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_325$cavlc_read_levels.v:382$2393 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_326$cavlc_read_levels.v:382$2394 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_327$cavlc_read_levels.v:382$2395 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_328$cavlc_read_levels.v:382$2396 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_329$cavlc_read_levels.v:382$2397 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_33$cavlc_read_levels.v:155$2252 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_330$cavlc_read_levels.v:382$2398 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_331$cavlc_read_levels.v:382$2399 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_332$cavlc_read_levels.v:382$2400 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_333$cavlc_read_levels.v:382$2401 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_334$cavlc_read_levels.v:382$2402 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_335$cavlc_read_levels.v:382$2403 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_336$cavlc_read_levels.v:382$2404 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_337$cavlc_read_levels.v:382$2405 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_338$cavlc_read_levels.v:382$2406 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_339$cavlc_read_levels.v:382$2407 ($bmux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_34$cavlc_read_levels.v:155$2253 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_35$cavlc_read_levels.v:155$2254 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_356$cavlc_read_levels.v:382$2424 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_357$cavlc_read_levels.v:382$2425 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_358$cavlc_read_levels.v:382$2426 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_359$cavlc_read_levels.v:382$2427 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_36$cavlc_read_levels.v:155$2255 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_360$cavlc_read_levels.v:382$2428 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_361$cavlc_read_levels.v:382$2429 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_362$cavlc_read_levels.v:382$2430 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_363$cavlc_read_levels.v:382$2431 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_364$cavlc_read_levels.v:382$2432 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_365$cavlc_read_levels.v:382$2433 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_366$cavlc_read_levels.v:382$2434 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_367$cavlc_read_levels.v:382$2435 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_368$cavlc_read_levels.v:382$2436 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_369$cavlc_read_levels.v:382$2437 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_37$cavlc_read_levels.v:155$2256 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_370$cavlc_read_levels.v:382$2438 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_371$cavlc_read_levels.v:382$2439 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_38$cavlc_read_levels.v:155$2257 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_39$cavlc_read_levels.v:155$2258 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_40$cavlc_read_levels.v:155$2259 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_403$cavlc_read_levels.v:396$2466 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_404$cavlc_read_levels.v:396$2467 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_405$cavlc_read_levels.v:396$2468 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_406$cavlc_read_levels.v:396$2469 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_407$cavlc_read_levels.v:396$2470 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_41$cavlc_read_levels.v:155$2260 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_79$cavlc_read_levels.v:186$2288 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_8$cavlc_read_levels.v:136$2228 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_80$cavlc_read_levels.v:186$2289 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_81$cavlc_read_levels.v:186$2290 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_82$cavlc_read_levels.v:186$2291 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_96$cavlc_read_levels.v:201$2304 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_97$cavlc_read_levels.v:201$2305 ($mux).
Mapping cavlc.$flatten\cavlc_read_levels.$verific$mux_98$cavlc_read_levels.v:201$2306 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_114$cavlc_read_run_befores.v:181$2802 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_115$cavlc_read_run_befores.v:182$2803 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_116$cavlc_read_run_befores.v:195$2804 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_117$cavlc_read_run_befores.v:199$2805 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_118$cavlc_read_run_befores.v:209$2806 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_119$cavlc_read_run_befores.v:223$2807 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_221$cavlc_read_run_befores.v:332$2836 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_222$cavlc_read_run_befores.v:333$2837 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_223$cavlc_read_run_befores.v:334$2838 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_224$cavlc_read_run_befores.v:335$2839 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_225$cavlc_read_run_befores.v:336$2840 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_226$cavlc_read_run_befores.v:337$2841 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_227$cavlc_read_run_befores.v:338$2842 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_228$cavlc_read_run_befores.v:339$2843 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_229$cavlc_read_run_befores.v:340$2844 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_230$cavlc_read_run_befores.v:341$2845 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_231$cavlc_read_run_befores.v:342$2846 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_232$cavlc_read_run_befores.v:343$2847 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_233$cavlc_read_run_befores.v:344$2848 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_234$cavlc_read_run_befores.v:345$2849 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$equal_295$cavlc_read_run_befores.v:365$2911 ($eq).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i100$cavlc_read_run_befores.v:256$2787 ($not).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i101$cavlc_read_run_befores.v:256$2788 ($and).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i102$cavlc_read_run_befores.v:256$2789 ($or).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i103$cavlc_read_run_befores.v:256$2790 ($not).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i104$cavlc_read_run_befores.v:256$2791 ($and).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i105$cavlc_read_run_befores.v:256$2792 ($or).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i106$cavlc_read_run_befores.v:256$2793 ($not).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i107$cavlc_read_run_befores.v:256$2794 ($and).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i108$cavlc_read_run_befores.v:256$2795 ($or).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i109$cavlc_read_run_befores.v:256$2796 ($not).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i136$cavlc_read_run_befores.v:281$2818 ($and).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i138$cavlc_read_run_befores.v:283$2819 ($and).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i205$cavlc_read_run_befores.v:330$2833 ($and).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i382$cavlc_read_run_befores.v:181$2831 ($not).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i383$cavlc_read_run_befores.v:219$2747 ($not).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i386$cavlc_read_run_befores.v:211$2757 ($not).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i4$cavlc_read_run_befores.v:178$2744 ($and).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i88$cavlc_read_run_befores.v:256$2775 ($not).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i89$cavlc_read_run_befores.v:256$2776 ($and).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i90$cavlc_read_run_befores.v:256$2777 ($or).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i91$cavlc_read_run_befores.v:256$2778 ($not).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i92$cavlc_read_run_befores.v:256$2779 ($and).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i93$cavlc_read_run_befores.v:256$2780 ($or).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i94$cavlc_read_run_befores.v:256$2781 ($not).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i95$cavlc_read_run_befores.v:256$2782 ($and).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i96$cavlc_read_run_befores.v:256$2783 ($or).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i97$cavlc_read_run_befores.v:256$2784 ($not).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i98$cavlc_read_run_befores.v:256$2785 ($and).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$i99$cavlc_read_run_befores.v:256$2786 ($or).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_111$cavlc_read_run_befores.v:257$2799 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_112$cavlc_read_run_befores.v:257$2800 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_125$cavlc_read_run_befores.v:263$2813 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_126$cavlc_read_run_befores.v:263$2814 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_130$cavlc_read_run_befores.v:272$2816 ($mux).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5112 ($reduce_and).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_143$cavlc_read_run_befores.v:286$2824 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_144$cavlc_read_run_befores.v:286$2825 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_163$cavlc_read_run_befores.v:310$2828 ($bmux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_165$cavlc_read_run_befores.v:312$2830 ($mux).
Mapping cavlc.$auto$alumacc.cc:68:get_gt$5270 ($not).
Mapping cavlc.$auto$alumacc.cc:68:get_gt$5142 ($not).
Mapping cavlc.$auto$alumacc.cc:68:get_gt$5116 ($not).
Mapping cavlc.$auto$alumacc.cc:68:get_gt$5090 ($not).
Mapping cavlc.$auto$alumacc.cc:67:get_gt$5268 ($or).
Mapping cavlc.$auto$alumacc.cc:67:get_gt$5140 ($or).
Mapping cavlc.$auto$alumacc.cc:67:get_gt$5114 ($or).
Mapping cavlc.$auto$alumacc.cc:67:get_gt$5088 ($or).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5239 ($reduce_or).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5211 ($reduce_or).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5193 ($reduce_or).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5175 ($reduce_or).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_29$cavlc_read_run_befores.v:207$2759 ($mux).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5157 ($reduce_or).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5131 ($reduce_or).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5105 ($reduce_or).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5086 ($reduce_and).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5073 ($reduce_and).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_30$cavlc_read_run_befores.v:207$2760 ($mux).
Mapping cavlc.$auto$alumacc.cc:68:get_gt$5155 ($not).
Mapping cavlc.$auto$alumacc.cc:68:get_gt$5129 ($not).
Mapping cavlc.$auto$alumacc.cc:68:get_gt$5103 ($not).
Mapping cavlc.$auto$alumacc.cc:68:get_gt$5077 ($not).
Mapping cavlc.$auto$alumacc.cc:67:get_gt$5153 ($or).
Mapping cavlc.$auto$alumacc.cc:67:get_gt$5127 ($or).
Mapping cavlc.$auto$alumacc.cc:67:get_gt$5101 ($or).
Mapping cavlc.$auto$alumacc.cc:67:get_gt$5075 ($or).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5220 ($reduce_or).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5202 ($reduce_or).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5184 ($reduce_or).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5166 ($reduce_or).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5144 ($reduce_or).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5118 ($reduce_or).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_314$cavlc_read_run_befores.v:366$2930 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_315$cavlc_read_run_befores.v:366$2931 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_316$cavlc_read_run_befores.v:366$2932 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_317$cavlc_read_run_befores.v:366$2933 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_318$cavlc_read_run_befores.v:366$2934 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_319$cavlc_read_run_befores.v:366$2935 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_320$cavlc_read_run_befores.v:366$2936 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_321$cavlc_read_run_befores.v:366$2937 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_322$cavlc_read_run_befores.v:366$2938 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_323$cavlc_read_run_befores.v:366$2939 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_324$cavlc_read_run_befores.v:366$2940 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_325$cavlc_read_run_befores.v:366$2941 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_326$cavlc_read_run_befores.v:366$2942 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_327$cavlc_read_run_befores.v:366$2943 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_328$cavlc_read_run_befores.v:366$2944 ($mux).
Mapping cavlc.$auto$alumacc.cc:75:get_eq$5099 ($reduce_and).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_330$cavlc_read_run_befores.v:366$2946 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_331$cavlc_read_run_befores.v:366$2947 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_332$cavlc_read_run_befores.v:366$2948 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_333$cavlc_read_run_befores.v:366$2949 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_334$cavlc_read_run_befores.v:366$2950 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_335$cavlc_read_run_befores.v:366$2951 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_336$cavlc_read_run_befores.v:366$2952 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_337$cavlc_read_run_befores.v:366$2953 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_338$cavlc_read_run_befores.v:366$2954 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_339$cavlc_read_run_befores.v:366$2955 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_340$cavlc_read_run_befores.v:366$2956 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_341$cavlc_read_run_befores.v:366$2957 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_342$cavlc_read_run_befores.v:366$2958 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_343$cavlc_read_run_befores.v:366$2959 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_344$cavlc_read_run_befores.v:366$2960 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_345$cavlc_read_run_befores.v:366$2961 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_363$cavlc_read_run_befores.v:193$2746 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_364$cavlc_read_run_befores.v:193$2753 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_372$cavlc_read_run_befores.v:193$2745 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_54$cavlc_read_run_befores.v:237$2766 ($bmux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_55$cavlc_read_run_befores.v:238$2767 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$mux_56$cavlc_read_run_befores.v:238$2768 ($mux).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$not_equal_22$cavlc_read_run_befores.v:200$2756 ($reduce_bool).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$not_equal_57$cavlc_read_run_befores.v:241$2769 ($reduce_bool).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$reduce_nor_120$cavlc_read_run_befores.v:259$2808 ($not).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$reduce_nor_120$cavlc_read_run_befores.v:259$2809 ($reduce_or).
Mapping cavlc.$flatten\cavlc_read_run_befores.$verific$reduce_nor_235$cavlc_read_run_befores.v:348$2850 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_104$cavlc_read_total_coeffs.v:225$1448 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_1054$cavlc_read_total_coeffs.v:1155$1964 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_107$cavlc_read_total_coeffs.v:229$1449 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_110$cavlc_read_total_coeffs.v:233$1450 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_122$cavlc_read_total_coeffs.v:244$1458 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_125$cavlc_read_total_coeffs.v:248$1459 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_128$cavlc_read_total_coeffs.v:252$1460 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_140$cavlc_read_total_coeffs.v:263$1468 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_143$cavlc_read_total_coeffs.v:267$1469 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_146$cavlc_read_total_coeffs.v:271$1470 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_158$cavlc_read_total_coeffs.v:282$1478 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_161$cavlc_read_total_coeffs.v:286$1479 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_164$cavlc_read_total_coeffs.v:290$1481 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_167$cavlc_read_total_coeffs.v:294$1482 ($logic_not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_170$cavlc_read_total_coeffs.v:298$1484 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_173$cavlc_read_total_coeffs.v:302$1485 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_176$cavlc_read_total_coeffs.v:306$1487 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_196$cavlc_read_total_coeffs.v:317$1504 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_199$cavlc_read_total_coeffs.v:321$1506 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_202$cavlc_read_total_coeffs.v:325$1507 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_205$cavlc_read_total_coeffs.v:329$1509 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_208$cavlc_read_total_coeffs.v:333$1510 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_211$cavlc_read_total_coeffs.v:337$1511 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_214$cavlc_read_total_coeffs.v:341$1513 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_234$cavlc_read_total_coeffs.v:352$1529 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_237$cavlc_read_total_coeffs.v:356$1530 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_240$cavlc_read_total_coeffs.v:360$1531 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_243$cavlc_read_total_coeffs.v:364$1533 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_246$cavlc_read_total_coeffs.v:368$1534 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_249$cavlc_read_total_coeffs.v:372$1535 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_252$cavlc_read_total_coeffs.v:376$1537 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_272$cavlc_read_total_coeffs.v:387$1553 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_275$cavlc_read_total_coeffs.v:391$1554 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_278$cavlc_read_total_coeffs.v:395$1556 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_281$cavlc_read_total_coeffs.v:399$1557 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_284$cavlc_read_total_coeffs.v:403$1558 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_287$cavlc_read_total_coeffs.v:407$1560 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_290$cavlc_read_total_coeffs.v:411$1561 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_310$cavlc_read_total_coeffs.v:422$1578 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_313$cavlc_read_total_coeffs.v:426$1579 ($logic_not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_316$cavlc_read_total_coeffs.v:430$1581 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_412$cavlc_read_total_coeffs.v:480$1644 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_416$cavlc_read_total_coeffs.v:485$1645 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_420$cavlc_read_total_coeffs.v:490$1646 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_424$cavlc_read_total_coeffs.v:495$1648 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_428$cavlc_read_total_coeffs.v:500$1649 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_469$cavlc_read_total_coeffs.v:532$1671 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_472$cavlc_read_total_coeffs.v:536$1672 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_475$cavlc_read_total_coeffs.v:540$1673 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_487$cavlc_read_total_coeffs.v:551$1680 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_490$cavlc_read_total_coeffs.v:555$1681 ($logic_not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_493$cavlc_read_total_coeffs.v:559$1682 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_505$cavlc_read_total_coeffs.v:570$1689 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_508$cavlc_read_total_coeffs.v:574$1690 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_511$cavlc_read_total_coeffs.v:578$1691 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_523$cavlc_read_total_coeffs.v:589$1699 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_526$cavlc_read_total_coeffs.v:593$1700 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_529$cavlc_read_total_coeffs.v:597$1701 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_532$cavlc_read_total_coeffs.v:601$1702 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_535$cavlc_read_total_coeffs.v:605$1703 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_538$cavlc_read_total_coeffs.v:609$1704 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_541$cavlc_read_total_coeffs.v:613$1705 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_561$cavlc_read_total_coeffs.v:624$1720 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_564$cavlc_read_total_coeffs.v:628$1721 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_567$cavlc_read_total_coeffs.v:632$1722 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_570$cavlc_read_total_coeffs.v:636$1723 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_573$cavlc_read_total_coeffs.v:640$1724 ($logic_not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_576$cavlc_read_total_coeffs.v:644$1725 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_579$cavlc_read_total_coeffs.v:648$1726 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_599$cavlc_read_total_coeffs.v:659$1741 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_602$cavlc_read_total_coeffs.v:663$1742 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_605$cavlc_read_total_coeffs.v:667$1743 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_608$cavlc_read_total_coeffs.v:671$1744 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_611$cavlc_read_total_coeffs.v:675$1745 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_614$cavlc_read_total_coeffs.v:679$1746 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_617$cavlc_read_total_coeffs.v:683$1747 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_636$cavlc_read_total_coeffs.v:693$1763 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_640$cavlc_read_total_coeffs.v:698$1764 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_644$cavlc_read_total_coeffs.v:703$1765 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_648$cavlc_read_total_coeffs.v:708$1766 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_652$cavlc_read_total_coeffs.v:713$1767 ($logic_not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_678$cavlc_read_total_coeffs.v:730$1784 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_858$cavlc_read_total_coeffs.v:979$1853 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_86$cavlc_read_total_coeffs.v:206$1435 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_862$cavlc_read_total_coeffs.v:984$1854 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_866$cavlc_read_total_coeffs.v:989$1855 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_870$cavlc_read_total_coeffs.v:994$1856 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_874$cavlc_read_total_coeffs.v:999$1857 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_878$cavlc_read_total_coeffs.v:1004$1858 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_89$cavlc_read_total_coeffs.v:210$1438 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_92$cavlc_read_total_coeffs.v:214$1440 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_963$cavlc_read_total_coeffs.v:1060$1915 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_981$cavlc_read_total_coeffs.v:1092$1923 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_984$cavlc_read_total_coeffs.v:1096$1924 ($logic_not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$equal_987$cavlc_read_total_coeffs.v:1100$1925 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1033$cavlc_read_total_coeffs.v:1147$1942 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1034$cavlc_read_total_coeffs.v:1147$1943 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1035$cavlc_read_total_coeffs.v:1147$1944 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1036$cavlc_read_total_coeffs.v:1147$1945 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1037$cavlc_read_total_coeffs.v:1147$1946 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1038$cavlc_read_total_coeffs.v:1147$1947 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1039$cavlc_read_total_coeffs.v:1147$1948 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1040$cavlc_read_total_coeffs.v:1147$1949 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1041$cavlc_read_total_coeffs.v:1147$1950 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1042$cavlc_read_total_coeffs.v:1147$1951 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1043$cavlc_read_total_coeffs.v:1147$1952 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1044$cavlc_read_total_coeffs.v:1147$1953 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1045$cavlc_read_total_coeffs.v:1147$1954 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1046$cavlc_read_total_coeffs.v:1147$1955 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1047$cavlc_read_total_coeffs.v:1147$1956 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1048$cavlc_read_total_coeffs.v:1147$1957 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1049$cavlc_read_total_coeffs.v:1147$1958 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1050$cavlc_read_total_coeffs.v:1147$1959 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i1051$cavlc_read_total_coeffs.v:1147$1960 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i12$cavlc_read_total_coeffs.v:137$1379 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i14$cavlc_read_total_coeffs.v:141$1381 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i345$cavlc_read_total_coeffs.v:444$1590 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i346$cavlc_read_total_coeffs.v:444$1591 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i347$cavlc_read_total_coeffs.v:444$1592 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i348$cavlc_read_total_coeffs.v:444$1593 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i349$cavlc_read_total_coeffs.v:444$1594 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i350$cavlc_read_total_coeffs.v:444$1595 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i351$cavlc_read_total_coeffs.v:444$1596 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i352$cavlc_read_total_coeffs.v:444$1597 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i353$cavlc_read_total_coeffs.v:444$1598 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i354$cavlc_read_total_coeffs.v:444$1599 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i355$cavlc_read_total_coeffs.v:444$1600 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i356$cavlc_read_total_coeffs.v:444$1601 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i357$cavlc_read_total_coeffs.v:444$1602 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i358$cavlc_read_total_coeffs.v:444$1603 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i359$cavlc_read_total_coeffs.v:444$1604 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i360$cavlc_read_total_coeffs.v:444$1605 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i361$cavlc_read_total_coeffs.v:444$1606 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i362$cavlc_read_total_coeffs.v:444$1607 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i363$cavlc_read_total_coeffs.v:444$1608 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i364$cavlc_read_total_coeffs.v:444$1609 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i365$cavlc_read_total_coeffs.v:444$1610 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i366$cavlc_read_total_coeffs.v:444$1611 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i367$cavlc_read_total_coeffs.v:444$1612 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i368$cavlc_read_total_coeffs.v:444$1613 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i369$cavlc_read_total_coeffs.v:444$1614 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i370$cavlc_read_total_coeffs.v:444$1615 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i371$cavlc_read_total_coeffs.v:444$1616 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i372$cavlc_read_total_coeffs.v:444$1617 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i373$cavlc_read_total_coeffs.v:444$1618 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i374$cavlc_read_total_coeffs.v:444$1619 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i375$cavlc_read_total_coeffs.v:444$1620 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i376$cavlc_read_total_coeffs.v:444$1621 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i377$cavlc_read_total_coeffs.v:444$1622 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i378$cavlc_read_total_coeffs.v:444$1623 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i379$cavlc_read_total_coeffs.v:444$1624 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i380$cavlc_read_total_coeffs.v:444$1625 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i381$cavlc_read_total_coeffs.v:444$1626 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i382$cavlc_read_total_coeffs.v:444$1627 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i383$cavlc_read_total_coeffs.v:444$1628 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i384$cavlc_read_total_coeffs.v:444$1629 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i708$cavlc_read_total_coeffs.v:748$1792 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i709$cavlc_read_total_coeffs.v:748$1793 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i710$cavlc_read_total_coeffs.v:748$1794 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i711$cavlc_read_total_coeffs.v:748$1795 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i712$cavlc_read_total_coeffs.v:748$1796 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i713$cavlc_read_total_coeffs.v:748$1797 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i714$cavlc_read_total_coeffs.v:748$1798 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i715$cavlc_read_total_coeffs.v:748$1799 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i716$cavlc_read_total_coeffs.v:748$1800 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i717$cavlc_read_total_coeffs.v:748$1801 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i718$cavlc_read_total_coeffs.v:748$1802 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i719$cavlc_read_total_coeffs.v:748$1803 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i720$cavlc_read_total_coeffs.v:748$1804 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i721$cavlc_read_total_coeffs.v:748$1805 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i722$cavlc_read_total_coeffs.v:748$1806 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i723$cavlc_read_total_coeffs.v:748$1807 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i724$cavlc_read_total_coeffs.v:748$1808 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i725$cavlc_read_total_coeffs.v:748$1809 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i726$cavlc_read_total_coeffs.v:748$1810 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i727$cavlc_read_total_coeffs.v:748$1811 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i728$cavlc_read_total_coeffs.v:748$1812 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i729$cavlc_read_total_coeffs.v:748$1813 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i730$cavlc_read_total_coeffs.v:748$1814 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i731$cavlc_read_total_coeffs.v:748$1815 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i732$cavlc_read_total_coeffs.v:748$1816 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i733$cavlc_read_total_coeffs.v:748$1817 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i734$cavlc_read_total_coeffs.v:748$1818 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i735$cavlc_read_total_coeffs.v:748$1819 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i736$cavlc_read_total_coeffs.v:748$1820 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i737$cavlc_read_total_coeffs.v:748$1821 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i738$cavlc_read_total_coeffs.v:748$1822 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i739$cavlc_read_total_coeffs.v:748$1823 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i740$cavlc_read_total_coeffs.v:748$1824 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i741$cavlc_read_total_coeffs.v:748$1825 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i935$cavlc_read_total_coeffs.v:1052$1886 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i936$cavlc_read_total_coeffs.v:1052$1887 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i937$cavlc_read_total_coeffs.v:1052$1888 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i938$cavlc_read_total_coeffs.v:1052$1889 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i939$cavlc_read_total_coeffs.v:1052$1890 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i940$cavlc_read_total_coeffs.v:1052$1891 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i941$cavlc_read_total_coeffs.v:1052$1892 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i942$cavlc_read_total_coeffs.v:1052$1893 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i943$cavlc_read_total_coeffs.v:1052$1894 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i944$cavlc_read_total_coeffs.v:1052$1895 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i945$cavlc_read_total_coeffs.v:1052$1896 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i946$cavlc_read_total_coeffs.v:1052$1897 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i947$cavlc_read_total_coeffs.v:1052$1898 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i948$cavlc_read_total_coeffs.v:1052$1899 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i949$cavlc_read_total_coeffs.v:1052$1900 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i950$cavlc_read_total_coeffs.v:1052$1901 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i951$cavlc_read_total_coeffs.v:1052$1902 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i952$cavlc_read_total_coeffs.v:1052$1903 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i953$cavlc_read_total_coeffs.v:1052$1904 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i954$cavlc_read_total_coeffs.v:1052$1905 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i955$cavlc_read_total_coeffs.v:1052$1906 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i956$cavlc_read_total_coeffs.v:1052$1907 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i957$cavlc_read_total_coeffs.v:1052$1908 ($and).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i958$cavlc_read_total_coeffs.v:1052$1909 ($or).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$i959$cavlc_read_total_coeffs.v:1052$1910 ($not).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_100$cavlc_read_total_coeffs.v:221$1445 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1005$cavlc_read_total_coeffs.v:1118$1935 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_101$cavlc_read_total_coeffs.v:221$1446 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1012$cavlc_read_total_coeffs.v:1129$1936 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_102$cavlc_read_total_coeffs.v:221$1447 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1020$cavlc_read_total_coeffs.v:1140$1940 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1071$cavlc_read_total_coeffs.v:1179$1977 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1072$cavlc_read_total_coeffs.v:1179$1978 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1073$cavlc_read_total_coeffs.v:1179$1979 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1074$cavlc_read_total_coeffs.v:1179$1980 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1075$cavlc_read_total_coeffs.v:1179$1981 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1076$cavlc_read_total_coeffs.v:1179$1982 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1077$cavlc_read_total_coeffs.v:1179$1983 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1078$cavlc_read_total_coeffs.v:1179$1984 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1079$cavlc_read_total_coeffs.v:1179$1985 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1080$cavlc_read_total_coeffs.v:1179$1986 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1081$cavlc_read_total_coeffs.v:1179$1987 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_1082$cavlc_read_total_coeffs.v:1179$1988 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_115$cavlc_read_total_coeffs.v:240$1452 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_116$cavlc_read_total_coeffs.v:240$1453 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_117$cavlc_read_total_coeffs.v:240$1454 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_118$cavlc_read_total_coeffs.v:240$1455 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_119$cavlc_read_total_coeffs.v:240$1456 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_120$cavlc_read_total_coeffs.v:240$1457 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_133$cavlc_read_total_coeffs.v:259$1462 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_134$cavlc_read_total_coeffs.v:259$1463 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_135$cavlc_read_total_coeffs.v:259$1464 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_136$cavlc_read_total_coeffs.v:259$1465 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_137$cavlc_read_total_coeffs.v:259$1466 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_138$cavlc_read_total_coeffs.v:259$1467 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_151$cavlc_read_total_coeffs.v:278$1472 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_152$cavlc_read_total_coeffs.v:278$1473 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_153$cavlc_read_total_coeffs.v:278$1474 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_154$cavlc_read_total_coeffs.v:278$1475 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_155$cavlc_read_total_coeffs.v:278$1476 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_156$cavlc_read_total_coeffs.v:278$1477 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_181$cavlc_read_total_coeffs.v:313$1490 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_182$cavlc_read_total_coeffs.v:313$1491 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_183$cavlc_read_total_coeffs.v:313$1492 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_184$cavlc_read_total_coeffs.v:313$1493 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_185$cavlc_read_total_coeffs.v:313$1494 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_186$cavlc_read_total_coeffs.v:313$1495 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_187$cavlc_read_total_coeffs.v:313$1496 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_188$cavlc_read_total_coeffs.v:313$1497 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_189$cavlc_read_total_coeffs.v:313$1498 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_190$cavlc_read_total_coeffs.v:313$1499 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_191$cavlc_read_total_coeffs.v:313$1500 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_192$cavlc_read_total_coeffs.v:313$1501 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_193$cavlc_read_total_coeffs.v:313$1502 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_194$cavlc_read_total_coeffs.v:313$1503 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_220$cavlc_read_total_coeffs.v:348$1516 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_221$cavlc_read_total_coeffs.v:348$1517 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_222$cavlc_read_total_coeffs.v:348$1518 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_223$cavlc_read_total_coeffs.v:348$1519 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_224$cavlc_read_total_coeffs.v:348$1520 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_225$cavlc_read_total_coeffs.v:348$1521 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_226$cavlc_read_total_coeffs.v:348$1522 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_227$cavlc_read_total_coeffs.v:348$1523 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_228$cavlc_read_total_coeffs.v:348$1524 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_229$cavlc_read_total_coeffs.v:348$1525 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_230$cavlc_read_total_coeffs.v:348$1526 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_231$cavlc_read_total_coeffs.v:348$1527 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_232$cavlc_read_total_coeffs.v:348$1528 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_258$cavlc_read_total_coeffs.v:383$1540 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_259$cavlc_read_total_coeffs.v:383$1541 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_260$cavlc_read_total_coeffs.v:383$1542 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_261$cavlc_read_total_coeffs.v:383$1543 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_262$cavlc_read_total_coeffs.v:383$1544 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_263$cavlc_read_total_coeffs.v:383$1545 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_264$cavlc_read_total_coeffs.v:383$1546 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_265$cavlc_read_total_coeffs.v:383$1547 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_266$cavlc_read_total_coeffs.v:383$1548 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_267$cavlc_read_total_coeffs.v:383$1549 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_268$cavlc_read_total_coeffs.v:383$1550 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_269$cavlc_read_total_coeffs.v:383$1551 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_270$cavlc_read_total_coeffs.v:383$1552 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_296$cavlc_read_total_coeffs.v:418$1565 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_297$cavlc_read_total_coeffs.v:418$1566 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_298$cavlc_read_total_coeffs.v:418$1567 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_299$cavlc_read_total_coeffs.v:418$1568 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_300$cavlc_read_total_coeffs.v:418$1569 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_301$cavlc_read_total_coeffs.v:418$1570 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_302$cavlc_read_total_coeffs.v:418$1571 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_303$cavlc_read_total_coeffs.v:418$1572 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_304$cavlc_read_total_coeffs.v:418$1573 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_305$cavlc_read_total_coeffs.v:418$1574 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_306$cavlc_read_total_coeffs.v:418$1575 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_307$cavlc_read_total_coeffs.v:418$1576 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_308$cavlc_read_total_coeffs.v:418$1577 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_321$cavlc_read_total_coeffs.v:437$1584 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_323$cavlc_read_total_coeffs.v:437$1586 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_325$cavlc_read_total_coeffs.v:437$1588 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_326$cavlc_read_total_coeffs.v:437$1589 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_393$cavlc_read_total_coeffs.v:460$1635 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_407$cavlc_read_total_coeffs.v:477$1639 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_409$cavlc_read_total_coeffs.v:477$1641 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_410$cavlc_read_total_coeffs.v:477$1642 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_411$cavlc_read_total_coeffs.v:477$1643 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_435$cavlc_read_total_coeffs.v:509$1652 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_436$cavlc_read_total_coeffs.v:509$1653 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_438$cavlc_read_total_coeffs.v:509$1655 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_439$cavlc_read_total_coeffs.v:509$1656 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_441$cavlc_read_total_coeffs.v:509$1658 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_442$cavlc_read_total_coeffs.v:509$1659 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_444$cavlc_read_total_coeffs.v:509$1661 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_445$cavlc_read_total_coeffs.v:509$1662 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_446$cavlc_read_total_coeffs.v:509$1663 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_447$cavlc_read_total_coeffs.v:509$1664 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_448$cavlc_read_total_coeffs.v:509$1665 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_449$cavlc_read_total_coeffs.v:509$1666 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_463$cavlc_read_total_coeffs.v:528$1668 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_465$cavlc_read_total_coeffs.v:528$1669 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_467$cavlc_read_total_coeffs.v:528$1670 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_480$cavlc_read_total_coeffs.v:547$1674 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_481$cavlc_read_total_coeffs.v:547$1675 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_482$cavlc_read_total_coeffs.v:547$1676 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_483$cavlc_read_total_coeffs.v:547$1677 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_484$cavlc_read_total_coeffs.v:547$1678 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_485$cavlc_read_total_coeffs.v:547$1679 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_498$cavlc_read_total_coeffs.v:566$1683 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_500$cavlc_read_total_coeffs.v:566$1685 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_501$cavlc_read_total_coeffs.v:566$1686 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_502$cavlc_read_total_coeffs.v:566$1687 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_503$cavlc_read_total_coeffs.v:566$1688 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_516$cavlc_read_total_coeffs.v:585$1693 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_517$cavlc_read_total_coeffs.v:585$1694 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_518$cavlc_read_total_coeffs.v:585$1695 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_519$cavlc_read_total_coeffs.v:585$1696 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_520$cavlc_read_total_coeffs.v:585$1697 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_521$cavlc_read_total_coeffs.v:585$1698 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_547$cavlc_read_total_coeffs.v:620$1707 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_548$cavlc_read_total_coeffs.v:620$1708 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_549$cavlc_read_total_coeffs.v:620$1709 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_550$cavlc_read_total_coeffs.v:620$1710 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_551$cavlc_read_total_coeffs.v:620$1711 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_552$cavlc_read_total_coeffs.v:620$1712 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_553$cavlc_read_total_coeffs.v:620$1713 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_554$cavlc_read_total_coeffs.v:620$1714 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_555$cavlc_read_total_coeffs.v:620$1715 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_556$cavlc_read_total_coeffs.v:620$1716 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_557$cavlc_read_total_coeffs.v:620$1717 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_558$cavlc_read_total_coeffs.v:620$1718 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_559$cavlc_read_total_coeffs.v:620$1719 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_584$cavlc_read_total_coeffs.v:655$1727 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_585$cavlc_read_total_coeffs.v:655$1728 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_586$cavlc_read_total_coeffs.v:655$1729 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_587$cavlc_read_total_coeffs.v:655$1730 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_588$cavlc_read_total_coeffs.v:655$1731 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_589$cavlc_read_total_coeffs.v:655$1732 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_590$cavlc_read_total_coeffs.v:655$1733 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_591$cavlc_read_total_coeffs.v:655$1734 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_592$cavlc_read_total_coeffs.v:655$1735 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_593$cavlc_read_total_coeffs.v:655$1736 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_594$cavlc_read_total_coeffs.v:655$1737 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_595$cavlc_read_total_coeffs.v:655$1738 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_596$cavlc_read_total_coeffs.v:655$1739 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_597$cavlc_read_total_coeffs.v:655$1740 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_62$cavlc_read_total_coeffs.v:185$1419 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_623$cavlc_read_total_coeffs.v:690$1750 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_624$cavlc_read_total_coeffs.v:690$1751 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_625$cavlc_read_total_coeffs.v:690$1752 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_626$cavlc_read_total_coeffs.v:690$1753 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_627$cavlc_read_total_coeffs.v:690$1754 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_628$cavlc_read_total_coeffs.v:690$1755 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_629$cavlc_read_total_coeffs.v:690$1756 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_63$cavlc_read_total_coeffs.v:185$1420 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_630$cavlc_read_total_coeffs.v:690$1757 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_631$cavlc_read_total_coeffs.v:690$1758 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_632$cavlc_read_total_coeffs.v:690$1759 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_633$cavlc_read_total_coeffs.v:690$1760 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_634$cavlc_read_total_coeffs.v:690$1761 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_635$cavlc_read_total_coeffs.v:690$1762 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_65$cavlc_read_total_coeffs.v:185$1422 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_659$cavlc_read_total_coeffs.v:722$1769 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_66$cavlc_read_total_coeffs.v:185$1423 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_662$cavlc_read_total_coeffs.v:722$1772 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_665$cavlc_read_total_coeffs.v:722$1775 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_666$cavlc_read_total_coeffs.v:722$1776 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_668$cavlc_read_total_coeffs.v:722$1778 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_669$cavlc_read_total_coeffs.v:722$1779 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_67$cavlc_read_total_coeffs.v:185$1424 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_670$cavlc_read_total_coeffs.v:722$1780 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_671$cavlc_read_total_coeffs.v:722$1781 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_672$cavlc_read_total_coeffs.v:722$1782 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_673$cavlc_read_total_coeffs.v:722$1783 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_686$cavlc_read_total_coeffs.v:741$1786 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_688$cavlc_read_total_coeffs.v:741$1788 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_690$cavlc_read_total_coeffs.v:741$1790 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_761$cavlc_read_total_coeffs.v:790$1832 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_762$cavlc_read_total_coeffs.v:790$1833 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_780$cavlc_read_total_coeffs.v:827$1836 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_781$cavlc_read_total_coeffs.v:827$1837 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_79$cavlc_read_total_coeffs.v:202$1429 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_799$cavlc_read_total_coeffs.v:864$1840 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_80$cavlc_read_total_coeffs.v:202$1430 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_800$cavlc_read_total_coeffs.v:864$1841 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_818$cavlc_read_total_coeffs.v:902$1844 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_819$cavlc_read_total_coeffs.v:902$1845 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_82$cavlc_read_total_coeffs.v:202$1432 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_83$cavlc_read_total_coeffs.v:202$1433 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_837$cavlc_read_total_coeffs.v:939$1847 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_838$cavlc_read_total_coeffs.v:939$1848 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_856$cavlc_read_total_coeffs.v:976$1851 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_857$cavlc_read_total_coeffs.v:976$1852 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_885$cavlc_read_total_coeffs.v:1013$1860 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_886$cavlc_read_total_coeffs.v:1013$1861 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_888$cavlc_read_total_coeffs.v:1013$1863 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_889$cavlc_read_total_coeffs.v:1013$1864 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_891$cavlc_read_total_coeffs.v:1013$1866 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_892$cavlc_read_total_coeffs.v:1013$1867 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_894$cavlc_read_total_coeffs.v:1013$1869 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_895$cavlc_read_total_coeffs.v:1013$1870 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_897$cavlc_read_total_coeffs.v:1013$1872 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_898$cavlc_read_total_coeffs.v:1013$1873 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_900$cavlc_read_total_coeffs.v:1013$1875 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_901$cavlc_read_total_coeffs.v:1013$1876 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_902$cavlc_read_total_coeffs.v:1013$1877 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_912$cavlc_read_total_coeffs.v:1034$1880 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_913$cavlc_read_total_coeffs.v:1034$1881 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_920$cavlc_read_total_coeffs.v:1045$1884 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_969$cavlc_read_total_coeffs.v:1067$1919 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_97$cavlc_read_total_coeffs.v:221$1442 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_970$cavlc_read_total_coeffs.v:1067$1920 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_98$cavlc_read_total_coeffs.v:221$1443 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_99$cavlc_read_total_coeffs.v:221$1444 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_992$cavlc_read_total_coeffs.v:1107$1927 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_993$cavlc_read_total_coeffs.v:1107$1928 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_994$cavlc_read_total_coeffs.v:1107$1929 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_995$cavlc_read_total_coeffs.v:1107$1930 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_996$cavlc_read_total_coeffs.v:1107$1931 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_coeffs.$verific$mux_997$cavlc_read_total_coeffs.v:1107$1932 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$equal_30$cavlc_read_total_zeros.v:115$3363 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$equal_45$cavlc_read_total_zeros.v:131$3371 ($eq).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$equal_9$cavlc_read_total_zeros.v:95$3347 ($logic_not).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i11$cavlc_read_total_zeros.v:95$3348 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i117$cavlc_read_total_zeros.v:217$3408 ($not).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i118$cavlc_read_total_zeros.v:217$3409 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i119$cavlc_read_total_zeros.v:217$3410 ($or).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i120$cavlc_read_total_zeros.v:217$3411 ($not).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i121$cavlc_read_total_zeros.v:217$3412 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i122$cavlc_read_total_zeros.v:217$3413 ($or).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i123$cavlc_read_total_zeros.v:217$3414 ($not).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i124$cavlc_read_total_zeros.v:217$3415 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i125$cavlc_read_total_zeros.v:217$3416 ($or).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i126$cavlc_read_total_zeros.v:217$3417 ($not).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i127$cavlc_read_total_zeros.v:217$3418 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i128$cavlc_read_total_zeros.v:217$3419 ($or).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i129$cavlc_read_total_zeros.v:217$3420 ($not).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i130$cavlc_read_total_zeros.v:217$3421 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i131$cavlc_read_total_zeros.v:217$3422 ($or).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i132$cavlc_read_total_zeros.v:217$3423 ($not).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i133$cavlc_read_total_zeros.v:217$3424 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i134$cavlc_read_total_zeros.v:217$3425 ($or).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i135$cavlc_read_total_zeros.v:217$3426 ($not).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i136$cavlc_read_total_zeros.v:217$3427 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i137$cavlc_read_total_zeros.v:217$3428 ($or).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i138$cavlc_read_total_zeros.v:217$3429 ($not).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i264$cavlc_read_total_zeros.v:370$3471 ($not).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i265$cavlc_read_total_zeros.v:370$3472 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i266$cavlc_read_total_zeros.v:370$3473 ($or).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i267$cavlc_read_total_zeros.v:370$3474 ($not).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i268$cavlc_read_total_zeros.v:370$3475 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i269$cavlc_read_total_zeros.v:370$3476 ($or).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i270$cavlc_read_total_zeros.v:370$3477 ($not).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i308$cavlc_read_total_zeros.v:414$3486 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i309$cavlc_read_total_zeros.v:414$3487 ($or).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i310$cavlc_read_total_zeros.v:414$3488 ($not).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i32$cavlc_read_total_zeros.v:115$3364 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i348$cavlc_read_total_zeros.v:453$3490 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i349$cavlc_read_total_zeros.v:453$3491 ($or).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i350$cavlc_read_total_zeros.v:453$3492 ($not).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i36$cavlc_read_total_zeros.v:119$3367 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i40$cavlc_read_total_zeros.v:123$3369 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i47$cavlc_read_total_zeros.v:131$3372 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i5$cavlc_read_total_zeros.v:90$3343 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$i51$cavlc_read_total_zeros.v:135$3373 ($and).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_101$cavlc_read_total_zeros.v:204$3405 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_105$cavlc_read_total_zeros.v:211$3407 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_145$cavlc_read_total_zeros.v:228$3433 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_151$cavlc_read_total_zeros.v:240$3435 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_152$cavlc_read_total_zeros.v:241$3436 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_153$cavlc_read_total_zeros.v:241$3437 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_157$cavlc_read_total_zeros.v:248$3438 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_161$cavlc_read_total_zeros.v:255$3440 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_167$cavlc_read_total_zeros.v:264$3441 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_189$cavlc_read_total_zeros.v:277$3445 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_195$cavlc_read_total_zeros.v:289$3449 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_196$cavlc_read_total_zeros.v:290$3450 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_201$cavlc_read_total_zeros.v:297$3451 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_211$cavlc_read_total_zeros.v:315$3455 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_23$cavlc_read_total_zeros.v:109$3356 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_234$cavlc_read_total_zeros.v:323$3459 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_235$cavlc_read_total_zeros.v:323$3460 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_241$cavlc_read_total_zeros.v:339$3463 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_247$cavlc_read_total_zeros.v:351$3465 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_249$cavlc_read_total_zeros.v:352$3466 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_25$cavlc_read_total_zeros.v:109$3358 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_259$cavlc_read_total_zeros.v:368$3470 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_26$cavlc_read_total_zeros.v:109$3359 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_27$cavlc_read_total_zeros.v:109$3360 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_277$cavlc_read_total_zeros.v:381$3479 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_28$cavlc_read_total_zeros.v:109$3361 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_284$cavlc_read_total_zeros.v:394$3482 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_289$cavlc_read_total_zeros.v:401$3484 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_29$cavlc_read_total_zeros.v:109$3362 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_317$cavlc_read_total_zeros.v:425$3489 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_357$cavlc_read_total_zeros.v:467$3493 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_359$cavlc_read_total_zeros.v:468$3494 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_471$cavlc_read_total_zeros.v:576$3507 ($mux).
Mapping cavlc.$auto$alumacc.cc:520:replace_alu$5092 ($reduce_or).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_574$cavlc_read_total_zeros.v:691$3530 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_575$cavlc_read_total_zeros.v:691$3531 ($bmux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_591$cavlc_read_total_zeros.v:712$3538 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_592$cavlc_read_total_zeros.v:712$3539 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_593$cavlc_read_total_zeros.v:712$3540 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_594$cavlc_read_total_zeros.v:712$3541 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_595$cavlc_read_total_zeros.v:712$3542 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_60$cavlc_read_total_zeros.v:150$3376 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_62$cavlc_read_total_zeros.v:150$3378 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_626$cavlc_read_total_zeros.v:685$3353 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_628$cavlc_read_total_zeros.v:678$3528 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_63$cavlc_read_total_zeros.v:150$3379 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_64$cavlc_read_total_zeros.v:150$3380 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_65$cavlc_read_total_zeros.v:150$3381 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_66$cavlc_read_total_zeros.v:150$3382 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_663$cavlc_read_total_zeros.v:678$3527 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_67$cavlc_read_total_zeros.v:150$3383 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_68$cavlc_read_total_zeros.v:150$3384 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_682$cavlc_read_total_zeros.v:610$3518 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_684$cavlc_read_total_zeros.v:359$3513 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_686$cavlc_read_total_zeros.v:595$3511 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_689$cavlc_read_total_zeros.v:505$3506 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_69$cavlc_read_total_zeros.v:150$3385 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_690$cavlc_read_total_zeros.v:512$3498 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_692$cavlc_read_total_zeros.v:565$3497 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_70$cavlc_read_total_zeros.v:150$3386 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_71$cavlc_read_total_zeros.v:150$3387 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_72$cavlc_read_total_zeros.v:150$3388 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_73$cavlc_read_total_zeros.v:150$3389 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_74$cavlc_read_total_zeros.v:150$3390 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_75$cavlc_read_total_zeros.v:150$3391 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_81$cavlc_read_total_zeros.v:169$3395 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_85$cavlc_read_total_zeros.v:176$3397 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_93$cavlc_read_total_zeros.v:190$3401 ($mux).
Mapping cavlc.$flatten\cavlc_read_total_zeros.$verific$mux_97$cavlc_read_total_zeros.v:197$3403 ($mux).

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.
<suppressed ~5537 debug messages>

25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
<suppressed ~2280 debug messages>
Removed a total of 760 cells.

26. Executing OPT_DFF pass (perform DFF optimizations).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 71 unused cells and 1092 unused wires.
<suppressed ~72 debug messages>

28. Executing OPT pass (performing simple optimizations).

28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.
<suppressed ~15 debug messages>

28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

28.6. Executing OPT_DFF pass (perform DFF optimizations).

28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

28.9. Rerunning OPT passes. (Maybe there is more to do..)

28.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

28.13. Executing OPT_DFF pass (perform DFF optimizations).

28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..

28.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

28.16. Finished OPT passes. (There is nothing left to do.)

29. Executing OPT pass (performing simple optimizations).

29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.
<suppressed ~546 debug messages>

29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$5811 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4034$2209 [8], Q = \cavlc_read_levels.level_0 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5810 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4034$2209 [7], Q = \cavlc_read_levels.level_0 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5809 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4034$2209 [6], Q = \cavlc_read_levels.level_0 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5808 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4034$2209 [5], Q = \cavlc_read_levels.level_0 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5807 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4034$2209 [4], Q = \cavlc_read_levels.level_0 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5806 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4034$2209 [3], Q = \cavlc_read_levels.level_0 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5805 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4034$2209 [2], Q = \cavlc_read_levels.level_0 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5804 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4034$2209 [1], Q = \cavlc_read_levels.level_0 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5803 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4034$2209 [0], Q = \cavlc_read_levels.level_0 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5802 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3934$2199 [8], Q = \cavlc_read_levels.level_10 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5801 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3934$2199 [7], Q = \cavlc_read_levels.level_10 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5800 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3934$2199 [6], Q = \cavlc_read_levels.level_10 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5799 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3934$2199 [5], Q = \cavlc_read_levels.level_10 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5798 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3934$2199 [4], Q = \cavlc_read_levels.level_10 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5797 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3934$2199 [3], Q = \cavlc_read_levels.level_10 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5796 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3934$2199 [2], Q = \cavlc_read_levels.level_10 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5795 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3934$2199 [1], Q = \cavlc_read_levels.level_10 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5794 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3934$2199 [0], Q = \cavlc_read_levels.level_10 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5793 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3924$2198 [8], Q = \cavlc_read_levels.level_11 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5792 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3924$2198 [7], Q = \cavlc_read_levels.level_11 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5791 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3924$2198 [6], Q = \cavlc_read_levels.level_11 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5790 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3924$2198 [5], Q = \cavlc_read_levels.level_11 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5789 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3924$2198 [4], Q = \cavlc_read_levels.level_11 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5788 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3924$2198 [3], Q = \cavlc_read_levels.level_11 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5787 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3924$2198 [2], Q = \cavlc_read_levels.level_11 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5786 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3924$2198 [1], Q = \cavlc_read_levels.level_11 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5785 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3924$2198 [0], Q = \cavlc_read_levels.level_11 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5784 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3914$2197 [8], Q = \cavlc_read_levels.level_12 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5783 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3914$2197 [7], Q = \cavlc_read_levels.level_12 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5782 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3914$2197 [6], Q = \cavlc_read_levels.level_12 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5781 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3914$2197 [5], Q = \cavlc_read_levels.level_12 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5780 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3914$2197 [4], Q = \cavlc_read_levels.level_12 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5779 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3914$2197 [3], Q = \cavlc_read_levels.level_12 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5778 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3914$2197 [2], Q = \cavlc_read_levels.level_12 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5777 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3914$2197 [1], Q = \cavlc_read_levels.level_12 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5776 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3914$2197 [0], Q = \cavlc_read_levels.level_12 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5775 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3904$2196 [8], Q = \cavlc_read_levels.level_13 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5774 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3904$2196 [7], Q = \cavlc_read_levels.level_13 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5773 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3904$2196 [6], Q = \cavlc_read_levels.level_13 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5772 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3904$2196 [5], Q = \cavlc_read_levels.level_13 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5771 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3904$2196 [4], Q = \cavlc_read_levels.level_13 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5770 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3904$2196 [3], Q = \cavlc_read_levels.level_13 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5769 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3904$2196 [2], Q = \cavlc_read_levels.level_13 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5768 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3904$2196 [1], Q = \cavlc_read_levels.level_13 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5767 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3904$2196 [0], Q = \cavlc_read_levels.level_13 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5766 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3894$2195 [8], Q = \cavlc_read_levels.level_14 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5765 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3894$2195 [7], Q = \cavlc_read_levels.level_14 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5764 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3894$2195 [6], Q = \cavlc_read_levels.level_14 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5763 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3894$2195 [5], Q = \cavlc_read_levels.level_14 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5762 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3894$2195 [4], Q = \cavlc_read_levels.level_14 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5761 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3894$2195 [3], Q = \cavlc_read_levels.level_14 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5760 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3894$2195 [2], Q = \cavlc_read_levels.level_14 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5759 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3894$2195 [1], Q = \cavlc_read_levels.level_14 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5758 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3894$2195 [0], Q = \cavlc_read_levels.level_14 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5757 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3884$2194 [8], Q = \cavlc_read_levels.level_15 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5756 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3884$2194 [7], Q = \cavlc_read_levels.level_15 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5755 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3884$2194 [6], Q = \cavlc_read_levels.level_15 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5754 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3884$2194 [5], Q = \cavlc_read_levels.level_15 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5753 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3884$2194 [4], Q = \cavlc_read_levels.level_15 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5752 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3884$2194 [3], Q = \cavlc_read_levels.level_15 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5751 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3884$2194 [2], Q = \cavlc_read_levels.level_15 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5750 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3884$2194 [1], Q = \cavlc_read_levels.level_15 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5749 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3884$2194 [0], Q = \cavlc_read_levels.level_15 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5748 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4024$2208 [8], Q = \cavlc_read_levels.level_1 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5747 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4024$2208 [7], Q = \cavlc_read_levels.level_1 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5746 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4024$2208 [6], Q = \cavlc_read_levels.level_1 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5745 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4024$2208 [5], Q = \cavlc_read_levels.level_1 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5744 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4024$2208 [4], Q = \cavlc_read_levels.level_1 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5743 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4024$2208 [3], Q = \cavlc_read_levels.level_1 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5742 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4024$2208 [2], Q = \cavlc_read_levels.level_1 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5741 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4024$2208 [1], Q = \cavlc_read_levels.level_1 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5740 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4024$2208 [0], Q = \cavlc_read_levels.level_1 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5739 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4014$2207 [8], Q = \cavlc_read_levels.level_2 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5738 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4014$2207 [7], Q = \cavlc_read_levels.level_2 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5737 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4014$2207 [6], Q = \cavlc_read_levels.level_2 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5736 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4014$2207 [5], Q = \cavlc_read_levels.level_2 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5735 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4014$2207 [4], Q = \cavlc_read_levels.level_2 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5734 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4014$2207 [3], Q = \cavlc_read_levels.level_2 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5733 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4014$2207 [2], Q = \cavlc_read_levels.level_2 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5732 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4014$2207 [1], Q = \cavlc_read_levels.level_2 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5731 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4014$2207 [0], Q = \cavlc_read_levels.level_2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5730 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4004$2206 [8], Q = \cavlc_read_levels.level_3 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5729 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4004$2206 [7], Q = \cavlc_read_levels.level_3 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5728 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4004$2206 [6], Q = \cavlc_read_levels.level_3 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5727 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4004$2206 [5], Q = \cavlc_read_levels.level_3 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5726 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4004$2206 [4], Q = \cavlc_read_levels.level_3 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5725 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4004$2206 [3], Q = \cavlc_read_levels.level_3 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5724 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4004$2206 [2], Q = \cavlc_read_levels.level_3 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5723 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4004$2206 [1], Q = \cavlc_read_levels.level_3 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5722 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n4004$2206 [0], Q = \cavlc_read_levels.level_3 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5721 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3994$2205 [8], Q = \cavlc_read_levels.level_4 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5720 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3994$2205 [7], Q = \cavlc_read_levels.level_4 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5719 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3994$2205 [6], Q = \cavlc_read_levels.level_4 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5718 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3994$2205 [5], Q = \cavlc_read_levels.level_4 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5717 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3994$2205 [4], Q = \cavlc_read_levels.level_4 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5716 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3994$2205 [3], Q = \cavlc_read_levels.level_4 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5715 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3994$2205 [2], Q = \cavlc_read_levels.level_4 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5714 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3994$2205 [1], Q = \cavlc_read_levels.level_4 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5713 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3994$2205 [0], Q = \cavlc_read_levels.level_4 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5712 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3984$2204 [8], Q = \cavlc_read_levels.level_5 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5711 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3984$2204 [7], Q = \cavlc_read_levels.level_5 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5710 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3984$2204 [6], Q = \cavlc_read_levels.level_5 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5709 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3984$2204 [5], Q = \cavlc_read_levels.level_5 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5708 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3984$2204 [4], Q = \cavlc_read_levels.level_5 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5707 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3984$2204 [3], Q = \cavlc_read_levels.level_5 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5706 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3984$2204 [2], Q = \cavlc_read_levels.level_5 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5705 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3984$2204 [1], Q = \cavlc_read_levels.level_5 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5704 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3984$2204 [0], Q = \cavlc_read_levels.level_5 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5703 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3974$2203 [8], Q = \cavlc_read_levels.level_6 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5702 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3974$2203 [7], Q = \cavlc_read_levels.level_6 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5701 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3974$2203 [6], Q = \cavlc_read_levels.level_6 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5700 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3974$2203 [5], Q = \cavlc_read_levels.level_6 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5699 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3974$2203 [4], Q = \cavlc_read_levels.level_6 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5698 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3974$2203 [3], Q = \cavlc_read_levels.level_6 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5697 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3974$2203 [2], Q = \cavlc_read_levels.level_6 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5696 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3974$2203 [1], Q = \cavlc_read_levels.level_6 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5695 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3974$2203 [0], Q = \cavlc_read_levels.level_6 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5694 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3964$2202 [8], Q = \cavlc_read_levels.level_7 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5693 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3964$2202 [7], Q = \cavlc_read_levels.level_7 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5692 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3964$2202 [6], Q = \cavlc_read_levels.level_7 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5691 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3964$2202 [5], Q = \cavlc_read_levels.level_7 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5690 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3964$2202 [4], Q = \cavlc_read_levels.level_7 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5689 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3964$2202 [3], Q = \cavlc_read_levels.level_7 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5688 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3964$2202 [2], Q = \cavlc_read_levels.level_7 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5687 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3964$2202 [1], Q = \cavlc_read_levels.level_7 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5686 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3964$2202 [0], Q = \cavlc_read_levels.level_7 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5685 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3954$2201 [8], Q = \cavlc_read_levels.level_8 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5684 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3954$2201 [7], Q = \cavlc_read_levels.level_8 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5683 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3954$2201 [6], Q = \cavlc_read_levels.level_8 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5682 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3954$2201 [5], Q = \cavlc_read_levels.level_8 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5681 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3954$2201 [4], Q = \cavlc_read_levels.level_8 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5680 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3954$2201 [3], Q = \cavlc_read_levels.level_8 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5679 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3954$2201 [2], Q = \cavlc_read_levels.level_8 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5678 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3954$2201 [1], Q = \cavlc_read_levels.level_8 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5677 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3954$2201 [0], Q = \cavlc_read_levels.level_8 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5676 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3944$2200 [8], Q = \cavlc_read_levels.level_9 [8]).
Adding EN signal on $auto$ff.cc:262:slice$5675 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3944$2200 [7], Q = \cavlc_read_levels.level_9 [7]).
Adding EN signal on $auto$ff.cc:262:slice$5674 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3944$2200 [6], Q = \cavlc_read_levels.level_9 [6]).
Adding EN signal on $auto$ff.cc:262:slice$5673 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3944$2200 [5], Q = \cavlc_read_levels.level_9 [5]).
Adding EN signal on $auto$ff.cc:262:slice$5672 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3944$2200 [4], Q = \cavlc_read_levels.level_9 [4]).
Adding EN signal on $auto$ff.cc:262:slice$5671 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3944$2200 [3], Q = \cavlc_read_levels.level_9 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5670 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3944$2200 [2], Q = \cavlc_read_levels.level_9 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5669 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3944$2200 [1], Q = \cavlc_read_levels.level_9 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5668 ($_DFFE_PN0P_) from module cavlc (D = $flatten\cavlc_read_levels.$verific$n3944$2200 [0], Q = \cavlc_read_levels.level_9 [0]).

29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 5 unused cells and 1496 unused wires.
<suppressed ~6 debug messages>

29.5. Rerunning OPT passes. (Removed registers in this run.)

29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.
<suppressed ~6493 debug messages>

29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
<suppressed ~23259 debug messages>
Removed a total of 7753 cells.

29.8. Executing OPT_DFF pass (perform DFF optimizations).

29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 0 unused cells and 7210 unused wires.
<suppressed ~1 debug messages>

29.10. Finished fast OPT passes.

30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

31. Executing OPT pass (performing simple optimizations).

31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

31.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$10257 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8670
        $auto$simplemap.cc:278:simplemap_mux$8643

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$10526 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8634
        $auto$simplemap.cc:278:simplemap_mux$8607

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$10795 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8598
        $auto$simplemap.cc:278:simplemap_mux$8562

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$16932 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$7753
        $auto$simplemap.cc:278:simplemap_mux$7721

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$17069 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8025
        $auto$simplemap.cc:278:simplemap_mux$7992

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$9177 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8826
        $auto$simplemap.cc:278:simplemap_mux$8791

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$9446 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8782
        $auto$simplemap.cc:278:simplemap_mux$8751

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$9715 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8742
        $auto$simplemap.cc:278:simplemap_mux$8715

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$9984 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8706
        $auto$simplemap.cc:278:simplemap_mux$8679

31.7. Executing OPT_DFF pass (perform DFF optimizations).

31.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

31.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.
<suppressed ~9 debug messages>

31.10. Rerunning OPT passes. (Maybe there is more to do..)

31.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

31.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

31.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

31.14. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$10077 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8706
        $auto$simplemap.cc:312:simplemap_bmux$9975

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$10312 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8670
        $auto$simplemap.cc:312:simplemap_bmux$10248

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$10618 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8634
        $auto$simplemap.cc:312:simplemap_bmux$10517

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$10859 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8598
        $auto$simplemap.cc:312:simplemap_bmux$10786

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$9214 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8826
        $auto$simplemap.cc:312:simplemap_bmux$9168

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$9511 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8782
        $auto$simplemap.cc:312:simplemap_bmux$9437

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$9761 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$8742
        $auto$simplemap.cc:312:simplemap_bmux$9706

31.15. Executing OPT_DFF pass (perform DFF optimizations).

31.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

31.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.
<suppressed ~7 debug messages>

31.18. Rerunning OPT passes. (Maybe there is more to do..)

31.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

31.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

31.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

31.22. Executing OPT_SHARE pass.

31.23. Executing OPT_DFF pass (perform DFF optimizations).

31.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

31.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

31.26. Rerunning OPT passes. (Maybe there is more to do..)

31.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

31.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

31.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

31.30. Executing OPT_SHARE pass.

31.31. Executing OPT_DFF pass (perform DFF optimizations).

31.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..

31.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

31.34. Finished OPT passes. (There is nothing left to do.)

32. Executing TECHMAP pass (map to technology primitives).

32.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

32.2. Continuing TECHMAP pass.
Using extmapper maccmap for cells of type $macc.
  add $flatten\cavlc_read_levels.$verific$n475$2094 [8:0] (9 bits, unsigned)
  add { $flatten\cavlc_read_levels.$verific$n544$2022 $flatten\cavlc_read_levels.$verific$n544$2022 $flatten\cavlc_read_levels.$verific$n544$2022 $flatten\cavlc_read_levels.$verific$n544$2022 } (4 bits, unsigned)
  add \cavlc_read_levels.level_suffix (9 bits, unsigned)
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_90_alu for cells of type $alu.
Using template $paramod$83dd457849c736323edf2edb15923eb27f99c683\_90_alu for cells of type $alu.
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_90_alu for cells of type $alu.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_90_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_90_alu for cells of type $alu.
  sub \cavlc_read_levels.level_code_tmp (9 bits, unsigned)
  sub { \cavlc_read_levels.tmp1 [1] 1'0 } (2 bits, unsigned)
  add 10'1111111111 (10 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$constmap:2a5a90c887f7f17a34d4032fe665c7aac02a3bb8$paramod$27be44c49fb1346b96bf9a9013de8943094e1f11\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$constmap:3e07689e7ff5356da68de1ee7387179a05a469ef$paramod$b54d5ebdaecd24844fc43a347f4baf80efcdaf00\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$constmap:1e83989bdaaeae429b09a33fcb9a97ba54f64e9f$paramod$fb16e0492dc88ab7064d5e90ab6662c825c4229e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_90_alu for cells of type $alu.
Using template $paramod$38e8498ccdc425801fe5312e427e3cf0d9089c58\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$e23c72610957bd76b0654139c354e282891d4e8f\_90_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$adbaf76fa5a3091a329503792521395f8ff4d1a4\_90_alu for cells of type $alu.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_90_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_90_alu for cells of type $alu.
Using template $paramod$d1615bf4e5e328245ffd1550e5fe105901cda77b\_90_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$7af24cf7f572852703f08ef7a936c59efa2c57af\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$8045f2881226ae434b154710c783ad25023f386c\_90_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$5ccf584370207a3ccc3032757a8e590623d4de56\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001001 for cells of type $fa.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
No more expansions possible.
<suppressed ~3240 debug messages>

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.
<suppressed ~1148 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
<suppressed ~693 debug messages>
Removed a total of 231 cells.

33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

33.6. Executing OPT_DFF pass (perform DFF optimizations).

33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 138 unused cells and 1588 unused wires.
<suppressed ~139 debug messages>

33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

33.9. Rerunning OPT passes. (Maybe there is more to do..)

33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..

33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

33.16. Finished OPT passes. (There is nothing left to do.)

34. Executing ABC pass (technology mapping using ABC).

34.1. Extracting gate netlist of module `\cavlc' to `<abc-temp-dir>/input.blif'..
Extracted 3937 gates and 4213 wires to a netlist network with 274 inputs and 340 outputs.

34.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /home/users/aram/Workspace/yosys_verific_rs/scripts/synth/abc/abc_base6.a21.scr 
ABC: netlist  : i/o =    274/    340  and =    4440  lev =   34 (15.12)  mem = 0.07 MB
ABC: Mapping (K=6)  :  lut =    903  edge =    3812  lev =   19 (6.18)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4298  lev =   29 (13.68)  mem = 0.07 MB
ABC: Mapping (K=6)  :  lut =    856  edge =    3662  lev =   16 (5.70)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4285  lev =   32 (14.05)  mem = 0.07 MB
ABC: Mapping (K=6)  :  lut =    838  edge =    3610  lev =   15 (5.55)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4355  lev =   31 (13.77)  mem = 0.07 MB
ABC: Mapping (K=6)  :  lut =    839  edge =    3654  lev =   17 (5.64)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4243  lev =   32 (13.99)  mem = 0.07 MB
ABC: Mapping (K=6)  :  lut =    835  edge =    3580  lev =   16 (5.70)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4315  lev =   32 (14.08)  mem = 0.08 MB
ABC: Mapping (K=6)  :  lut =    807  edge =    3628  lev =   14 (5.47)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4360  lev =   32 (14.11)  mem = 0.09 MB
ABC: Mapping (K=6)  :  lut =    802  edge =    3614  lev =   15 (5.49)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4350  lev =   32 (14.11)  mem = 0.09 MB
ABC: Mapping (K=6)  :  lut =    797  edge =    3596  lev =   13 (5.45)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4294  lev =   31 (13.69)  mem = 0.08 MB
ABC: Mapping (K=6)  :  lut =    803  edge =    3576  lev =   14 (5.49)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4369  lev =   31 (13.81)  mem = 0.09 MB
ABC: Mapping (K=6)  :  lut =    804  edge =    3601  lev =   13 (5.48)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4285  lev =   32 (14.21)  mem = 0.08 MB
ABC: Mapping (K=6)  :  lut =    796  edge =    3592  lev =   14 (5.47)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4359  lev =   31 (13.79)  mem = 0.09 MB
ABC: Mapping (K=6)  :  lut =    796  edge =    3553  lev =   13 (5.47)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4392  lev =   31 (14.01)  mem = 0.09 MB
ABC: Mapping (K=6)  :  lut =    796  edge =    3582  lev =   13 (5.46)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4359  lev =   31 (13.79)  mem = 0.07 MB
ABC: Mapping (K=6)  :  lut =    796  edge =    3553  lev =   13 (5.47)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4359  lev =   31 (13.79)  mem = 0.09 MB
ABC: Mapping (K=6)  :  lut =    796  edge =    3553  lev =   13 (5.47)  mem = 0.04 MB
ABC: netlist  : i/o =    274/    340  and =    4323  lev =   32 (14.16)  mem = 0.07 MB
ABC: Mapping (K=6)  :  lut =    796  edge =    3553  lev =   13 (5.47)  mem = 0.04 MB
ABC: + write_blif <abc-temp-dir>/output.blif 

34.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      796
ABC RESULTS:        internal signals:     3599
ABC RESULTS:           input signals:      274
ABC RESULTS:          output signals:      340
Removing temp directory.

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

35.6. Executing OPT_DFF pass (perform DFF optimizations).

35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 0 unused cells and 2267 unused wires.
<suppressed ~37 debug messages>

35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

35.9. Rerunning OPT passes. (Maybe there is more to do..)

35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cavlc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cavlc.
Performed a total of 0 changes.

35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cavlc'.
Removed a total of 0 cells.

35.13. Executing OPT_DFF pass (perform DFF optimizations).

35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..

35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cavlc.

35.16. Finished OPT passes. (There is nothing left to do.)

36. Executing HIERARCHY pass (managing design hierarchy).

36.1. Analyzing design hierarchy..
Top module:  \cavlc

36.2. Analyzing design hierarchy..
Top module:  \cavlc
Removed 0 unused modules.

37. Printing statistics.

=== cavlc ===

   Number of wires:                943
   Number of wire bits:           1902
   Number of public wires:         171
   Number of public wire bits:    1106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1187
     $_DFFE_PN0P_                  390
     $_DFFE_PN1P_                    1
     $lut                          796

38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cavlc..
Removed 0 unused cells and 104 unused wires.
<suppressed ~104 debug messages>

39. Executing BLIF backend.

Warnings: 73 unique messages, 74 total
End of script. Logfile hash: 3549570afa, CPU: user 16.44s system 0.08s, MEM: 58.03 MB peak
Yosys 0.14+36 (git sha1 15a4e900b, gcc 7.1.0 -fPIC -Os)
Time spent: 48% 1x abc (15 sec), 17% 56x opt_expr (5 sec), ...
