# vsim +tb -L uvm_lib -assertdebug -do {log -r /*;run -all;} -l tb.log -debugDB -voptargs=+acc -c -sv_seed 1 work.mbist_top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Note: (vsim-8611) Generating debug db.
# 
# ** Note: (vopt-4301) Memory core inferred for signal 'memory' width=1, depth=128, type=RAM at location ../RAM/SRAM1RW128x8.v:51
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.mbist_top_tb(fast)
# Loading work.mbist_top(fast)
# Loading work.comparator(fast)
# Loading work.addr_gen(fast)
# Loading work.data_gen(fast)
# Loading work.mem(fast)
# Loading work.SRAM1RW128x8(fast)
# Loading work.SRAM1RW128x8_1bit(fast)
# Loading work.SRAM2RW128x8(fast)
# Loading work.SRAM2RW128x8_1bit(fast)
# log -r /* 
# run -all 
# ** Note: $finish    : ../tb/mbist_top_tb.v(60)
#    Time: 2002 ns  Iteration: 0  Instance: /mbist_top_tb
