/*
Developer   - Sriram Venkata Krishna
Date        - 11-08-2025
Platform    - HDL Bits
*/

//003. Wire

module top_module(input in, output out);

	assign out = in;
    
endmodule
