{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421687720876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421687720879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 17:15:20 2015 " "Processing started: Mon Jan 19 17:15:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421687720879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421687720879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off orpsoc_top -c orpsoc_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off orpsoc_top -c orpsoc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421687720880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1421687721869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_xcv_ram32x8d.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_xcv_ram32x8d.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687721956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wbmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wbmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_wbmux " "Found entity 1: or1200_wbmux" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wbmux.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wbmux.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687721961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687721961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_wb_biu " "Found entity 1: or1200_wb_biu" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687721964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687721964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_tt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_tt.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_tt " "Found entity 1: or1200_tt" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_tt.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_tt.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687721967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687721967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_tpram_32x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_tpram_32x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_tpram_32x32 " "Found entity 1: or1200_tpram_32x32" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_tpram_32x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_tpram_32x32.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687721970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687721970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_top " "Found entity 1: or1200_top" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687721975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687721975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_sprs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_sprs.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_sprs " "Found entity 1: or1200_sprs" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_sprs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_sprs.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687721978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687721978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_2048x32_bw.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_2048x32_bw.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_2048x32_bw " "Found entity 1: or1200_spram_2048x32_bw" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram_2048x32_bw.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_2048x32_bw.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687721981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687721981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_2048x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_2048x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_2048x32 " "Found entity 1: or1200_spram_2048x32" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram_2048x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_2048x32.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687721984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687721984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_2048x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_2048x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_2048x8 " "Found entity 1: or1200_spram_2048x8" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram_2048x8.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_2048x8.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687721999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687721999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_1024x32_bw.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_1024x32_bw.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_1024x32_bw " "Found entity 1: or1200_spram_1024x32_bw" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram_1024x32_bw.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_1024x32_bw.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_1024x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_1024x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_1024x32 " "Found entity 1: or1200_spram_1024x32" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram_1024x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_1024x32.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_1024x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_1024x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_1024x8 " "Found entity 1: or1200_spram_1024x8" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram_1024x8.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_1024x8.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_512x20.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_512x20.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_512x20 " "Found entity 1: or1200_spram_512x20" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram_512x20.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_512x20.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_256x21.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_256x21.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_256x21 " "Found entity 1: or1200_spram_256x21" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram_256x21.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_256x21.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_128x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_128x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_128x32 " "Found entity 1: or1200_spram_128x32" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram_128x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_128x32.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_64x24.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_64x24.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_64x24 " "Found entity 1: or1200_spram_64x24" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram_64x24.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_64x24.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_64x22.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_64x22.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_64x22 " "Found entity 1: or1200_spram_64x22" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram_64x22.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_64x22.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_64x14.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_64x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_64x14 " "Found entity 1: or1200_spram_64x14" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram_64x14.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_64x14.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_32x24.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_32x24.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_32x24 " "Found entity 1: or1200_spram_32x24" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram_32x24.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_32x24.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_32_bw.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_32_bw.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_32_bw " "Found entity 1: or1200_spram_32_bw" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram_32_bw.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram_32_bw.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram " "Found entity 1: or1200_spram" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_spram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_spram.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_secure_insn_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_secure_insn_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_secure_insn_dpram " "Found entity 1: or1200_secure_insn_dpram" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_secure_insn_dpram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_secure_insn_dpram.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_sb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_sb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_sb_fifo " "Found entity 1: or1200_sb_fifo" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_sb_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_sb_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_sb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_sb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_sb " "Found entity 1: or1200_sb" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_sb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_sb.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_rfram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_rfram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_rfram_generic " "Found entity 1: or1200_rfram_generic" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_rfram_generic.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_rfram_generic.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_rf " "Found entity 1: or1200_rf" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_rf.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_rf.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_reg2mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_reg2mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_reg2mem " "Found entity 1: or1200_reg2mem" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_reg2mem.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_reg2mem.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_qmem_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_qmem_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_qmem_top " "Found entity 1: or1200_qmem_top" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_qmem_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_qmem_top.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722077 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or1200_pulse_gen.v(44) " "Verilog HDL information at or1200_pulse_gen.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_pulse_gen.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_pulse_gen.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1421687722080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_pulse_gen " "Found entity 1: or1200_pulse_gen" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_pulse_gen.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_pulse_gen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_pm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_pm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_pm " "Found entity 1: or1200_pm" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_pm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_pm.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_pic " "Found entity 1: or1200_pic" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_pic.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_pic.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_operandmuxes.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_operandmuxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_operandmuxes " "Found entity 1: or1200_operandmuxes" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_operandmuxes.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_operandmuxes.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_mult_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_mult_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_mult_mac " "Found entity 1: or1200_mult_mac" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_mult_mac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_mult_mac.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_mem2reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_mem2reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_mem2reg " "Found entity 1: or1200_mem2reg" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_mem2reg.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_mem2reg.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722097 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "or1200_lsu or1200_lsu.v(71) " "Verilog Module Declaration warning at or1200_lsu.v(71): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"or1200_lsu\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_lsu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_lsu.v" 71 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687722100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_lsu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_lsu " "Found entity 1: or1200_lsu" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_lsu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_lsu.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722101 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "or1200_ld_insn_fifo or1200_ld_insn_fifo.v(20) " "Verilog Module Declaration warning at or1200_ld_insn_fifo.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"or1200_ld_insn_fifo\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ld_insn_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ld_insn_fifo.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687722103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ld_insn_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ld_insn_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ld_insn_fifo " "Found entity 1: or1200_ld_insn_fifo" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ld_insn_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ld_insn_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_iwb_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_iwb_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_iwb_biu " "Found entity 1: or1200_iwb_biu" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_iwb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_iwb_biu.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_insn_count.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_insn_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_insn_count " "Found entity 1: or1200_insn_count" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_insn_count.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_insn_count.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_immu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_immu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_immu_top " "Found entity 1: or1200_immu_top" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_immu_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_immu_top.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_immu_tlb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_immu_tlb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_immu_tlb " "Found entity 1: or1200_immu_tlb" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_immu_tlb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_immu_tlb.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_if " "Found entity 1: or1200_if" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_if.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_if.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_top " "Found entity 1: or1200_ic_top" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ic_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_top.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_tag.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_tag.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_tag " "Found entity 1: or1200_ic_tag" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ic_tag.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_tag.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_ram " "Found entity 1: or1200_ic_ram" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ic_ram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_ram.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_fsm " "Found entity 1: or1200_ic_fsm" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ic_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_fsm.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_gmultp2_32x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_gmultp2_32x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_gmultp2_32x32 " "Found entity 1: or1200_gmultp2_32x32" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_gmultp2_32x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_gmultp2_32x32.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_genpc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_genpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_genpc " "Found entity 1: or1200_genpc" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_genpc.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_genpc.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_freeze.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_freeze.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_freeze " "Found entity 1: or1200_freeze" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_freeze.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_freeze.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_pre_norm_mul " "Found entity 1: or1200_fpu_pre_norm_mul" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_pre_norm_div " "Found entity 1: or1200_fpu_pre_norm_div" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_div.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_pre_norm_addsub " "Found entity 1: or1200_fpu_pre_norm_addsub" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_mul " "Found entity 1: or1200_fpu_post_norm_mul" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_intfloat_conv " "Found entity 1: or1200_fpu_post_norm_intfloat_conv" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_div " "Found entity 1: or1200_fpu_post_norm_div" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_addsub " "Found entity 1: or1200_fpu_post_norm_addsub" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_mul " "Found entity 1: or1200_fpu_mul" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_mul.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_intfloat_conv_except " "Found entity 1: or1200_fpu_intfloat_conv_except" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "snan SNAN or1200_fpu_intfloat_conv.v(78) " "Verilog HDL Declaration information at or1200_fpu_intfloat_conv.v(78): object \"snan\" differs only in case from object \"SNAN\" in the same scope" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421687722165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INF inf or1200_fpu_intfloat_conv.v(86) " "Verilog HDL Declaration information at or1200_fpu_intfloat_conv.v(86): object \"INF\" differs only in case from object \"inf\" in the same scope" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421687722165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QNAN qnan or1200_fpu_intfloat_conv.v(87) " "Verilog HDL Declaration information at or1200_fpu_intfloat_conv.v(87): object \"QNAN\" differs only in case from object \"qnan\" in the same scope" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421687722165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_intfloat_conv " "Found entity 1: or1200_fpu_intfloat_conv" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_fcmp " "Found entity 1: or1200_fpu_fcmp" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_div " "Found entity 1: or1200_fpu_div" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_div.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_arith " "Found entity 1: or1200_fpu_arith" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_addsub " "Found entity 1: or1200_fpu_addsub" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_addsub.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_addsub.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu " "Found entity 1: or1200_fpu" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_except.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_except.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_except " "Found entity 1: or1200_except" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_except.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_except.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_encryption_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_encryption_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_encryption_fsm " "Found entity 1: or1200_encryption_fsm" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_encryption_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_encryption_fsm.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_enc_fsm_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_enc_fsm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_enc_fsm_top " "Found entity 1: or1200_enc_fsm_top" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_enc_fsm_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_enc_fsm_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_du.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_du.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_du " "Found entity 1: or1200_du" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_du.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dpram_256x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dpram_256x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dpram_256x32 " "Found entity 1: or1200_dpram_256x32" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dpram_256x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dpram_256x32.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dpram_32x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dpram_32x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dpram_32x32 " "Found entity 1: or1200_dpram_32x32" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dpram_32x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dpram_32x32.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dpram " "Found entity 1: or1200_dpram" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dpram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dpram.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dmmu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dmmu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dmmu_top " "Found entity 1: or1200_dmmu_top" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dmmu_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dmmu_top.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dmmu_tlb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dmmu_tlb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dmmu_tlb " "Found entity 1: or1200_dmmu_tlb" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dmmu_tlb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dmmu_tlb.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_top " "Found entity 1: or1200_dc_top" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_top.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_tag.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_tag.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_tag " "Found entity 1: or1200_dc_tag" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_tag.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_tag.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_ram " "Found entity 1: or1200_dc_ram" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_ram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_ram.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_fsm " "Found entity 1: or1200_dc_fsm" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ctrl " "Found entity 1: or1200_ctrl" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ctrl.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_cpu " "Found entity 1: or1200_cpu" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_counter " "Found entity 1: or1200_counter" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_counter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cfgr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cfgr.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_cfgr " "Found entity 1: or1200_cfgr" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cfgr.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cfgr.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_amultp2_32x32.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_amultp2_32x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_alu " "Found entity 1: or1200_alu" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_alu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_alu.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ack_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ack_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ack_fsm " "Found entity 1: or1200_ack_fsm" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ack_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ack_fsm.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_sbox " "Found entity 1: aes_sbox" {  } { { "../../ref-sim/rtl/verilog/or1200/aes_sbox.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_sbox.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_rcon.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_rcon.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_rcon " "Found entity 1: aes_rcon" {  } { { "../../ref-sim/rtl/verilog/or1200/aes_rcon.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_rcon.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_key_expand_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_key_expand_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_key_expand_128 " "Found entity 1: aes_key_expand_128" {  } { { "../../ref-sim/rtl/verilog/or1200/aes_key_expand_128.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_key_expand_128.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_enc_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_enc_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_128 " "Found entity 1: aes_enc_128" {  } { { "../../ref-sim/rtl/verilog/or1200/aes_enc_128.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_enc_128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_cipher_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_cipher_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_cipher_top " "Found entity 1: aes_cipher_top" {  } { { "../../ref-sim/rtl/verilog/or1200/aes_cipher_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_cipher_top.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_sdram_ctrl " "Found entity 1: wb_sdram_ctrl" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_port " "Found entity 1: wb_port" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_clock_fifo " "Found entity 1: dual_clock_fifo" {  } { { "../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dpram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dpram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_generic " "Found entity 1: dpram_generic" {  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_generic.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dpram_generic.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_altera " "Found entity 1: dpram_altera" {  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufram " "Found entity 1: bufram" {  } { { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722282 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdc_controller.v(456) " "Verilog HDL information at sdc_controller.v(456): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 456 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1421687722283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdc_controller " "Found entity 1: sdc_controller" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722285 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "syn_ramstyle \"no_rw_check\" sd_tx_fifo.v(18) " "Verilog HDL Attribute warning at sd_tx_fifo.v(18): synthesis attribute \"syn_ramstyle\" with value \"\"no_rw_check\"\" has no object and is ignored" {  } { { "../rtl/verilog/sdc_controller/sd_tx_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_tx_fifo.v" 18 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1421687722286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_tx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_tx_fifo " "Found entity 1: sd_tx_fifo" {  } { { "../rtl/verilog/sdc_controller/sd_tx_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_tx_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_rx_fifo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_rx_fifo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_rx_fifo_tb " "Found entity 1: sd_rx_fifo_tb" {  } { { "../rtl/verilog/sdc_controller/sd_rx_fifo_tb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_rx_fifo_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722289 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "syn_ramstyle 1 sd_rx_fifo.v(16) " "Verilog HDL Attribute warning at sd_rx_fifo.v(16): synthesis attribute \"syn_ramstyle\" with value \"1\" has no object and is ignored" {  } { { "../rtl/verilog/sdc_controller/sd_rx_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_rx_fifo.v" 16 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1421687722291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_rx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_rx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_rx_fifo " "Found entity 1: sd_rx_fifo" {  } { { "../rtl/verilog/sdc_controller/sd_rx_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_rx_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_fifo_tx_filler " "Found entity 1: sd_fifo_tx_filler" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_fifo_rx_filler " "Found entity 1: sd_fifo_rx_filler" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722297 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RESEND_MAX_CNT sd_defines.v 19 sd_defines.v(19) " "Verilog HDL macro warning at sd_defines.v(19): overriding existing definition for macro \"RESEND_MAX_CNT\", which was defined in \"sd_defines.v\", line 19" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722298 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BD_WIDTH sd_defines.v 25 sd_defines.v(25) " "Verilog HDL macro warning at sd_defines.v(25): overriding existing definition for macro \"BD_WIDTH\", which was defined in \"sd_defines.v\", line 25" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722298 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BD_SIZE sd_defines.v 26 sd_defines.v(26) " "Verilog HDL macro warning at sd_defines.v(26): overriding existing definition for macro \"BD_SIZE\", which was defined in \"sd_defines.v\", line 26" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722298 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RAM_MEM_WIDTH sd_defines.v 28 sd_defines.v(28) " "Verilog HDL macro warning at sd_defines.v(28): overriding existing definition for macro \"RAM_MEM_WIDTH\", which was defined in \"sd_defines.v\", line 28" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722298 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RESET_CLK_DIV sd_defines.v 43 sd_defines.v(43) " "Verilog HDL macro warning at sd_defines.v(43): overriding existing definition for macro \"RESET_CLK_DIV\", which was defined in \"sd_defines.v\", line 43" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 43 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722298 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_OFFSET sd_defines.v 44 sd_defines.v(44) " "Verilog HDL macro warning at sd_defines.v(44): overriding existing definition for macro \"MEM_OFFSET\", which was defined in \"sd_defines.v\", line 44" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 44 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722299 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BLOCK_SIZE sd_defines.v 63 sd_defines.v(63) " "Verilog HDL macro warning at sd_defines.v(63): overriding existing definition for macro \"BLOCK_SIZE\", which was defined in \"sd_defines.v\", line 63" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 63 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722299 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SD_BUS_W sd_defines.v 65 sd_defines.v(65) " "Verilog HDL macro warning at sd_defines.v(65): overriding existing definition for macro \"SD_BUS_W\", which was defined in \"sd_defines.v\", line 65" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 65 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722299 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BIT_BLOCK sd_defines.v 69 sd_defines.v(69) " "Verilog HDL macro warning at sd_defines.v(69): overriding existing definition for macro \"BIT_BLOCK\", which was defined in \"sd_defines.v\", line 69" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 69 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722299 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CRC_OFF sd_defines.v 70 sd_defines.v(70) " "Verilog HDL macro warning at sd_defines.v(70): overriding existing definition for macro \"CRC_OFF\", which was defined in \"sd_defines.v\", line 70" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 70 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722299 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BIT_BLOCK_REC sd_defines.v 71 sd_defines.v(71) " "Verilog HDL macro warning at sd_defines.v(71): overriding existing definition for macro \"BIT_BLOCK_REC\", which was defined in \"sd_defines.v\", line 71" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 71 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722299 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BIT_CRC_CYCLE sd_defines.v 72 sd_defines.v(72) " "Verilog HDL macro warning at sd_defines.v(72): overriding existing definition for macro \"BIT_CRC_CYCLE\", which was defined in \"sd_defines.v\", line 72" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 72 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722299 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_RX_MEM_DEPTH sd_defines.v 76 sd_defines.v(76) " "Verilog HDL macro warning at sd_defines.v(76): overriding existing definition for macro \"FIFO_RX_MEM_DEPTH\", which was defined in \"sd_defines.v\", line 76" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 76 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722299 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_RX_MEM_ADR_SIZE sd_defines.v 77 sd_defines.v(77) " "Verilog HDL macro warning at sd_defines.v(77): overriding existing definition for macro \"FIFO_RX_MEM_ADR_SIZE\", which was defined in \"sd_defines.v\", line 77" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 77 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722299 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_TX_MEM_DEPTH sd_defines.v 79 sd_defines.v(79) " "Verilog HDL macro warning at sd_defines.v(79): overriding existing definition for macro \"FIFO_TX_MEM_DEPTH\", which was defined in \"sd_defines.v\", line 79" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 79 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722299 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_TX_MEM_ADR_SIZE sd_defines.v 80 sd_defines.v(80) " "Verilog HDL macro warning at sd_defines.v(80): overriding existing definition for macro \"FIFO_TX_MEM_ADR_SIZE\", which was defined in \"sd_defines.v\", line 80" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" 80 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722300 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RESEND_MAX_CNT sd_defines.v 19 sd_defines.v(19) " "Verilog HDL macro warning at sd_defines.v(19): overriding existing definition for macro \"RESEND_MAX_CNT\", which was defined in \"sd_defines.v\", line 19" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722301 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BD_WIDTH sd_defines.v 25 sd_defines.v(25) " "Verilog HDL macro warning at sd_defines.v(25): overriding existing definition for macro \"BD_WIDTH\", which was defined in \"sd_defines.v\", line 25" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722301 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BD_SIZE sd_defines.v 26 sd_defines.v(26) " "Verilog HDL macro warning at sd_defines.v(26): overriding existing definition for macro \"BD_SIZE\", which was defined in \"sd_defines.v\", line 26" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722301 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RAM_MEM_WIDTH sd_defines.v 28 sd_defines.v(28) " "Verilog HDL macro warning at sd_defines.v(28): overriding existing definition for macro \"RAM_MEM_WIDTH\", which was defined in \"sd_defines.v\", line 28" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722301 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RESET_CLK_DIV sd_defines.v 43 sd_defines.v(43) " "Verilog HDL macro warning at sd_defines.v(43): overriding existing definition for macro \"RESET_CLK_DIV\", which was defined in \"sd_defines.v\", line 43" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 43 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722301 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_OFFSET sd_defines.v 44 sd_defines.v(44) " "Verilog HDL macro warning at sd_defines.v(44): overriding existing definition for macro \"MEM_OFFSET\", which was defined in \"sd_defines.v\", line 44" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 44 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722301 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BLOCK_SIZE sd_defines.v 63 sd_defines.v(63) " "Verilog HDL macro warning at sd_defines.v(63): overriding existing definition for macro \"BLOCK_SIZE\", which was defined in \"sd_defines.v\", line 63" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 63 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722301 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SD_BUS_W sd_defines.v 65 sd_defines.v(65) " "Verilog HDL macro warning at sd_defines.v(65): overriding existing definition for macro \"SD_BUS_W\", which was defined in \"sd_defines.v\", line 65" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 65 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722301 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BIT_BLOCK sd_defines.v 69 sd_defines.v(69) " "Verilog HDL macro warning at sd_defines.v(69): overriding existing definition for macro \"BIT_BLOCK\", which was defined in \"sd_defines.v\", line 69" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 69 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722301 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CRC_OFF sd_defines.v 70 sd_defines.v(70) " "Verilog HDL macro warning at sd_defines.v(70): overriding existing definition for macro \"CRC_OFF\", which was defined in \"sd_defines.v\", line 70" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 70 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722301 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BIT_BLOCK_REC sd_defines.v 71 sd_defines.v(71) " "Verilog HDL macro warning at sd_defines.v(71): overriding existing definition for macro \"BIT_BLOCK_REC\", which was defined in \"sd_defines.v\", line 71" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 71 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722301 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BIT_CRC_CYCLE sd_defines.v 72 sd_defines.v(72) " "Verilog HDL macro warning at sd_defines.v(72): overriding existing definition for macro \"BIT_CRC_CYCLE\", which was defined in \"sd_defines.v\", line 72" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 72 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722301 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_RX_MEM_DEPTH sd_defines.v 76 sd_defines.v(76) " "Verilog HDL macro warning at sd_defines.v(76): overriding existing definition for macro \"FIFO_RX_MEM_DEPTH\", which was defined in \"sd_defines.v\", line 76" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 76 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722301 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_RX_MEM_ADR_SIZE sd_defines.v 77 sd_defines.v(77) " "Verilog HDL macro warning at sd_defines.v(77): overriding existing definition for macro \"FIFO_RX_MEM_ADR_SIZE\", which was defined in \"sd_defines.v\", line 77" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 77 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722302 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_TX_MEM_DEPTH sd_defines.v 79 sd_defines.v(79) " "Verilog HDL macro warning at sd_defines.v(79): overriding existing definition for macro \"FIFO_TX_MEM_DEPTH\", which was defined in \"sd_defines.v\", line 79" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 79 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722302 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_TX_MEM_ADR_SIZE sd_defines.v 80 sd_defines.v(80) " "Verilog HDL macro warning at sd_defines.v(80): overriding existing definition for macro \"FIFO_TX_MEM_ADR_SIZE\", which was defined in \"sd_defines.v\", line 80" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/sd_defines.v" 80 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_serial_host " "Found entity 1: sd_data_serial_host" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722303 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sd_data_master.v(223) " "Verilog HDL information at sd_data_master.v(223): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_master.v" 223 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1421687722305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_master " "Found entity 1: sd_data_master" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_master.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_crc_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_crc_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_crc_16 " "Found entity 1: sd_crc_16" {  } { { "../rtl/verilog/sdc_controller/sd_crc_16.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_crc_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_crc_7.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_crc_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_crc_7 " "Found entity 1: sd_crc_7" {  } { { "../rtl/verilog/sdc_controller/sd_crc_7.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_crc_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722311 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sd_controller_wb.v(145) " "Verilog HDL information at sd_controller_wb.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1421687722312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_controller_wb " "Found entity 1: sd_controller_wb" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722313 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sd_cmd_serial_host.v(296) " "Verilog HDL information at sd_cmd_serial_host.v(296): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 296 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1421687722315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd_serial_host " "Found entity 1: sd_cmd_serial_host" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd_master " "Found entity 1: sd_cmd_master" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_clock_divider " "Found entity 1: sd_clock_divider" {  } { { "../rtl/verilog/sdc_controller/sd_clock_divider.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722321 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "syn_ramstyle \"no_rw_check\" sd_bd.v(115) " "Verilog HDL Attribute warning at sd_bd.v(115): synthesis attribute \"syn_ramstyle\" with value \"\"no_rw_check\"\" has no object and is ignored" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 115 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1421687722322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_bd " "Found entity 1: sd_bd" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_switch_b3 " "Found entity 1: wb_switch_b3" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722330 ""} { "Info" "ISGN_ENTITY_NAME" "2 wb_b3_switch_slave_sel " "Found entity 2: wb_b3_switch_slave_sel" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 1839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722330 ""} { "Info" "ISGN_ENTITY_NAME" "3 wb_b3_switch_master_detect_slave_sel " "Found entity 3: wb_b3_switch_master_detect_slave_sel" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 2089 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722330 ""} { "Info" "ISGN_ENTITY_NAME" "4 wb_b3_switch_slave_out_mux " "Found entity 4: wb_b3_switch_slave_out_mux" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 2204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722330 ""} { "Info" "ISGN_ENTITY_NAME" "5 wb_b3_switch_master_out_mux " "Found entity 5: wb_b3_switch_master_out_mux" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 2411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722330 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"attribute\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"ram_style\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"of\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"mem\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"is\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "block ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"block\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(40) " "Unrecognized synthesis attribute \"ram_style\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(40)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 40 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_ram_b3 " "Found entity 1: wb_ram_b3" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722333 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm_sdr_16.v(145) " "Verilog HDL warning at fsm_sdr_16.v(145): extended using \"x\" or \"z\"" {  } { { "fsm_sdr_16.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/fsm_sdr_16.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1421687722337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/versatile_mem_ctrl.v 14 14 " "Found 14 design units, including 14 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/versatile_mem_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_wb " "Found entity 1: fsm_wb" {  } { { "fsm_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/fsm_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""} { "Info" "ISGN_ENTITY_NAME" "2 versatile_fifo_async_cmp " "Found entity 2: versatile_fifo_async_cmp" {  } { { "versatile_fifo_async_cmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_fifo_async_cmp.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""} { "Info" "ISGN_ENTITY_NAME" "3 async_fifo_mq " "Found entity 3: async_fifo_mq" {  } { { "async_fifo_mq.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/async_fifo_mq.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""} { "Info" "ISGN_ENTITY_NAME" "4 delay " "Found entity 4: delay" {  } { { "delay.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""} { "Info" "ISGN_ENTITY_NAME" "5 encode " "Found entity 5: encode" {  } { { "codec.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/codec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""} { "Info" "ISGN_ENTITY_NAME" "6 decode " "Found entity 6: decode" {  } { { "codec.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/codec.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""} { "Info" "ISGN_ENTITY_NAME" "7 gray_counter " "Found entity 7: gray_counter" {  } { { "gray_counter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/gray_counter.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""} { "Info" "ISGN_ENTITY_NAME" "8 egress_fifo " "Found entity 8: egress_fifo" {  } { { "egress_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/egress_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""} { "Info" "ISGN_ENTITY_NAME" "9 vfifo_dual_port_ram_dc_sw " "Found entity 9: vfifo_dual_port_ram_dc_sw" {  } { { "versatile_fifo_dual_port_ram_dc_sw.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_fifo_dual_port_ram_dc_sw.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""} { "Info" "ISGN_ENTITY_NAME" "10 dff_sr " "Found entity 10: dff_sr" {  } { { "dff_sr.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/dff_sr.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""} { "Info" "ISGN_ENTITY_NAME" "11 ref_counter " "Found entity 11: ref_counter" {  } { { "ref_counter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/ref_counter.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""} { "Info" "ISGN_ENTITY_NAME" "12 fsm_sdr_16 " "Found entity 12: fsm_sdr_16" {  } { { "fsm_sdr_16.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/fsm_sdr_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""} { "Info" "ISGN_ENTITY_NAME" "13 versatile_mem_ctrl_wb " "Found entity 13: versatile_mem_ctrl_wb" {  } { { "versatile_mem_ctrl_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_wb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""} { "Info" "ISGN_ENTITY_NAME" "14 versatile_mem_ctrl " "Found entity 14: versatile_mem_ctrl" {  } { { "versatile_mem_ctrl_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/writeUSBWireData.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/writeUSBWireData.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeUSBWireData " "Found entity 1: writeUSBWireData" {  } { { "../rtl/verilog/usbhostslave/writeUSBWireData.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/writeUSBWireData.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/wishBoneBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/wishBoneBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishBoneBI " "Found entity 1: wishBoneBI" {  } { { "../rtl/verilog/usbhostslave/wishBoneBI.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/wishBoneBI.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/USBTxWireArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/USBTxWireArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBTxWireArbiter " "Found entity 1: USBTxWireArbiter" {  } { { "../rtl/verilog/usbhostslave/USBTxWireArbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/USBTxWireArbiter.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/USBSlaveControlBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/USBSlaveControlBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBSlaveControlBI " "Found entity 1: USBSlaveControlBI" {  } { { "../rtl/verilog/usbhostslave/USBSlaveControlBI.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/USBSlaveControlBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbSlaveControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbSlaveControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbSlaveControl " "Found entity 1: usbSlaveControl" {  } { { "../rtl/verilog/usbhostslave/usbSlaveControl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbSlaveControl.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbslave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbslave " "Found entity 1: usbslave" {  } { { "../rtl/verilog/usbhostslave/usbslave.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbslave.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbSerialInterfaceEngine " "Found entity 1: usbSerialInterfaceEngine" {  } { { "../rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbhostslave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbhostslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbhostslave " "Found entity 1: usbhostslave" {  } { { "../rtl/verilog/usbhostslave/usbhostslave.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbhostslave.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/USBHostControlBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/USBHostControlBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBHostControlBI " "Found entity 1: USBHostControlBI" {  } { { "../rtl/verilog/usbhostslave/USBHostControlBI.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/USBHostControlBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbHostControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbHostControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbHostControl " "Found entity 1: usbHostControl" {  } { { "../rtl/verilog/usbhostslave/usbHostControl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbHostControl.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbhost.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbhost.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbhost " "Found entity 1: usbhost" {  } { { "../rtl/verilog/usbhostslave/usbhost.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbhost.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/updateCRC16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/updateCRC16.v" { { "Info" "ISGN_ENTITY_NAME" "1 updateCRC16 " "Found entity 1: updateCRC16" {  } { { "../rtl/verilog/usbhostslave/updateCRC16.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/updateCRC16.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/updateCRC5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/updateCRC5.v" { { "Info" "ISGN_ENTITY_NAME" "1 updateCRC5 " "Found entity 1: updateCRC5" {  } { { "../rtl/verilog/usbhostslave/updateCRC5.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/updateCRC5.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/TxfifoBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/TxfifoBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxfifoBI " "Found entity 1: TxfifoBI" {  } { { "../rtl/verilog/usbhostslave/TxfifoBI.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/TxfifoBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/TxFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/TxFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxFifo " "Found entity 1: TxFifo" {  } { { "../rtl/verilog/usbhostslave/TxFifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/TxFifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/speedCtrlMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/speedCtrlMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 speedCtrlMux " "Found entity 1: speedCtrlMux" {  } { { "../rtl/verilog/usbhostslave/speedCtrlMux.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/speedCtrlMux.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SOFTransmit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SOFTransmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOFTransmit " "Found entity 1: SOFTransmit" {  } { { "../rtl/verilog/usbhostslave/SOFTransmit.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SOFTransmit.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SOFController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SOFController.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOFController " "Found entity 1: SOFController" {  } { { "../rtl/verilog/usbhostslave/SOFController.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SOFController.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slaveSendPacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slaveSendPacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveSendPacket " "Found entity 1: slaveSendPacket" {  } { { "../rtl/verilog/usbhostslave/slaveSendPacket.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slaveSendPacket.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slaveRxStatusMonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slaveRxStatusMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveRxStatusMonitor " "Found entity 1: slaveRxStatusMonitor" {  } { { "../rtl/verilog/usbhostslave/slaveRxStatusMonitor.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slaveRxStatusMonitor.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slaveGetPacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slaveGetPacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveGetPacket " "Found entity 1: slaveGetPacket" {  } { { "../rtl/verilog/usbhostslave/slaveGetPacket.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slaveGetPacket.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slaveDirectControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slaveDirectControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveDirectControl " "Found entity 1: slaveDirectControl" {  } { { "../rtl/verilog/usbhostslave/slaveDirectControl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slaveDirectControl.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slavecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slavecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 slavecontroller " "Found entity 1: slavecontroller" {  } { { "../rtl/verilog/usbhostslave/slavecontroller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/slavecontroller.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SIETransmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SIETransmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIETransmitter " "Found entity 1: SIETransmitter" {  } { { "../rtl/verilog/usbhostslave/SIETransmitter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SIETransmitter.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SIEReceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SIEReceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIEReceiver " "Found entity 1: SIEReceiver" {  } { { "../rtl/verilog/usbhostslave/SIEReceiver.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SIEReceiver.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/sendPacketCheckPreamble.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/sendPacketCheckPreamble.v" { { "Info" "ISGN_ENTITY_NAME" "1 sendPacketCheckPreamble " "Found entity 1: sendPacketCheckPreamble" {  } { { "../rtl/verilog/usbhostslave/sendPacketCheckPreamble.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/sendPacketCheckPreamble.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/sendPacketArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/sendPacketArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sendPacketArbiter " "Found entity 1: sendPacketArbiter" {  } { { "../rtl/verilog/usbhostslave/sendPacketArbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/sendPacketArbiter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/sendPacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/sendPacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 sendPacket " "Found entity 1: sendPacket" {  } { { "../rtl/verilog/usbhostslave/sendPacket.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/sendPacket.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SCTxPortArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SCTxPortArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCTxPortArbiter " "Found entity 1: SCTxPortArbiter" {  } { { "../rtl/verilog/usbhostslave/SCTxPortArbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/SCTxPortArbiter.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/rxStatusMonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/rxStatusMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxStatusMonitor " "Found entity 1: rxStatusMonitor" {  } { { "../rtl/verilog/usbhostslave/rxStatusMonitor.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/rxStatusMonitor.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/RxfifoBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/RxfifoBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxfifoBI " "Found entity 1: RxfifoBI" {  } { { "../rtl/verilog/usbhostslave/RxfifoBI.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/RxfifoBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/RxFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/RxFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxFifo " "Found entity 1: RxFifo" {  } { { "../rtl/verilog/usbhostslave/RxFifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/RxFifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/readUSBWireData.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/readUSBWireData.v" { { "Info" "ISGN_ENTITY_NAME" "1 readUSBWireData " "Found entity 1: readUSBWireData" {  } { { "../rtl/verilog/usbhostslave/readUSBWireData.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/readUSBWireData.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/processTxByte.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/processTxByte.v" { { "Info" "ISGN_ENTITY_NAME" "1 processTxByte " "Found entity 1: processTxByte" {  } { { "../rtl/verilog/usbhostslave/processTxByte.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/processTxByte.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/processRxByte.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/processRxByte.v" { { "Info" "ISGN_ENTITY_NAME" "1 processRxByte " "Found entity 1: processRxByte" {  } { { "../rtl/verilog/usbhostslave/processRxByte.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/processRxByte.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/processRxBit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/processRxBit.v" { { "Info" "ISGN_ENTITY_NAME" "1 processRxBit " "Found entity 1: processRxBit" {  } { { "../rtl/verilog/usbhostslave/processRxBit.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/processRxBit.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/lineControlUpdate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/lineControlUpdate.v" { { "Info" "ISGN_ENTITY_NAME" "1 lineControlUpdate " "Found entity 1: lineControlUpdate" {  } { { "../rtl/verilog/usbhostslave/lineControlUpdate.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/lineControlUpdate.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/hostSlaveMuxBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/hostSlaveMuxBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 hostSlaveMuxBI " "Found entity 1: hostSlaveMuxBI" {  } { { "../rtl/verilog/usbhostslave/hostSlaveMuxBI.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/hostSlaveMuxBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/hostSlaveMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/hostSlaveMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 hostSlaveMux " "Found entity 1: hostSlaveMux" {  } { { "../rtl/verilog/usbhostslave/hostSlaveMux.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/hostSlaveMux.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/hostcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/hostcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 hostcontroller " "Found entity 1: hostcontroller" {  } { { "../rtl/verilog/usbhostslave/hostcontroller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/hostcontroller.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/HCTxPortArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/HCTxPortArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HCTxPortArbiter " "Found entity 1: HCTxPortArbiter" {  } { { "../rtl/verilog/usbhostslave/HCTxPortArbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/HCTxPortArbiter.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/getPacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/getPacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 getPacket " "Found entity 1: getPacket" {  } { { "../rtl/verilog/usbhostslave/getPacket.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/getPacket.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/fifoRTL.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/fifoRTL.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoRTL " "Found entity 1: fifoRTL" {  } { { "../rtl/verilog/usbhostslave/fifoRTL.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/fifoRTL.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/fifoMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/fifoMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoMux " "Found entity 1: fifoMux" {  } { { "../rtl/verilog/usbhostslave/fifoMux.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/fifoMux.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/endpMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/endpMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 endpMux " "Found entity 1: endpMux" {  } { { "../rtl/verilog/usbhostslave/endpMux.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/endpMux.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/dpMem_dc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/dpMem_dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpMem_dc " "Found entity 1: dpMem_dc" {  } { { "../rtl/verilog/usbhostslave/dpMem_dc.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/dpMem_dc.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/directControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/directControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 directControl " "Found entity 1: directControl" {  } { { "../rtl/verilog/usbhostslave/directControl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/directControl.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "../rtl/verilog/uart16550/uart_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "../rtl/verilog/uart16550/uart_transmitter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "../rtl/verilog/uart16550/uart_tfifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "../rtl/verilog/uart16550/uart_sync_flops.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "../rtl/verilog/uart16550/uart_rfifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "../rtl/verilog/uart16550/uart_debug_if.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart16550.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart16550.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart16550 " "Found entity 1: uart16550" {  } { { "../rtl/verilog/uart16550/uart16550.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart16550.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "../rtl/verilog/uart16550/raminfr.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/smii/smii_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/smii/smii_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 smii_sync " "Found entity 1: smii_sync" {  } { { "../rtl/verilog/smii/smii_sync.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/smii/smii_sync.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/smii/smii_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/smii/smii_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 smii_if " "Found entity 1: smii_if" {  } { { "../rtl/verilog/smii/smii_if.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/smii/smii_if.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/smii/smii.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/smii/smii.v" { { "Info" "ISGN_ENTITY_NAME" "1 smii " "Found entity 1: smii" {  } { { "../rtl/verilog/smii/smii.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/smii/smii.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/simple_spi/simple_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/simple_spi/simple_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_spi " "Found entity 1: simple_spi" {  } { { "../rtl/verilog/simple_spi/simple_spi.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/simple_spi/simple_spi.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/simple_spi/fifo4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/simple_spi/fifo4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo4 " "Found entity 1: fifo4" {  } { { "../rtl/verilog/simple_spi/fifo4.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/simple_spi/fifo4.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rtl/verilog/rom/rom.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/rom/rom.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722548 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"attribute\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722550 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"ram_style\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722550 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"of\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722550 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"mem\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722550 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"is\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722550 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "block ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"block\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722550 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../rtl/verilog/ram_wb/ram_wb_b3.v(39) " "Unrecognized synthesis attribute \"ram_style\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(39)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ram_wb/ram_wb_b3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb_b3 " "Found entity 1: ram_wb_b3" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ram_wb/ram_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ram_wb/ram_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb " "Found entity 1: ram_wb" {  } { { "../rtl/verilog/ram_wb/ram_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ram_wb/ram_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722556 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "syn_global_buffers ../rtl/verilog/orpsoc_top/orpsoc_top.v(120) " "Unrecognized synthesis attribute \"syn_global_buffers\" at ../rtl/verilog/orpsoc_top/orpsoc_top.v(120)" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 120 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722557 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "orpsoc_top.v(1375) " "Verilog HDL warning at orpsoc_top.v(1375): extended using \"x\" or \"z\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1375 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1421687722559 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "orpsoc_top.v(2647) " "Verilog HDL warning at orpsoc_top.v(2647): extended using \"x\" or \"z\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 2647 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1421687722560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 orpsoc_top " "Found entity 1: orpsoc_top" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/jtag_tap/jtag_tap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/jtag_tap/jtag_tap.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_tap " "Found entity 1: jtag_tap" {  } { { "../rtl/verilog/jtag_tap/jtag_tap.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/jtag_tap/jtag_tap.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/intgen/intgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/intgen/intgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 intgen " "Found entity 1: intgen" {  } { { "../rtl/verilog/intgen/intgen.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/intgen/intgen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_slave " "Found entity 1: i2c_master_slave" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_slave.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_slave.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722572 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v(245) " "Unrecognized synthesis attribute \"enum_state\" at ../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v(245)" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 245 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722576 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v(194) " "Unrecognized synthesis attribute \"enum_state\" at ../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v(194)" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" 194 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687722578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/gpio/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../rtl/verilog/gpio/gpio.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/gpio/gpio.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/flashrom/flashrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/flashrom/flashrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flashrom " "Found entity 1: flashrom" {  } { { "../rtl/verilog/flashrom/flashrom.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/flashrom/flashrom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/xilinx_dist_ram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/xilinx_dist_ram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xilinx_dist_ram_16x32 " "Found entity 1: xilinx_dist_ram_16x32" {  } { { "../rtl/verilog/ethmac/xilinx_dist_ram_16x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/xilinx_dist_ram_16x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/ethmac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/ethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethmac " "Found entity 1: ethmac" {  } { { "../rtl/verilog/ethmac/ethmac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/ethmac.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_wishbone " "Found entity 1: eth_wishbone" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txstatem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txstatem " "Found entity 1: eth_txstatem" {  } { { "../rtl/verilog/ethmac/eth_txstatem.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txstatem.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txethmac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txethmac " "Found entity 1: eth_txethmac" {  } { { "../rtl/verilog/ethmac/eth_txethmac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txethmac.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txcounters.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txcounters " "Found entity 1: eth_txcounters" {  } { { "../rtl/verilog/ethmac/eth_txcounters.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txcounters.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_transmitcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_transmitcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_transmitcontrol " "Found entity 1: eth_transmitcontrol" {  } { { "../rtl/verilog/ethmac/eth_transmitcontrol.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_transmitcontrol.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_spram_256x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_spram_256x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_spram_256x32 " "Found entity 1: eth_spram_256x32" {  } { { "../rtl/verilog/ethmac/eth_spram_256x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_spram_256x32.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_shiftreg " "Found entity 1: eth_shiftreg" {  } { { "../rtl/verilog/ethmac/eth_shiftreg.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_shiftreg.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxstatem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxstatem " "Found entity 1: eth_rxstatem" {  } { { "../rtl/verilog/ethmac/eth_rxstatem.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxstatem.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxethmac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxethmac " "Found entity 1: eth_rxethmac" {  } { { "../rtl/verilog/ethmac/eth_rxethmac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxethmac.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxcounters.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxcounters " "Found entity 1: eth_rxcounters" {  } { { "../rtl/verilog/ethmac/eth_rxcounters.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxcounters.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxaddrcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxaddrcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxaddrcheck " "Found entity 1: eth_rxaddrcheck" {  } { { "../rtl/verilog/ethmac/eth_rxaddrcheck.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxaddrcheck.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_registers " "Found entity 1: eth_registers" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_register " "Found entity 1: eth_register" {  } { { "../rtl/verilog/ethmac/eth_register.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_register.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_receivecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_receivecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_receivecontrol " "Found entity 1: eth_receivecontrol" {  } { { "../rtl/verilog/ethmac/eth_receivecontrol.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_receivecontrol.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_random.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_random.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_random " "Found entity 1: eth_random" {  } { { "../rtl/verilog/ethmac/eth_random.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_random.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_outputcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_outputcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_outputcontrol " "Found entity 1: eth_outputcontrol" {  } { { "../rtl/verilog/ethmac/eth_outputcontrol.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_outputcontrol.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_miim.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_miim.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_miim " "Found entity 1: eth_miim" {  } { { "../rtl/verilog/ethmac/eth_miim.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_miim.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_macstatus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_macstatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_macstatus " "Found entity 1: eth_macstatus" {  } { { "../rtl/verilog/ethmac/eth_macstatus.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_macstatus.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_maccontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_maccontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_maccontrol " "Found entity 1: eth_maccontrol" {  } { { "../rtl/verilog/ethmac/eth_maccontrol.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_maccontrol.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_fifo " "Found entity 1: eth_fifo" {  } { { "../rtl/verilog/ethmac/eth_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_crc " "Found entity 1: eth_crc" {  } { { "../rtl/verilog/ethmac/eth_crc.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_crc.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_clockgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_clockgen " "Found entity 1: eth_clockgen" {  } { { "../rtl/verilog/ethmac/eth_clockgen.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_clockgen.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722678 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte dbg_wb.v(154) " "Verilog HDL Declaration warning at dbg_wb.v(154): \"byte\" is SystemVerilog-2005 keyword" {  } { { "../rtl/verilog/dbg_if/dbg_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_wb.v" 154 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1421687722680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_wb " "Found entity 1: dbg_wb" {  } { { "../rtl/verilog/dbg_if/dbg_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_wb.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_register " "Found entity 1: dbg_register" {  } { { "../rtl/verilog/dbg_if/dbg_register.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_register.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_if " "Found entity 1: dbg_if" {  } { { "../rtl/verilog/dbg_if/dbg_if.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_if.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_crc32_d1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_crc32_d1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_crc32_d1 " "Found entity 1: dbg_crc32_d1" {  } { { "../rtl/verilog/dbg_if/dbg_crc32_d1.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_crc32_d1.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_cpu_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_cpu_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_cpu_registers " "Found entity 1: dbg_cpu_registers" {  } { { "../rtl/verilog/dbg_if/dbg_cpu_registers.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_cpu_registers.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_cpu " "Found entity 1: dbg_cpu" {  } { { "../rtl/verilog/dbg_if/dbg_cpu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/dbg_if/dbg_cpu.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/clkgen/clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/clkgen/clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "../rtl/verilog/clkgen/clkgen.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/clkgen/clkgen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 cfi_ctrl_engine " "Found entity 1: cfi_ctrl_engine" {  } { { "../rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cfi_ctrl " "Found entity 1: cfi_ctrl" {  } { { "../rtl/verilog/cfi_ctrl/cfi_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/arbiter/arbiter_ibus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/arbiter/arbiter_ibus.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_ibus " "Found entity 1: arbiter_ibus" {  } { { "../rtl/verilog/arbiter/arbiter_ibus.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/arbiter/arbiter_ibus.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/arbiter/arbiter_dbus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/arbiter/arbiter_dbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_dbus " "Found entity 1: arbiter_dbus" {  } { { "../rtl/verilog/arbiter/arbiter_dbus.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/arbiter/arbiter_dbus.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/arbiter/arbiter_bytebus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/arbiter/arbiter_bytebus.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_bytebus " "Found entity 1: arbiter_bytebus" {  } { { "../rtl/verilog/arbiter/arbiter_bytebus.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/arbiter/arbiter_bytebus.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/syncreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/syncreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncreg " "Found entity 1: syncreg" {  } { { "../rtl/verilog/adv_debugsys/syncreg.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/syncreg.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/syncflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/syncflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncflop " "Found entity 1: syncflop" {  } { { "../rtl/verilog/adv_debugsys/syncflop.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/syncflop.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/bytefifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/bytefifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 bytefifo " "Found entity 1: bytefifo" {  } { { "../rtl/verilog/adv_debugsys/bytefifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/bytefifo.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722737 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_MODULE_ID_LENGTH dbg_defines.v 124 adbg_defines.v(43) " "Verilog HDL macro warning at adbg_defines.v(43): overriding existing definition for macro \"DBG_TOP_MODULE_ID_LENGTH\", which was defined in \"dbg_defines.v\", line 124" {  } { { "adbg_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/adbg_defines.v" 43 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722739 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_WISHBONE_DEBUG_MODULE dbg_defines.v 139 adbg_defines.v(49) " "Verilog HDL macro warning at adbg_defines.v(49): overriding existing definition for macro \"DBG_TOP_WISHBONE_DEBUG_MODULE\", which was defined in \"dbg_defines.v\", line 139" {  } { { "adbg_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/adbg_defines.v" 49 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722739 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_CPU0_DEBUG_MODULE dbg_defines.v 140 adbg_defines.v(50) " "Verilog HDL macro warning at adbg_defines.v(50): overriding existing definition for macro \"DBG_TOP_CPU0_DEBUG_MODULE\", which was defined in \"dbg_defines.v\", line 140" {  } { { "adbg_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/adbg_defines.v" 50 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722739 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_CPU1_DEBUG_MODULE dbg_defines.v 141 adbg_defines.v(51) " "Verilog HDL macro warning at adbg_defines.v(51): overriding existing definition for macro \"DBG_TOP_CPU1_DEBUG_MODULE\", which was defined in \"dbg_defines.v\", line 141" {  } { { "adbg_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/adbg_defines.v" 51 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722739 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_MODULE_DATA_LEN dbg_defines.v 127 adbg_defines.v(55) " "Verilog HDL macro warning at adbg_defines.v(55): overriding existing definition for macro \"DBG_TOP_MODULE_DATA_LEN\", which was defined in \"dbg_defines.v\", line 127" {  } { { "adbg_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/include/adbg_defines.v" 55 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1421687722739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adv_dbg_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adv_dbg_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 adv_dbg_if " "Found entity 1: adv_dbg_if" {  } { { "../rtl/verilog/adv_debugsys/adv_dbg_if.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adv_dbg_if.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_wb_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_wb_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_wb_module " "Found entity 1: adbg_wb_module" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_module.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_wb_module.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_wb_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_wb_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_wb_biu " "Found entity 1: adbg_wb_biu" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_wb_biu.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_or1k_status_reg " "Found entity 1: adbg_or1k_status_reg" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_or1k_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_or1k_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_or1k_module " "Found entity 1: adbg_or1k_module" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_module.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_or1k_module.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_or1k_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_or1k_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_or1k_biu " "Found entity 1: adbg_or1k_biu" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_or1k_biu.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_jsp_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_jsp_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_jsp_module " "Found entity 1: adbg_jsp_module" {  } { { "../rtl/verilog/adv_debugsys/adbg_jsp_module.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_jsp_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_jsp_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_jsp_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_jsp_biu " "Found entity 1: adbg_jsp_biu" {  } { { "../rtl/verilog/adv_debugsys/adbg_jsp_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_jsp_biu.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_crc32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_crc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_crc32 " "Found entity 1: adbg_crc32" {  } { { "../rtl/verilog/adv_debugsys/adbg_crc32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_crc32.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687722774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687722774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_virtual_jtag-OC " "Found design unit 1: altera_virtual_jtag-OC" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687723108 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_virtual_jtag " "Found entity 1: altera_virtual_jtag" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687723108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687723108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/backend/rtl/verilog/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/backend/rtl/verilog/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../backend/rtl/verilog/pll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/backend/rtl/verilog/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687723112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687723112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enc_key or1200_cpu.v(643) " "Verilog HDL Implicit Net warning at or1200_cpu.v(643): created implicit net for \"enc_key\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 643 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_encryption_control or1200_cpu.v(929) " "Verilog HDL Implicit Net warning at or1200_cpu.v(929): created implicit net for \"wb_encryption_control\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 929 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_cmd sdc_controller.v(222) " "Verilog HDL Implicit Net warning at sdc_controller.v(222): created implicit net for \"new_cmd\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_write sdc_controller.v(223) " "Verilog HDL Implicit Net warning at sdc_controller.v(223): created implicit net for \"d_write\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_read sdc_controller.v(224) " "Verilog HDL Implicit Net warning at sdc_controller.v(224): created implicit net for \"d_read\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "error_isr_reset sdc_controller.v(232) " "Verilog HDL Implicit Net warning at sdc_controller.v(232): created implicit net for \"error_isr_reset\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 232 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "normal_isr_reset sdc_controller.v(233) " "Verilog HDL Implicit Net warning at sdc_controller.v(233): created implicit net for \"normal_isr_reset\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 233 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_idle sdc_controller.v(235) " "Verilog HDL Implicit Net warning at sdc_controller.v(235): created implicit net for \"go_idle\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 235 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "req_out_master sdc_controller.v(237) " "Verilog HDL Implicit Net warning at sdc_controller.v(237): created implicit net for \"req_out_master\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack_out_master sdc_controller.v(238) " "Verilog HDL Implicit Net warning at sdc_controller.v(238): created implicit net for \"ack_out_master\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "req_in_host sdc_controller.v(239) " "Verilog HDL Implicit Net warning at sdc_controller.v(239): created implicit net for \"req_in_host\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 239 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack_in_host sdc_controller.v(240) " "Verilog HDL Implicit Net warning at sdc_controller.v(240): created implicit net for \"ack_in_host\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 240 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack_o_s_tx sdc_controller.v(271) " "Verilog HDL Implicit Net warning at sdc_controller.v(271): created implicit net for \"ack_o_s_tx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack_o_s_rx sdc_controller.v(276) " "Verilog HDL Implicit Net warning at sdc_controller.v(276): created implicit net for \"ack_o_s_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we_ack sdc_controller.v(281) " "Verilog HDL Implicit Net warning at sdc_controller.v(281): created implicit net for \"we_ack\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_tx_fifo sdc_controller.v(288) " "Verilog HDL Implicit Net warning at sdc_controller.v(288): created implicit net for \"start_tx_fifo\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 288 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_rx_fifo sdc_controller.v(289) " "Verilog HDL Implicit Net warning at sdc_controller.v(289): created implicit net for \"start_rx_fifo\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_e sdc_controller.v(291) " "Verilog HDL Implicit Net warning at sdc_controller.v(291): created implicit net for \"tx_e\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 291 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_f sdc_controller.v(292) " "Verilog HDL Implicit Net warning at sdc_controller.v(292): created implicit net for \"tx_f\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_rx sdc_controller.v(293) " "Verilog HDL Implicit Net warning at sdc_controller.v(293): created implicit net for \"full_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busy_n sdc_controller.v(294) " "Verilog HDL Implicit Net warning at sdc_controller.v(294): created implicit net for \"busy_n\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trans_complete sdc_controller.v(295) " "Verilog HDL Implicit Net warning at sdc_controller.v(295): created implicit net for \"trans_complete\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 295 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "crc_ok sdc_controller.v(296) " "Verilog HDL Implicit Net warning at sdc_controller.v(296): created implicit net for \"crc_ok\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 296 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack_transfer sdc_controller.v(297) " "Verilog HDL Implicit Net warning at sdc_controller.v(297): created implicit net for \"ack_transfer\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 297 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bd_isr_reset sdc_controller.v(299) " "Verilog HDL Implicit Net warning at sdc_controller.v(299): created implicit net for \"Bd_isr_reset\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cidat_w sdc_controller.v(300) " "Verilog HDL Implicit Net warning at sdc_controller.v(300): created implicit net for \"cidat_w\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd sdc_controller.v(309) " "Verilog HDL Implicit Net warning at sdc_controller.v(309): created implicit net for \"rd\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 309 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we_rx sdc_controller.v(311) " "Verilog HDL Implicit Net warning at sdc_controller.v(311): created implicit net for \"we_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 311 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we_m_rx_bd sdc_controller.v(327) " "Verilog HDL Implicit Net warning at sdc_controller.v(327): created implicit net for \"we_m_rx_bd\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 327 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we_m_tx_bd sdc_controller.v(341) " "Verilog HDL Implicit Net warning at sdc_controller.v(341): created implicit net for \"we_m_tx_bd\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 341 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_we_o_tx sdc_controller.v(355) " "Verilog HDL Implicit Net warning at sdc_controller.v(355): created implicit net for \"m_wb_we_o_tx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_cyc_o_tx sdc_controller.v(357) " "Verilog HDL Implicit Net warning at sdc_controller.v(357): created implicit net for \"m_wb_cyc_o_tx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 357 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_stb_o_tx sdc_controller.v(358) " "Verilog HDL Implicit Net warning at sdc_controller.v(358): created implicit net for \"m_wb_stb_o_tx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 358 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_cti_o_tx sdc_controller.v(360) " "Verilog HDL Implicit Net warning at sdc_controller.v(360): created implicit net for \"m_wb_cti_o_tx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 360 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_bte_o_tx sdc_controller.v(361) " "Verilog HDL Implicit Net warning at sdc_controller.v(361): created implicit net for \"m_wb_bte_o_tx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 361 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_we_o_rx sdc_controller.v(375) " "Verilog HDL Implicit Net warning at sdc_controller.v(375): created implicit net for \"m_wb_we_o_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 375 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_cyc_o_rx sdc_controller.v(377) " "Verilog HDL Implicit Net warning at sdc_controller.v(377): created implicit net for \"m_wb_cyc_o_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 377 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_stb_o_rx sdc_controller.v(378) " "Verilog HDL Implicit Net warning at sdc_controller.v(378): created implicit net for \"m_wb_stb_o_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 378 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_cti_o_rx sdc_controller.v(380) " "Verilog HDL Implicit Net warning at sdc_controller.v(380): created implicit net for \"m_wb_cti_o_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 380 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_bte_o_rx sdc_controller.v(381) " "Verilog HDL Implicit Net warning at sdc_controller.v(381): created implicit net for \"m_wb_bte_o_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 381 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "int_ack sdc_controller.v(406) " "Verilog HDL Implicit Net warning at sdc_controller.v(406): created implicit net for \"int_ack\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmd_int_busy sdc_controller.v(407) " "Verilog HDL Implicit Net warning at sdc_controller.v(407): created implicit net for \"cmd_int_busy\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_bte sdc_controller.v(442) " "Verilog HDL Implicit Net warning at sdc_controller.v(442): created implicit net for \"m_wb_bte\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 442 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty sd_fifo_rx_filler.v(42) " "Verilog HDL Implicit Net warning at sd_fifo_rx_filler.v(42): created implicit net for \"empty\"" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs_pad_o versatile_mem_ctrl_top.v(371) " "Verilog HDL Implicit Net warning at versatile_mem_ctrl_top.v(371): created implicit net for \"cs_pad_o\"" {  } { { "versatile_mem_ctrl_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_top.v" 371 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hostMode usbhost.v(242) " "Verilog HDL Implicit Net warning at usbhost.v(242): created implicit net for \"hostMode\"" {  } { { "../rtl/verilog/usbhostslave/usbhost.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/usbhostslave/usbhost.v" 242 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jtag_tap_update_dr orpsoc_top.v(1116) " "Verilog HDL Implicit Net warning at orpsoc_top.v(1116): created implicit net for \"jtag_tap_update_dr\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wbm_vga0_err_i orpsoc_top.v(1476) " "Verilog HDL Implicit Net warning at orpsoc_top.v(1476): created implicit net for \"wbm_vga0_err_i\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1476 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wbm_vga0_rty_i orpsoc_top.v(1477) " "Verilog HDL Implicit Net warning at orpsoc_top.v(1477): created implicit net for \"wbm_vga0_rty_i\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1477 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slave_dat_req i2c_master_slave.v(276) " "Verilog HDL Implicit Net warning at i2c_master_slave.v(276): created implicit net for \"slave_dat_req\"" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_slave.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_slave.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slave_dat_avail i2c_master_slave.v(277) " "Verilog HDL Implicit Net warning at i2c_master_slave.v(277): created implicit net for \"slave_dat_avail\"" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_slave.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_slave.v" 277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slave_reset i2c_master_byte_ctrl.v(197) " "Verilog HDL Implicit Net warning at i2c_master_byte_ctrl.v(197): created implicit net for \"slave_reset\"" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "do_readdeviceident cfi_ctrl.v(218) " "Verilog HDL Implicit Net warning at cfi_ctrl.v(218): created implicit net for \"do_readdeviceident\"" {  } { { "../rtl/verilog/cfi_ctrl/cfi_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "do_cfiquery cfi_ctrl.v(219) " "Verilog HDL Implicit Net warning at cfi_ctrl.v(219): created implicit net for \"do_cfiquery\"" {  } { { "../rtl/verilog/cfi_ctrl/cfi_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723116 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(67) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(67): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1421687723308 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(69) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(69): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1421687723308 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(71) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(71): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1421687723308 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(76) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(76): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1421687723309 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(81) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(81): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1421687723309 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(85) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(85): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1421687723309 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(99) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(99): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 99 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1421687723309 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(112) " "Verilog HDL Parameter Declaration warning at wb_port.v(112): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 112 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1421687723313 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(119) " "Verilog HDL Parameter Declaration warning at wb_port.v(119): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1421687723313 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(125) " "Verilog HDL Parameter Declaration warning at wb_port.v(125): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1421687723313 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "my_addr packed i2c_master_byte_ctrl.v(144) " "Verilog HDL Port Declaration warning at i2c_master_byte_ctrl.v(144): data type declaration for \"my_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 144 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1421687723615 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "my_addr i2c_master_byte_ctrl.v(88) " "HDL info at i2c_master_byte_ctrl.v(88): see declaration for object \"my_addr\"" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 88 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687723616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "orpsoc_top " "Elaborating entity \"orpsoc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1421687724015 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_vga0_err_i orpsoc_top.v(1476) " "Verilog HDL or VHDL warning at orpsoc_top.v(1476): object \"wbm_vga0_err_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1476 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724024 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_vga0_rty_i orpsoc_top.v(1477) " "Verilog HDL or VHDL warning at orpsoc_top.v(1477): object \"wbm_vga0_rty_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1477 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724024 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_sdc_err_i orpsoc_top.v(567) " "Verilog HDL or VHDL warning at orpsoc_top.v(567): object \"wbm_sdc_err_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724024 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_sdc_rty_i orpsoc_top.v(568) " "Verilog HDL or VHDL warning at orpsoc_top.v(568): object \"wbm_sdc_rty_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 568 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724024 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_eth0_rty_i orpsoc_top.v(624) " "Verilog HDL or VHDL warning at orpsoc_top.v(624): object \"wbm_eth0_rty_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 624 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724024 "|orpsoc_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:clkgen0 " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:clkgen0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "clkgen0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll clkgen:clkgen0\|pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"clkgen:clkgen0\|pll:pll0\"" {  } { { "../rtl/verilog/clkgen/clkgen.v" "pll0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/clkgen/clkgen.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clkgen:clkgen0\|pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\"" {  } { { "../backend/rtl/verilog/pll.v" "altpll_component" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/backend/rtl/verilog/pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\"" {  } { { "../backend/rtl/verilog/pll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/backend/rtl/verilog/pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687724130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724131 ""}  } { { "../backend/rtl/verilog/pll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/backend/rtl/verilog/pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421687724131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687724180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687724180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_ibus arbiter_ibus:arbiter_ibus0 " "Elaborating entity \"arbiter_ibus\" for hierarchy \"arbiter_ibus:arbiter_ibus0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "arbiter_ibus0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 arbiter_ibus.v(181) " "Verilog HDL assignment warning at arbiter_ibus.v(181): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/verilog/arbiter/arbiter_ibus.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/arbiter/arbiter_ibus.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724192 "|orpsoc_top|arbiter_ibus:arbiter_ibus0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_dbus arbiter_dbus:arbiter_dbus0 " "Elaborating entity \"arbiter_dbus\" for hierarchy \"arbiter_dbus:arbiter_dbus0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "arbiter_dbus0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 arbiter_dbus.v(921) " "Verilog HDL assignment warning at arbiter_dbus.v(921): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/verilog/arbiter/arbiter_dbus.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/arbiter/arbiter_dbus.v" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724197 "|orpsoc_top|arbiter_dbus:arbiter_dbus0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_bytebus arbiter_bytebus:arbiter_bytebus0 " "Elaborating entity \"arbiter_bytebus\" for hierarchy \"arbiter_bytebus:arbiter_bytebus0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "arbiter_bytebus0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_virtual_jtag altera_virtual_jtag:jtag_tap0 " "Elaborating entity \"altera_virtual_jtag\" for hierarchy \"altera_virtual_jtag:jtag_tap0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "jtag_tap0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724206 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exit1_dr altera_virtual_jtag.vhd(75) " "Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(75): object \"exit1_dr\" assigned a value but never read" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724207 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exit2_dr altera_virtual_jtag.vhd(76) " "Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(76): object \"exit2_dr\" assigned a value but never read" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724207 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "capture_ir altera_virtual_jtag.vhd(77) " "Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(77): object \"capture_ir\" assigned a value but never read" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724207 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_ir altera_virtual_jtag.vhd(78) " "Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(78): object \"update_ir\" assigned a value but never read" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724207 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "altera_virtual_jtag.vhd(133) " "VHDL warning at altera_virtual_jtag.vhd(133): ignored assignment of value to null range" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 133 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1421687724207 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "sld_virtual_jtag_component" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687724218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724218 ""}  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421687724218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724232 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724235 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_top or1200_top:or1200_top0 " "Elaborating entity \"or1200_top\" for hierarchy \"or1200_top:or1200_top0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "or1200_top0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_wb_biu or1200_top:or1200_top0\|or1200_wb_biu:iwb_biu " "Elaborating entity \"or1200_wb_biu\" for hierarchy \"or1200_top:or1200_top0\|or1200_wb_biu:iwb_biu\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_top.v" "iwb_biu" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724246 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "retry_cnt or1200_wb_biu.v(155) " "Verilog HDL or VHDL warning at or1200_wb_biu.v(155): object \"retry_cnt\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724248 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_wb_biu.v(208) " "Verilog HDL assignment warning at or1200_wb_biu.v(208): truncated value with size 32 to match size of target (4)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724248 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_wb_biu.v(210) " "Verilog HDL assignment warning at or1200_wb_biu.v(210): truncated value with size 32 to match size of target (4)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724248 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(223) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(223): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1421687724248 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_trans or1200_wb_biu.v(228) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(228): variable \"wb_fsm_trans\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1421687724248 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(230) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(230): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1421687724248 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_trans or1200_wb_biu.v(233) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(233): variable \"wb_fsm_trans\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1421687724248 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_last or1200_wb_biu.v(245) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(245): variable \"wb_fsm_last\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1421687724248 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(248) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(248): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1421687724248 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_trans or1200_wb_biu.v(250) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(250): variable \"wb_fsm_trans\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1421687724248 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_last or1200_wb_biu.v(253) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(253): variable \"wb_fsm_last\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1421687724248 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(262) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(262): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1421687724248 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_last or1200_wb_biu.v(264) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(264): variable \"wb_fsm_last\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1421687724248 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 or1200_wb_biu.v(320) " "Verilog HDL assignment warning at or1200_wb_biu.v(320): truncated value with size 32 to match size of target (2)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724248 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "wb_fsm_state_cur " "Can't recognize finite state machine \"wb_fsm_state_cur\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1421687724248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_immu_top or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top " "Elaborating entity \"or1200_immu_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_top.v" "or1200_immu_top" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_immu_tlb or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb " "Elaborating entity \"or1200_immu_tlb\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_immu_top.v" "or1200_immu_tlb" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_immu_top.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_immu_tlb.v" "itlb_mr_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_immu_tlb.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_immu_tlb.v" "itlb_tr_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_immu_tlb.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_top or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top " "Elaborating entity \"or1200_ic_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_top.v" "or1200_ic_top" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724263 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ic_inv_q or1200_ic_top.v(159) " "Verilog HDL or VHDL warning at or1200_ic_top.v(159): object \"ic_inv_q\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ic_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_top.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724265 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_fsm or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_fsm:or1200_ic_fsm " "Elaborating entity \"or1200_ic_fsm\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_fsm:or1200_ic_fsm\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ic_top.v" "or1200_ic_fsm" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_top.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 or1200_ic_fsm.v(200) " "Verilog HDL assignment warning at or1200_ic_fsm.v(200): truncated value with size 32 to match size of target (2)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ic_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_fsm.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724268 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_ic_fsm.v(202) " "Verilog HDL assignment warning at or1200_ic_fsm.v(202): truncated value with size 32 to match size of target (4)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ic_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_fsm.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724268 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 or1200_ic_fsm.v(239) " "Verilog HDL assignment warning at or1200_ic_fsm.v(239): truncated value with size 32 to match size of target (2)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ic_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_fsm.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724268 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_ram or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram " "Elaborating entity \"or1200_ic_ram\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ic_top.v" "or1200_ic_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_top.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0 " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ic_ram.v" "ic_ram0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_ram.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_tag or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag " "Elaborating entity \"or1200_ic_tag\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ic_top.v" "or1200_ic_tag" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0 " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ic_tag.v" "ic_tag0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ic_tag.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_cpu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu " "Elaborating entity \"or1200_cpu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_top.v" "or1200_cpu" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enc_key or1200_cpu.v(643) " "Verilog HDL or VHDL warning at or1200_cpu.v(643): object \"enc_key\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 643 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724288 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 1 or1200_cpu.v(643) " "Verilog HDL assignment warning at or1200_cpu.v(643): truncated value with size 128 to match size of target (1)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724288 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_genpc or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_genpc:or1200_genpc " "Elaborating entity \"or1200_genpc\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_genpc:or1200_genpc\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_genpc" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "genpc_refetch_r or1200_genpc.v(123) " "Verilog HDL or VHDL warning at or1200_genpc.v(123): object \"genpc_refetch_r\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_genpc.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_genpc.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724292 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 or1200_genpc.v(278) " "Verilog HDL assignment warning at or1200_genpc.v(278): truncated value with size 32 to match size of target (30)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_genpc.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_genpc.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724292 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_if or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_if:or1200_if " "Elaborating entity \"or1200_if\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_if:or1200_if\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_if" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ctrl or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ctrl:or1200_ctrl " "Elaborating entity \"or1200_ctrl\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ctrl:or1200_ctrl\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_ctrl" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724298 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_void or1200_ctrl.v(197) " "Verilog HDL or VHDL warning at or1200_ctrl.v(197): object \"wb_void\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ctrl.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724301 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 or1200_ctrl.v(243) " "Verilog HDL assignment warning at or1200_ctrl.v(243): truncated value with size 16 to match size of target (11)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ctrl.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724301 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 or1200_ctrl.v(563) " "Verilog HDL assignment warning at or1200_ctrl.v(563): truncated value with size 32 to match size of target (2)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ctrl.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724301 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_insn_count or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_insn_count:or1200_insn_count " "Elaborating entity \"or1200_insn_count\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_insn_count:or1200_insn_count\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_insn_count" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_pulse_gen or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_pulse_gen:or1200_pulse_gen " "Elaborating entity \"or1200_pulse_gen\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_pulse_gen:or1200_pulse_gen\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_pulse_gen" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ld_insn_fifo or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ld_insn_fifo:or1200_ld_insn_fifo " "Elaborating entity \"or1200_ld_insn_fifo\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ld_insn_fifo:or1200_ld_insn_fifo\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_ld_insn_fifo" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_secure_insn_dpram or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ld_insn_fifo:or1200_ld_insn_fifo\|or1200_secure_insn_dpram:ld_insn_ram " "Elaborating entity \"or1200_secure_insn_dpram\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ld_insn_fifo:or1200_ld_insn_fifo\|or1200_secure_insn_dpram:ld_insn_ram\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_ld_insn_fifo.v" "ld_insn_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ld_insn_fifo.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_secure_insn_dpram.v(140) " "Verilog HDL assignment warning at or1200_secure_insn_dpram.v(140): truncated value with size 32 to match size of target (4)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_secure_insn_dpram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_secure_insn_dpram.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724314 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ld_insn_fifo:or1200_ld_insn_fifo|or1200_secure_insn_dpram:ld_insn_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_secure_insn_dpram.v(154) " "Verilog HDL assignment warning at or1200_secure_insn_dpram.v(154): truncated value with size 32 to match size of target (4)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_secure_insn_dpram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_secure_insn_dpram.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724315 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ld_insn_fifo:or1200_ld_insn_fifo|or1200_secure_insn_dpram:ld_insn_ram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i or1200_secure_insn_dpram.v(146) " "Verilog HDL Always Construct warning at or1200_secure_insn_dpram.v(146): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_secure_insn_dpram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_secure_insn_dpram.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1421687724315 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ld_insn_fifo:or1200_ld_insn_fifo|or1200_secure_insn_dpram:ld_insn_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ack_fsm or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ack_fsm:or1200_ack_load " "Elaborating entity \"or1200_ack_fsm\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ack_fsm:or1200_ack_load\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_ack_load" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_enc_fsm_top or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top " "Elaborating entity \"or1200_enc_fsm_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_enc_fsm_top" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_encryption_fsm or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm " "Elaborating entity \"or1200_encryption_fsm\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_enc_fsm_top.v" "or1200_enc_load_fsm" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_enc_fsm_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724346 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "or1200_encryption_fsm.v(134) " "Verilog HDL Case Statement information at or1200_encryption_fsm.v(134): all case item expressions in this case statement are onehot" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_encryption_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_encryption_fsm.v" 134 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1421687724350 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_cipher_top or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_top:aes_cipher_128 " "Elaborating entity \"aes_cipher_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_top:aes_cipher_128\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_encryption_fsm.v" "aes_cipher_128" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_encryption_fsm.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_key_expand_128 or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_top:aes_cipher_128\|aes_key_expand_128:u0 " "Elaborating entity \"aes_key_expand_128\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_top:aes_cipher_128\|aes_key_expand_128:u0\"" {  } { { "../../ref-sim/rtl/verilog/or1200/aes_cipher_top.v" "u0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_cipher_top.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_sbox or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_top:aes_cipher_128\|aes_key_expand_128:u0\|aes_sbox:u0 " "Elaborating entity \"aes_sbox\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_top:aes_cipher_128\|aes_key_expand_128:u0\|aes_sbox:u0\"" {  } { { "../../ref-sim/rtl/verilog/or1200/aes_key_expand_128.v" "u0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_key_expand_128.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_rcon or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_top:aes_cipher_128\|aes_key_expand_128:u0\|aes_rcon:r0 " "Elaborating entity \"aes_rcon\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_top:aes_cipher_128\|aes_key_expand_128:u0\|aes_rcon:r0\"" {  } { { "../../ref-sim/rtl/verilog/or1200/aes_key_expand_128.v" "r0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/aes_key_expand_128.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_rf or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf " "Elaborating entity \"or1200_rf\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_rf" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dpram or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a " "Elaborating entity \"or1200_dpram\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_rf.v" "rf_a" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_rf.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_operandmuxes or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_operandmuxes:or1200_operandmuxes " "Elaborating entity \"or1200_operandmuxes\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_operandmuxes:or1200_operandmuxes\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_operandmuxes" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_alu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu " "Elaborating entity \"or1200_alu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_alu" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724549 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comp_a or1200_alu.v(103) " "Verilog HDL or VHDL warning at or1200_alu.v(103): object \"comp_a\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_alu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_alu.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724550 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comp_b or1200_alu.v(104) " "Verilog HDL or VHDL warning at or1200_alu.v(104): object \"comp_b\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_alu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_alu.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724550 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu " "Elaborating entity \"or1200_fpu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_fpu" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724573 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fpu_op_is_arith or1200_fpu.v(138) " "Verilog HDL or VHDL warning at or1200_fpu.v(138): object \"fpu_op_is_arith\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724574 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fpu_op_is_comp or1200_fpu.v(139) " "Verilog HDL or VHDL warning at or1200_fpu.v(139): object \"fpu_op_is_comp\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724574 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu_arith or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith " "Elaborating entity \"or1200_fpu_arith\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu.v" "fpu_arith" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724589 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mul_24_fract_48 or1200_fpu_arith.v(151) " "Verilog HDL warning at or1200_fpu_arith.v(151): object mul_24_fract_48 used but never assigned" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 151 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1421687724590 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mul_24_sign or1200_fpu_arith.v(152) " "Verilog HDL warning at or1200_fpu_arith.v(152): object mul_24_sign used but never assigned" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 152 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1421687724590 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 or1200_fpu_arith.v(341) " "Verilog HDL assignment warning at or1200_fpu_arith.v(341): truncated value with size 32 to match size of target (1)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724596 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 or1200_fpu_arith.v(350) " "Verilog HDL assignment warning at or1200_fpu_arith.v(350): truncated value with size 32 to match size of target (1)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724596 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 or1200_fpu_arith.v(355) " "Verilog HDL assignment warning at or1200_fpu_arith.v(355): truncated value with size 32 to match size of target (6)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724596 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 or1200_fpu_arith.v(358) " "Verilog HDL assignment warning at or1200_fpu_arith.v(358): truncated value with size 32 to match size of target (1)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724596 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu_pre_norm_addsub or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_pre_norm_addsub:fpu_prenorm_addsub " "Elaborating entity \"or1200_fpu_pre_norm_addsub\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_pre_norm_addsub:fpu_prenorm_addsub\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "fpu_prenorm_addsub" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724620 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_expa_eq_expb or1200_fpu_pre_norm_addsub.v(88) " "Verilog HDL or VHDL warning at or1200_fpu_pre_norm_addsub.v(88): object \"s_expa_eq_expb\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724621 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_pre_norm_addsub:fpu_prenorm_addsub"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_fracta_1 or1200_fpu_pre_norm_addsub.v(90) " "Verilog HDL or VHDL warning at or1200_fpu_pre_norm_addsub.v(90): object \"s_fracta_1\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724621 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_pre_norm_addsub:fpu_prenorm_addsub"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_fractb_1 or1200_fpu_pre_norm_addsub.v(91) " "Verilog HDL or VHDL warning at or1200_fpu_pre_norm_addsub.v(91): object \"s_fractb_1\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724621 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_pre_norm_addsub:fpu_prenorm_addsub"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_op_dn or1200_fpu_pre_norm_addsub.v(92) " "Verilog HDL or VHDL warning at or1200_fpu_pre_norm_addsub.v(92): object \"s_op_dn\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724621 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_pre_norm_addsub:fpu_prenorm_addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu_addsub or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_addsub:fpu_addsub " "Elaborating entity \"or1200_fpu_addsub\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_addsub:fpu_addsub\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "fpu_addsub" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 or1200_fpu_addsub.v(103) " "Verilog HDL assignment warning at or1200_fpu_addsub.v(103): truncated value with size 32 to match size of target (1)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_addsub.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_addsub.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724637 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_addsub:fpu_addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu_post_norm_addsub or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_post_norm_addsub:fpu_postnorm_addsub " "Elaborating entity \"or1200_fpu_post_norm_addsub\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_post_norm_addsub:fpu_postnorm_addsub\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "fpu_postnorm_addsub" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 or1200_fpu_post_norm_addsub.v(166) " "Verilog HDL assignment warning at or1200_fpu_post_norm_addsub.v(166): truncated value with size 32 to match size of target (6)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724646 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_addsub:fpu_postnorm_addsub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 or1200_fpu_post_norm_addsub.v(215) " "Verilog HDL assignment warning at or1200_fpu_post_norm_addsub.v(215): truncated value with size 32 to match size of target (1)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724647 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_addsub:fpu_postnorm_addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu_pre_norm_mul or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_pre_norm_mul:fpu_pre_norm_mul " "Elaborating entity \"or1200_fpu_pre_norm_mul\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_pre_norm_mul:fpu_pre_norm_mul\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "fpu_pre_norm_mul" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu_mul or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_mul:fpu_mul " "Elaborating entity \"or1200_fpu_mul\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_mul:fpu_mul\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "fpu_mul" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724667 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_signa_i or1200_fpu_mul.v(83) " "Verilog HDL or VHDL warning at or1200_fpu_mul.v(83): object \"s_signa_i\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_mul.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724667 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_mul:fpu_mul"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_signb_i or1200_fpu_mul.v(83) " "Verilog HDL or VHDL warning at or1200_fpu_mul.v(83): object \"s_signb_i\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_mul.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724667 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_mul:fpu_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_fpu_mul.v(125) " "Verilog HDL assignment warning at or1200_fpu_mul.v(125): truncated value with size 32 to match size of target (5)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_mul.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724668 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_mul:fpu_mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu_post_norm_mul or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_post_norm_mul:fpu_post_norm_mul " "Elaborating entity \"or1200_fpu_post_norm_mul\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_post_norm_mul:fpu_post_norm_mul\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "fpu_post_norm_mul" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724681 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "or1200_fpu_post_norm_mul.v(142) " "Verilog HDL Case Statement warning at or1200_fpu_post_norm_mul.v(142): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" 142 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1421687724685 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_mul:fpu_post_norm_mul"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "or1200_fpu_post_norm_mul.v(142) " "Verilog HDL Case Statement warning at or1200_fpu_post_norm_mul.v(142): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" 142 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1421687724685 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_mul:fpu_post_norm_mul"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "or1200_fpu_post_norm_mul.v(196) " "Verilog HDL Case Statement warning at or1200_fpu_post_norm_mul.v(196): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" 196 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1421687724688 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_mul:fpu_post_norm_mul"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "or1200_fpu_post_norm_mul.v(196) " "Verilog HDL Case Statement warning at or1200_fpu_post_norm_mul.v(196): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" 196 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1421687724688 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_mul:fpu_post_norm_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 or1200_fpu_post_norm_mul.v(254) " "Verilog HDL assignment warning at or1200_fpu_post_norm_mul.v(254): truncated value with size 32 to match size of target (10)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724689 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_mul:fpu_post_norm_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 or1200_fpu_post_norm_mul.v(261) " "Verilog HDL assignment warning at or1200_fpu_post_norm_mul.v(261): truncated value with size 32 to match size of target (10)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724690 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_mul:fpu_post_norm_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 or1200_fpu_post_norm_mul.v(316) " "Verilog HDL assignment warning at or1200_fpu_post_norm_mul.v(316): truncated value with size 32 to match size of target (1)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724691 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_mul:fpu_post_norm_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 or1200_fpu_post_norm_mul.v(327) " "Verilog HDL assignment warning at or1200_fpu_post_norm_mul.v(327): truncated value with size 32 to match size of target (25)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724691 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_mul:fpu_post_norm_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 or1200_fpu_post_norm_mul.v(334) " "Verilog HDL assignment warning at or1200_fpu_post_norm_mul.v(334): truncated value with size 32 to match size of target (9)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724691 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_mul:fpu_post_norm_mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu_pre_norm_div or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_pre_norm_div:fpu_pre_norm_div " "Elaborating entity \"or1200_fpu_pre_norm_div\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_pre_norm_div:fpu_pre_norm_div\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "fpu_pre_norm_div" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu_div or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_div:fpu_div " "Elaborating entity \"or1200_fpu_div\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_div:fpu_div\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "fpu_div" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724731 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sign_dvd_i or1200_fpu_div.v(89) " "Verilog HDL or VHDL warning at or1200_fpu_div.v(89): object \"s_sign_dvd_i\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_div.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724732 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_div:fpu_div"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sign_div_i or1200_fpu_div.v(89) " "Verilog HDL or VHDL warning at or1200_fpu_div.v(89): object \"s_sign_div_i\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_div.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724732 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_div:fpu_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_fpu_div.v(131) " "Verilog HDL assignment warning at or1200_fpu_div.v(131): truncated value with size 32 to match size of target (5)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_div.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724733 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_div:fpu_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu_post_norm_div or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_post_norm_div:fpu_post_norm_div " "Elaborating entity \"or1200_fpu_post_norm_div\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_arith:fpu_arith\|or1200_fpu_post_norm_div:fpu_post_norm_div\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" "fpu_post_norm_div" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_arith.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_opa_dn or1200_fpu_post_norm_div.v(94) " "Verilog HDL or VHDL warning at or1200_fpu_post_norm_div.v(94): object \"s_opa_dn\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724750 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_div:fpu_post_norm_div"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_opb_dn or1200_fpu_post_norm_div.v(94) " "Verilog HDL or VHDL warning at or1200_fpu_post_norm_div.v(94): object \"s_opb_dn\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724750 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_div:fpu_post_norm_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 or1200_fpu_post_norm_div.v(152) " "Verilog HDL assignment warning at or1200_fpu_post_norm_div.v(152): truncated value with size 32 to match size of target (10)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724752 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_div:fpu_post_norm_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 or1200_fpu_post_norm_div.v(155) " "Verilog HDL assignment warning at or1200_fpu_post_norm_div.v(155): truncated value with size 32 to match size of target (10)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724752 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_div:fpu_post_norm_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 or1200_fpu_post_norm_div.v(226) " "Verilog HDL assignment warning at or1200_fpu_post_norm_div.v(226): truncated value with size 32 to match size of target (1)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724754 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_div:fpu_post_norm_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 or1200_fpu_post_norm_div.v(234) " "Verilog HDL assignment warning at or1200_fpu_post_norm_div.v(234): truncated value with size 32 to match size of target (25)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724755 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_arith:fpu_arith|or1200_fpu_post_norm_div:fpu_post_norm_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu_intfloat_conv or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_intfloat_conv:fpu_intfloat_conv " "Elaborating entity \"or1200_fpu_intfloat_conv\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_intfloat_conv:fpu_intfloat_conv\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu.v" "fpu_intfloat_conv" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724773 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_fixed or1200_fpu_intfloat_conv.v(266) " "Verilog HDL or VHDL warning at or1200_fpu_intfloat_conv.v(266): object \"out_fixed\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724774 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu_intfloat_conv_except or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_intfloat_conv:fpu_intfloat_conv\|or1200_fpu_intfloat_conv_except:u0 " "Elaborating entity \"or1200_fpu_intfloat_conv_except\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_intfloat_conv:fpu_intfloat_conv\|or1200_fpu_intfloat_conv_except:u0\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "u0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724790 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qnan_r_b or1200_fpu_intfloat_conv_except.v(61) " "Verilog HDL or VHDL warning at or1200_fpu_intfloat_conv_except.v(61): object \"qnan_r_b\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724791 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_intfloat_conv_except:u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snan_r_b or1200_fpu_intfloat_conv_except.v(61) " "Verilog HDL or VHDL warning at or1200_fpu_intfloat_conv_except.v(61): object \"snan_r_b\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724791 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_intfloat_conv_except:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu_post_norm_intfloat_conv or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_intfloat_conv:fpu_intfloat_conv\|or1200_fpu_post_norm_intfloat_conv:u4 " "Elaborating entity \"or1200_fpu_post_norm_intfloat_conv\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_intfloat_conv:fpu_intfloat_conv\|or1200_fpu_post_norm_intfloat_conv:u4\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "u4" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_dn or1200_fpu_post_norm_intfloat_conv.v(77) " "Verilog HDL or VHDL warning at or1200_fpu_post_norm_intfloat_conv.v(77): object \"op_dn\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724797 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exp_out_mi1 or1200_fpu_post_norm_intfloat_conv.v(93) " "Verilog HDL or VHDL warning at or1200_fpu_post_norm_intfloat_conv.v(93): object \"exp_out_mi1\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724797 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exp_out_00 or1200_fpu_post_norm_intfloat_conv.v(94) " "Verilog HDL or VHDL warning at or1200_fpu_post_norm_intfloat_conv.v(94): object \"exp_out_00\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724798 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fract_out_00 or1200_fpu_post_norm_intfloat_conv.v(100) " "Verilog HDL or VHDL warning at or1200_fpu_post_norm_intfloat_conv.v(100): object \"fract_out_00\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724798 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exp_in_mi1 or1200_fpu_post_norm_intfloat_conv.v(103) " "Verilog HDL or VHDL warning at or1200_fpu_post_norm_intfloat_conv.v(103): object \"exp_in_mi1\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724798 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exp_out1_mi1 or1200_fpu_post_norm_intfloat_conv.v(108) " "Verilog HDL or VHDL warning at or1200_fpu_post_norm_intfloat_conv.v(108): object \"exp_out1_mi1\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724798 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fi_ldz_2 or1200_fpu_post_norm_intfloat_conv.v(111) " "Verilog HDL or VHDL warning at or1200_fpu_post_norm_intfloat_conv.v(111): object \"fi_ldz_2\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724798 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fi_ldz_mi22 or1200_fpu_post_norm_intfloat_conv.v(119) " "Verilog HDL or VHDL warning at or1200_fpu_post_norm_intfloat_conv.v(119): object \"fi_ldz_mi22\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724798 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ldz_all or1200_fpu_post_norm_intfloat_conv.v(120) " "Verilog HDL or VHDL warning at or1200_fpu_post_norm_intfloat_conv.v(120): object \"ldz_all\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724798 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exp_in_80 or1200_fpu_post_norm_intfloat_conv.v(195) " "Verilog HDL or VHDL warning at or1200_fpu_post_norm_intfloat_conv.v(195): object \"exp_in_80\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724798 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "or1200_fpu_post_norm_intfloat_conv.v(140) " "Verilog HDL Case Statement warning at or1200_fpu_post_norm_intfloat_conv.v(140): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 140 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1421687724800 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "or1200_fpu_post_norm_intfloat_conv.v(140) " "Verilog HDL Case Statement warning at or1200_fpu_post_norm_intfloat_conv.v(140): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 140 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1421687724801 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 or1200_fpu_post_norm_intfloat_conv.v(233) " "Verilog HDL assignment warning at or1200_fpu_post_norm_intfloat_conv.v(233): truncated value with size 32 to match size of target (24)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724802 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 or1200_fpu_post_norm_intfloat_conv.v(289) " "Verilog HDL assignment warning at or1200_fpu_post_norm_intfloat_conv.v(289): truncated value with size 32 to match size of target (6)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724803 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 or1200_fpu_post_norm_intfloat_conv.v(290) " "Verilog HDL assignment warning at or1200_fpu_post_norm_intfloat_conv.v(290): truncated value with size 32 to match size of target (6)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724803 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 or1200_fpu_post_norm_intfloat_conv.v(291) " "Verilog HDL assignment warning at or1200_fpu_post_norm_intfloat_conv.v(291): truncated value with size 32 to match size of target (8)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724803 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 or1200_fpu_post_norm_intfloat_conv.v(292) " "Verilog HDL assignment warning at or1200_fpu_post_norm_intfloat_conv.v(292): truncated value with size 32 to match size of target (8)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724804 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 or1200_fpu_post_norm_intfloat_conv.v(293) " "Verilog HDL assignment warning at or1200_fpu_post_norm_intfloat_conv.v(293): truncated value with size 32 to match size of target (9)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724804 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 or1200_fpu_post_norm_intfloat_conv.v(294) " "Verilog HDL assignment warning at or1200_fpu_post_norm_intfloat_conv.v(294): truncated value with size 32 to match size of target (9)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724804 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 or1200_fpu_post_norm_intfloat_conv.v(295) " "Verilog HDL assignment warning at or1200_fpu_post_norm_intfloat_conv.v(295): truncated value with size 32 to match size of target (8)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724804 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 or1200_fpu_post_norm_intfloat_conv.v(307) " "Verilog HDL assignment warning at or1200_fpu_post_norm_intfloat_conv.v(307): truncated value with size 32 to match size of target (1)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724804 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 or1200_fpu_post_norm_intfloat_conv.v(313) " "Verilog HDL assignment warning at or1200_fpu_post_norm_intfloat_conv.v(313): truncated value with size 32 to match size of target (8)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724804 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 or1200_fpu_post_norm_intfloat_conv.v(315) " "Verilog HDL assignment warning at or1200_fpu_post_norm_intfloat_conv.v(315): truncated value with size 32 to match size of target (8)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724805 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_intfloat_conv:fpu_intfloat_conv|or1200_fpu_post_norm_intfloat_conv:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu_fcmp or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_fcmp:fpu_fcmp " "Elaborating entity \"or1200_fpu_fcmp\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\|or1200_fpu_fcmp:fpu_fcmp\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu.v" "fpu_fcmp" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724825 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "or1200_fpu_fcmp.v(127) " "Verilog HDL Casex/Casez warning at or1200_fpu_fcmp.v(127): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" 127 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1421687724826 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_fcmp:fpu_fcmp"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "or1200_fpu_fcmp.v(149) " "Verilog HDL Casex/Casez warning at or1200_fpu_fcmp.v(149): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" 149 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1421687724826 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_fcmp:fpu_fcmp"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "or1200_fpu_fcmp.v(150) " "Verilog HDL Casex/Casez warning at or1200_fpu_fcmp.v(150): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" 150 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1421687724826 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_fcmp:fpu_fcmp"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "or1200_fpu_fcmp.v(151) " "Verilog HDL Casex/Casez warning at or1200_fpu_fcmp.v(151): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" 151 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1421687724826 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_fcmp:fpu_fcmp"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "or1200_fpu_fcmp.v(152) " "Verilog HDL Casex/Casez warning at or1200_fpu_fcmp.v(152): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" 152 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1421687724826 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_fcmp:fpu_fcmp"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "or1200_fpu_fcmp.v(154) " "Verilog HDL Casex/Casez warning at or1200_fpu_fcmp.v(154): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" 154 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1421687724826 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_fcmp:fpu_fcmp"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "or1200_fpu_fcmp.v(155) " "Verilog HDL Casex/Casez warning at or1200_fpu_fcmp.v(155): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" 155 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1421687724826 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_fcmp:fpu_fcmp"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "or1200_fpu_fcmp.v(156) " "Verilog HDL Casex/Casez warning at or1200_fpu_fcmp.v(156): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" 156 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1421687724826 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_fcmp:fpu_fcmp"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "or1200_fpu_fcmp.v(157) " "Verilog HDL Casex/Casez warning at or1200_fpu_fcmp.v(157): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" 157 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1421687724827 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_fcmp:fpu_fcmp"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "or1200_fpu_fcmp.v(159) " "Verilog HDL Casex/Casez warning at or1200_fpu_fcmp.v(159): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" 159 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1421687724827 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_fcmp:fpu_fcmp"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "or1200_fpu_fcmp.v(160) " "Verilog HDL Casex/Casez warning at or1200_fpu_fcmp.v(160): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_fpu_fcmp.v" 160 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1421687724827 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu|or1200_fpu_fcmp:fpu_fcmp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_mult_mac or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac " "Elaborating entity \"or1200_mult_mac\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_mult_mac" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_gmultp2_32x32 or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32 " "Elaborating entity \"or1200_gmultp2_32x32\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_mult_mac.v" "or1200_gmultp2_32x32" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_mult_mac.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_sprs or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_sprs:or1200_sprs " "Elaborating entity \"or1200_sprs\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_sprs:or1200_sprs\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_sprs" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_lsu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu " "Elaborating entity \"or1200_lsu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_lsu" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_mem2reg or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_mem2reg:or1200_mem2reg " "Elaborating entity \"or1200_mem2reg\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_mem2reg:or1200_mem2reg\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_lsu.v" "or1200_mem2reg" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_lsu.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_reg2mem or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_reg2mem:or1200_reg2mem " "Elaborating entity \"or1200_reg2mem\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_reg2mem:or1200_reg2mem\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_lsu.v" "or1200_reg2mem" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_lsu.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_wbmux or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_wbmux:or1200_wbmux " "Elaborating entity \"or1200_wbmux\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_wbmux:or1200_wbmux\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_wbmux" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_freeze or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_freeze:or1200_freeze " "Elaborating entity \"or1200_freeze\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_freeze:or1200_freeze\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_freeze" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_except or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_except:or1200_except " "Elaborating entity \"or1200_except\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_except:or1200_except\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_except" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724948 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extend_flush_last or1200_except.v(172) " "Verilog HDL or VHDL warning at or1200_except.v(172): object \"extend_flush_last\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_except.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_except.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687724949 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_cfgr or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_cfgr:or1200_cfgr " "Elaborating entity \"or1200_cfgr\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_cfgr:or1200_cfgr\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cpu.v" "or1200_cfgr" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cpu.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687724996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_cfgr.v(134) " "Verilog HDL assignment warning at or1200_cfgr.v(134): truncated value with size 32 to match size of target (4)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cfgr.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cfgr.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724997 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cfgr:or1200_cfgr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_cfgr.v(147) " "Verilog HDL assignment warning at or1200_cfgr.v(147): truncated value with size 32 to match size of target (4)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_cfgr.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_cfgr.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687724997 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cfgr:or1200_cfgr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dmmu_top or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top " "Elaborating entity \"or1200_dmmu_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_top.v" "or1200_dmmu_top" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dcpu_vpn_r or1200_dmmu_top.v(149) " "Verilog HDL or VHDL warning at or1200_dmmu_top.v(149): object \"dcpu_vpn_r\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dmmu_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dmmu_top.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687725004 "|orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dmmu_tlb or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb " "Elaborating entity \"or1200_dmmu_tlb\" for hierarchy \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dmmu_top.v" "or1200_dmmu_tlb" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dmmu_top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dmmu_tlb.v" "dtlb_tr_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dmmu_tlb.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_top or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top " "Elaborating entity \"or1200_dc_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_top.v" "or1200_dc_top" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_fsm or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_fsm:or1200_dc_fsm " "Elaborating entity \"or1200_dc_fsm\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_fsm:or1200_dc_fsm\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_top.v" "or1200_dc_fsm" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_top.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 or1200_dc_fsm.v(273) " "Verilog HDL assignment warning at or1200_dc_fsm.v(273): truncated value with size 32 to match size of target (2)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687725042 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_dc_fsm.v(435) " "Verilog HDL assignment warning at or1200_dc_fsm.v(435): truncated value with size 32 to match size of target (4)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687725043 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_dc_fsm.v(461) " "Verilog HDL assignment warning at or1200_dc_fsm.v(461): truncated value with size 32 to match size of target (4)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687725044 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 or1200_dc_fsm.v(462) " "Verilog HDL assignment warning at or1200_dc_fsm.v(462): truncated value with size 32 to match size of target (2)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687725044 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_dc_fsm.v(483) " "Verilog HDL assignment warning at or1200_dc_fsm.v(483): truncated value with size 32 to match size of target (4)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687725044 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_dc_fsm.v(531) " "Verilog HDL assignment warning at or1200_dc_fsm.v(531): truncated value with size 32 to match size of target (4)" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_fsm.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687725044 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_ram or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram " "Elaborating entity \"or1200_dc_ram\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_top.v" "or1200_dc_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_top.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram_32_bw or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram " "Elaborating entity \"or1200_spram_32_bw\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_ram.v" "dc_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_ram.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_tag or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag " "Elaborating entity \"or1200_dc_tag\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_top.v" "or1200_dc_tag" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_top.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0 " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_dc_tag.v" "dc_tag0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_dc_tag.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_qmem_top or1200_top:or1200_top0\|or1200_qmem_top:or1200_qmem_top " "Elaborating entity \"or1200_qmem_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_qmem_top:or1200_qmem_top\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_top.v" "or1200_qmem_top" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_sb or1200_top:or1200_top0\|or1200_sb:or1200_sb " "Elaborating entity \"or1200_sb\" for hierarchy \"or1200_top:or1200_top0\|or1200_sb:or1200_sb\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_top.v" "or1200_sb" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_du or1200_top:or1200_top0\|or1200_du:or1200_du " "Elaborating entity \"or1200_du\" for hierarchy \"or1200_top:or1200_top0\|or1200_du:or1200_du\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_top.v" "or1200_du" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "du_hwbkpt_hold or1200_du.v(448) " "Verilog HDL or VHDL warning at or1200_du.v(448): object \"du_hwbkpt_hold\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_du.v" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687725135 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbia_dat_o or1200_du.v(458) " "Verilog HDL or VHDL warning at or1200_du.v(458): object \"tbia_dat_o\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_du.v" 458 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687725135 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbim_dat_o or1200_du.v(459) " "Verilog HDL or VHDL warning at or1200_du.v(459): object \"tbim_dat_o\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_du.v" 459 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687725135 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbar_dat_o or1200_du.v(460) " "Verilog HDL or VHDL warning at or1200_du.v(460): object \"tbar_dat_o\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_du.v" 460 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687725135 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbts_dat_o or1200_du.v(461) " "Verilog HDL or VHDL warning at or1200_du.v(461): object \"tbts_dat_o\" assigned a value but never read" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_du.v" 461 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687725135 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_pic or1200_top:or1200_top0\|or1200_pic:or1200_pic " "Elaborating entity \"or1200_pic\" for hierarchy \"or1200_top:or1200_top0\|or1200_pic:or1200_pic\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_top.v" "or1200_pic" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_tt or1200_top:or1200_top0\|or1200_tt:or1200_tt " "Elaborating entity \"or1200_tt\" for hierarchy \"or1200_top:or1200_top0\|or1200_tt:or1200_tt\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_top.v" "or1200_tt" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_pm or1200_top:or1200_top0\|or1200_pm:or1200_pm " "Elaborating entity \"or1200_pm\" for hierarchy \"or1200_top:or1200_top0\|or1200_pm:or1200_pm\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_top.v" "or1200_pm" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_top.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adv_dbg_if adv_dbg_if:dbg_if0 " "Elaborating entity \"adv_dbg_if\" for hierarchy \"adv_dbg_if:dbg_if0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "dbg_if0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_wb_module adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb " "Elaborating entity \"adbg_wb_module\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\"" {  } { { "../rtl/verilog/adv_debugsys/adv_dbg_if.v" "i_dbg_wb" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adv_dbg_if.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_wb_biu adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_wb_biu:wb_biu_i " "Elaborating entity \"adbg_wb_biu\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_wb_biu:wb_biu_i\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_module.v" "wb_biu_i" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_wb_module.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725231 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "adbg_wb_biu.v(202) " "Verilog HDL Case Statement information at adbg_wb_biu.v(202): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_wb_biu.v" 202 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1421687725232 "|orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "adbg_wb_biu.v(333) " "Verilog HDL Case Statement information at adbg_wb_biu.v(333): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_wb_biu.v" 333 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1421687725234 "|orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_crc32 adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_crc32:wb_crc_i " "Elaborating entity \"adbg_crc32\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_crc32:wb_crc_i\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_module.v" "wb_crc_i" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_wb_module.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_or1k_module adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k " "Elaborating entity \"adbg_or1k_module\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\"" {  } { { "../rtl/verilog/adv_debugsys/adv_dbg_if.v" "i_dbg_cpu_or1k" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adv_dbg_if.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_or1k_status_reg adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_status_reg:or1k_statusreg_i " "Elaborating entity \"adbg_or1k_status_reg\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_status_reg:or1k_statusreg_i\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_module.v" "or1k_statusreg_i" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_or1k_module.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_or1k_biu adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_biu:or1k_biu_i " "Elaborating entity \"adbg_or1k_biu\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_biu:or1k_biu_i\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_module.v" "or1k_biu_i" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_or1k_module.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_jsp_module adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp " "Elaborating entity \"adbg_jsp_module\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\"" {  } { { "../rtl/verilog/adv_debugsys/adv_dbg_if.v" "i_dbg_jsp" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adv_dbg_if.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_jsp_biu adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i " "Elaborating entity \"adbg_jsp_biu\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_jsp_module.v" "jsp_biu_i" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_jsp_module.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncflop adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|syncflop:wen_sff " "Elaborating entity \"syncflop\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|syncflop:wen_sff\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_jsp_biu.v" "wen_sff" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_jsp_biu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncreg adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|syncreg:freespace_syncreg " "Elaborating entity \"syncreg\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|syncreg:freespace_syncreg\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_jsp_biu.v" "freespace_syncreg" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_jsp_biu.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bytefifo adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|bytefifo:wr_fifo " "Elaborating entity \"bytefifo\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|bytefifo:wr_fifo\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_jsp_biu.v" "wr_fifo" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_jsp_biu.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_sdram_ctrl wb_sdram_ctrl:wb_sdram_ctrl0 " "Elaborating entity \"wb_sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "wb_sdram_ctrl0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "sdram_ctrl" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_ctrl.v(190) " "Verilog HDL assignment warning at sdram_ctrl.v(190): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687725388 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_ctrl.v(201) " "Verilog HDL assignment warning at sdram_ctrl.v(201): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687725389 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "arbiter" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 arbiter.v(192) " "Verilog HDL assignment warning at arbiter.v(192): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687725475 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "ff1 ff1 arbiter.v(187) " "Verilog HDL warning at arbiter.v(187): variable ff1 in static task or function ff1 may have unintended latch behavior" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 187 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1421687725475 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "ff1 arbiter.v(187) " "Verilog HDL Function Declaration warning at arbiter.v(187): function \"ff1\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 187 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Quartus II" 0 -1 1421687725475 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ff1\[1..0\] 0 arbiter.v(187) " "Net \"ff1\[1..0\]\" at arbiter.v(187) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 187 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1421687725480 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_port wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port " "Elaborating entity \"wb_port\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "wbports\[0\].wb_port" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wb_port.v(372) " "Verilog HDL assignment warning at wb_port.v(372): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687725516 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufram wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram " "Elaborating entity \"bufram\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "bufram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_altera wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera " "Elaborating entity \"dpram_altera\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "dpram_altera.dpram_altera" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "altsyncram_component" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Instantiated megafunction \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725600 ""}  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421687725600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jti2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jti2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jti2 " "Found entity 1: altsyncram_jti2" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_jti2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687725652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687725652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jti2 wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated " "Elaborating entity \"altsyncram_jti2\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_clock_fifo wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo " "Elaborating entity \"dual_clock_fifo\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "wrfifo" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725660 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dual_clock_fifo.v(70) " "Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687725662 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom0 " "Elaborating entity \"rom\" for hierarchy \"rom:rom0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "rom0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ethmac ethmac:ethmac0 " "Elaborating entity \"ethmac\" for hierarchy \"ethmac:ethmac0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "ethmac0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_miim ethmac:ethmac0\|eth_miim:miim1 " "Elaborating entity \"eth_miim\" for hierarchy \"ethmac:ethmac0\|eth_miim:miim1\"" {  } { { "../rtl/verilog/ethmac/ethmac.v" "miim1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/ethmac.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eth_miim.v(407) " "Verilog HDL assignment warning at eth_miim.v(407): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/verilog/ethmac/eth_miim.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_miim.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687725753 "|orpsoc_top|ethmac:ethmac0|eth_miim:miim1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_clockgen ethmac:ethmac0\|eth_miim:miim1\|eth_clockgen:clkgen " "Elaborating entity \"eth_clockgen\" for hierarchy \"ethmac:ethmac0\|eth_miim:miim1\|eth_clockgen:clkgen\"" {  } { { "../rtl/verilog/ethmac/eth_miim.v" "clkgen" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_miim.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_shiftreg ethmac:ethmac0\|eth_miim:miim1\|eth_shiftreg:shftrg " "Elaborating entity \"eth_shiftreg\" for hierarchy \"ethmac:ethmac0\|eth_miim:miim1\|eth_shiftreg:shftrg\"" {  } { { "../rtl/verilog/ethmac/eth_miim.v" "shftrg" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_miim.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725767 ""}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "eth_shiftreg.v(120) " "Verilog HDL Case Statement warning at eth_shiftreg.v(120): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../rtl/verilog/ethmac/eth_shiftreg.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_shiftreg.v" 120 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1421687725768 "|orpsoc_top|ethmac:ethmac0|eth_miim:miim1|eth_shiftreg:shftrg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_outputcontrol ethmac:ethmac0\|eth_miim:miim1\|eth_outputcontrol:outctrl " "Elaborating entity \"eth_outputcontrol\" for hierarchy \"ethmac:ethmac0\|eth_miim:miim1\|eth_outputcontrol:outctrl\"" {  } { { "../rtl/verilog/ethmac/eth_miim.v" "outctrl" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_miim.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_registers ethmac:ethmac0\|eth_registers:ethreg1 " "Elaborating entity \"eth_registers\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\"" {  } { { "../rtl/verilog/ethmac/ethmac.v" "ethreg1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/ethmac.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725780 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResetTxCIrq_sync1 eth_registers.v(286) " "Verilog HDL or VHDL warning at eth_registers.v(286): object \"ResetTxCIrq_sync1\" assigned a value but never read" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687725783 "|orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RXCTRL_Sel eth_registers.v(317) " "Verilog HDL or VHDL warning at eth_registers.v(317): object \"RXCTRL_Sel\" assigned a value but never read" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687725783 "|orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBG_REG_Sel eth_registers.v(318) " "Verilog HDL or VHDL warning at eth_registers.v(318): object \"DBG_REG_Sel\" assigned a value but never read" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687725783 "|orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dbg_dat eth_registers.v(881) " "Verilog HDL Always Construct warning at eth_registers.v(881): variable \"dbg_dat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 881 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1421687725791 "|orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MODER_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MODER_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "MODER_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MODER_1 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MODER_1\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "MODER_1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MODER_2 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MODER_2\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "MODER_2" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:INT_MASK_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:INT_MASK_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "INT_MASK_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:IPGT_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:IPGT_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "IPGT_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:IPGR1_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:IPGR1_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "IPGR1_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:PACKETLEN_1 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:PACKETLEN_1\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "PACKETLEN_1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:PACKETLEN_2 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:PACKETLEN_2\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "PACKETLEN_2" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:COLLCONF_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:COLLCONF_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "COLLCONF_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:COLLCONF_2 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:COLLCONF_2\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "COLLCONF_2" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:CTRLMODER_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:CTRLMODER_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "CTRLMODER_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MIIMODER_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MIIMODER_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "MIIMODER_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MIIADDRESS_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MIIADDRESS_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "MIIADDRESS_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MIIRX_DATA " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MIIRX_DATA\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "MIIRX_DATA" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_registers.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_maccontrol ethmac:ethmac0\|eth_maccontrol:maccontrol1 " "Elaborating entity \"eth_maccontrol\" for hierarchy \"ethmac:ethmac0\|eth_maccontrol:maccontrol1\"" {  } { { "../rtl/verilog/ethmac/ethmac.v" "maccontrol1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/ethmac.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_receivecontrol ethmac:ethmac0\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1 " "Elaborating entity \"eth_receivecontrol\" for hierarchy \"ethmac:ethmac0\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\"" {  } { { "../rtl/verilog/ethmac/eth_maccontrol.v" "receivecontrol1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_maccontrol.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_transmitcontrol ethmac:ethmac0\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1 " "Elaborating entity \"eth_transmitcontrol\" for hierarchy \"ethmac:ethmac0\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\"" {  } { { "../rtl/verilog/ethmac/eth_maccontrol.v" "transmitcontrol1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_maccontrol.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txethmac ethmac:ethmac0\|eth_txethmac:txethmac1 " "Elaborating entity \"eth_txethmac\" for hierarchy \"ethmac:ethmac0\|eth_txethmac:txethmac1\"" {  } { { "../rtl/verilog/ethmac/ethmac.v" "txethmac1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/ethmac.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eth_txethmac.v(342) " "Verilog HDL assignment warning at eth_txethmac.v(342): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/ethmac/eth_txethmac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txethmac.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687725986 "|orpsoc_top|ethmac:ethmac0|eth_txethmac:txethmac1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txcounters ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1 " "Elaborating entity \"eth_txcounters\" for hierarchy \"ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\"" {  } { { "../rtl/verilog/ethmac/eth_txethmac.v" "txcounters1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txethmac.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687725997 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ExcessiveDeferCnt eth_txcounters.v(129) " "Verilog HDL or VHDL warning at eth_txcounters.v(129): object \"ExcessiveDeferCnt\" assigned a value but never read" {  } { { "../rtl/verilog/ethmac/eth_txcounters.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txcounters.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687725998 "|orpsoc_top|ethmac:ethmac0|eth_txethmac:txethmac1|eth_txcounters:txcounters1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txstatem ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1 " "Elaborating entity \"eth_txstatem\" for hierarchy \"ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\"" {  } { { "../rtl/verilog/ethmac/eth_txethmac.v" "txstatem1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txethmac.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_crc ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_crc:txcrc " "Elaborating entity \"eth_crc\" for hierarchy \"ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_crc:txcrc\"" {  } { { "../rtl/verilog/ethmac/eth_txethmac.v" "txcrc" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txethmac.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_random ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_random:random1 " "Elaborating entity \"eth_random\" for hierarchy \"ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_random:random1\"" {  } { { "../rtl/verilog/ethmac/eth_txethmac.v" "random1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txethmac.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxethmac ethmac:ethmac0\|eth_rxethmac:rxethmac1 " "Elaborating entity \"eth_rxethmac\" for hierarchy \"ethmac:ethmac0\|eth_rxethmac:rxethmac1\"" {  } { { "../rtl/verilog/ethmac/ethmac.v" "rxethmac1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/ethmac.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxstatem ethmac:ethmac0\|eth_rxethmac:rxethmac1\|eth_rxstatem:rxstatem1 " "Elaborating entity \"eth_rxstatem\" for hierarchy \"ethmac:ethmac0\|eth_rxethmac:rxethmac1\|eth_rxstatem:rxstatem1\"" {  } { { "../rtl/verilog/ethmac/eth_rxethmac.v" "rxstatem1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxethmac.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxcounters ethmac:ethmac0\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1 " "Elaborating entity \"eth_rxcounters\" for hierarchy \"ethmac:ethmac0\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\"" {  } { { "../rtl/verilog/ethmac/eth_rxethmac.v" "rxcounters1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxethmac.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxaddrcheck ethmac:ethmac0\|eth_rxethmac:rxethmac1\|eth_rxaddrcheck:rxaddrcheck1 " "Elaborating entity \"eth_rxaddrcheck\" for hierarchy \"ethmac:ethmac0\|eth_rxethmac:rxethmac1\|eth_rxaddrcheck:rxaddrcheck1\"" {  } { { "../rtl/verilog/ethmac/eth_rxethmac.v" "rxaddrcheck1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxethmac.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_wishbone ethmac:ethmac0\|eth_wishbone:wishbone " "Elaborating entity \"eth_wishbone\" for hierarchy \"ethmac:ethmac0\|eth_wishbone:wishbone\"" {  } { { "../rtl/verilog/ethmac/ethmac.v" "wishbone" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/ethmac.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxBufferAlmostEmpty eth_wishbone.v(333) " "Verilog HDL or VHDL warning at eth_wishbone.v(333): object \"RxBufferAlmostEmpty\" assigned a value but never read" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687726075 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enough_data_in_rxfifo_for_burst_plus1 eth_wishbone.v(410) " "Verilog HDL or VHDL warning at eth_wishbone.v(410): object \"enough_data_in_rxfifo_for_burst_plus1\" assigned a value but never read" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687726075 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 eth_wishbone.v(912) " "Verilog HDL assignment warning at eth_wishbone.v(912): truncated value with size 32 to match size of target (30)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726080 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 eth_wishbone.v(1051) " "Verilog HDL assignment warning at eth_wishbone.v(1051): truncated value with size 32 to match size of target (30)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726081 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 eth_wishbone.v(1088) " "Verilog HDL assignment warning at eth_wishbone.v(1088): truncated value with size 32 to match size of target (30)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 1088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726081 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eth_wishbone.v(1479) " "Verilog HDL assignment warning at eth_wishbone.v(1479): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 1479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726088 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eth_wishbone.v(1483) " "Verilog HDL assignment warning at eth_wishbone.v(1483): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726088 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 eth_wishbone.v(2069) " "Verilog HDL assignment warning at eth_wishbone.v(2069): truncated value with size 32 to match size of target (30)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 2069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726092 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 eth_wishbone.v(2162) " "Verilog HDL assignment warning at eth_wishbone.v(2162): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 2162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726093 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 eth_wishbone.v(2181) " "Verilog HDL assignment warning at eth_wishbone.v(2181): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 2181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726093 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_spram_256x32 ethmac:ethmac0\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram " "Elaborating entity \"eth_spram_256x32\" for hierarchy \"ethmac:ethmac0\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\"" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "bd_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_fifo ethmac:ethmac0\|eth_wishbone:wishbone\|eth_fifo:tx_fifo " "Elaborating entity \"eth_fifo\" for hierarchy \"ethmac:ethmac0\|eth_wishbone:wishbone\|eth_fifo:tx_fifo\"" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "tx_fifo" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eth_fifo.v(80) " "Verilog HDL assignment warning at eth_fifo.v(80): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/ethmac/eth_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_fifo.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726204 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eth_fifo.v(82) " "Verilog HDL assignment warning at eth_fifo.v(82): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/ethmac/eth_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_fifo.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726205 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eth_fifo.v(119) " "Verilog HDL assignment warning at eth_fifo.v(119): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/ethmac/eth_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_fifo.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726205 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eth_fifo.v(127) " "Verilog HDL assignment warning at eth_fifo.v(127): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/ethmac/eth_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_fifo.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726205 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_macstatus ethmac:ethmac0\|eth_macstatus:macstatus1 " "Elaborating entity \"eth_macstatus\" for hierarchy \"ethmac:ethmac0\|eth_macstatus:macstatus1\"" {  } { { "../rtl/verilog/ethmac/ethmac.v" "macstatus1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/ethmac.v" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart16550 uart16550:uart16550_0 " "Elaborating entity \"uart16550\" for hierarchy \"uart16550:uart16550_0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "uart16550_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb uart16550:uart16550_0\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"uart16550:uart16550_0\|uart_wb:wb_interface\"" {  } { { "../rtl/verilog/uart16550/uart16550.v" "wb_interface" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart16550.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_sel_is uart_wb.v(189) " "Verilog HDL or VHDL warning at uart_wb.v(189): object \"wb_sel_is\" assigned a value but never read" {  } { { "../rtl/verilog/uart16550/uart_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_wb.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687726242 "|orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart16550:uart16550_0\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\"" {  } { { "../rtl/verilog/uart16550/uart16550.v" "regs" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart16550.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(630) " "Verilog HDL assignment warning at uart_regs.v(630): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726253 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(642) " "Verilog HDL assignment warning at uart_regs.v(642): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726253 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(653) " "Verilog HDL assignment warning at uart_regs.v(653): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726253 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(664) " "Verilog HDL assignment warning at uart_regs.v(664): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726254 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(675) " "Verilog HDL assignment warning at uart_regs.v(675): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726254 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(686) " "Verilog HDL assignment warning at uart_regs.v(686): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726254 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(697) " "Verilog HDL assignment warning at uart_regs.v(697): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726254 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(708) " "Verilog HDL assignment warning at uart_regs.v(708): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726254 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(717) " "Verilog HDL assignment warning at uart_regs.v(717): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726255 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(719) " "Verilog HDL assignment warning at uart_regs.v(719): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726255 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(757) " "Verilog HDL assignment warning at uart_regs.v(757): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726255 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(826) " "Verilog HDL assignment warning at uart_regs.v(826): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726256 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(833) " "Verilog HDL assignment warning at uart_regs.v(833): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726256 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(840) " "Verilog HDL assignment warning at uart_regs.v(840): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726257 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(847) " "Verilog HDL assignment warning at uart_regs.v(847): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726257 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(854) " "Verilog HDL assignment warning at uart_regs.v(854): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726257 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(865) " "Verilog HDL assignment warning at uart_regs.v(865): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726257 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "transmitter" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "../rtl/verilog/uart16550/uart_transmitter.v" "fifo_tx" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "../rtl/verilog/uart16550/uart_tfifo.v" "tfifo" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart16550:uart16550_0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "i_uart_sync_flops" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "receiver" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687726301 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687726302 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726305 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726305 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "fifo_rx" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdc_controller sdc_controller:sdc_controller_0 " "Elaborating entity \"sdc_controller\" for hierarchy \"sdc_controller:sdc_controller_0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "sdc_controller_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 2693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_wb_bte sdc_controller.v(442) " "Verilog HDL or VHDL warning at sdc_controller.v(442): object \"m_wb_bte\" assigned a value but never read" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687726342 "|orpsoc_top|sdc_controller:sdc_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdc_controller.v(438) " "Verilog HDL assignment warning at sdc_controller.v(438): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726348 "|orpsoc_top|sdc_controller:sdc_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdc_controller.v(439) " "Verilog HDL assignment warning at sdc_controller.v(439): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726348 "|orpsoc_top|sdc_controller:sdc_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdc_controller.v(441) " "Verilog HDL assignment warning at sdc_controller.v(441): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726348 "|orpsoc_top|sdc_controller:sdc_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdc_controller.v(442) " "Verilog HDL assignment warning at sdc_controller.v(442): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726348 "|orpsoc_top|sdc_controller:sdc_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdc_controller.v(444) " "Verilog HDL assignment warning at sdc_controller.v(444): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726348 "|orpsoc_top|sdc_controller:sdc_controller_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_wb_bte_o sdc_controller.v(97) " "Output port \"m_wb_bte_o\" at sdc_controller.v(97) has no driver" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1421687726350 "|orpsoc_top|sdc_controller:sdc_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clock_divider sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1 " "Elaborating entity \"sd_clock_divider\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "clock_divider_1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_clock_divider.v(26) " "Verilog HDL assignment warning at sd_clock_divider.v(26): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_clock_divider.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_clock_divider.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726369 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_master sdc_controller:sdc_controller_0\|sd_cmd_master:cmd_master_1 " "Elaborating entity \"sd_cmd_master\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_cmd_master:cmd_master_1\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "cmd_master_1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726373 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_cmd_master.v(150) " "Verilog HDL Case Statement information at sd_cmd_master.v(150): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 150 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1421687726375 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sd_cmd_master.v(270) " "Verilog HDL assignment warning at sd_cmd_master.v(270): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726376 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_cmd_master.v(224) " "Verilog HDL Case Statement information at sd_cmd_master.v(224): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 224 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1421687726377 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STATUS_REG sd_cmd_master.v(196) " "Verilog HDL Always Construct warning at sd_cmd_master.v(196): inferring latch(es) for variable \"STATUS_REG\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1421687726379 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "settings sd_cmd_master.v(196) " "Verilog HDL Always Construct warning at sd_cmd_master.v(196): inferring latch(es) for variable \"settings\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1421687726379 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[15\] sd_cmd_master.v(221) " "Inferred latch for \"settings\[15\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726384 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[1\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[1\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726384 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[2\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[2\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726384 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[3\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[3\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726384 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[4\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[4\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726384 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[5\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[5\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726385 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[6\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[6\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726385 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[7\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[7\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726385 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[8\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[8\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726385 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[9\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[9\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726385 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[10\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[10\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726385 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[11\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[11\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726385 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[12\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[12\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726385 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[13\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[13\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726385 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[14\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[14\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726385 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[15\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[15\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726385 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_serial_host sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1 " "Elaborating entity \"sd_cmd_serial_host\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "cmd_serial_host_1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726404 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_cmd_serial_host.v(119) " "Verilog HDL Case Statement information at sd_cmd_serial_host.v(119): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 119 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1421687726406 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_cmd_serial_host.v(322) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(322): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726408 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 sd_cmd_serial_host.v(346) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(346): truncated value with size 16 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726408 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_cmd_serial_host.v(376) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(376): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726409 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 sd_cmd_serial_host.v(391) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(391): truncated value with size 16 to match size of target (4)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726410 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_cmd_serial_host.v(421) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(421): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726411 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_cmd_serial_host.v(442) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(442): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726411 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_cmd_serial_host.v(460) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(460): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726412 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 sd_cmd_serial_host.v(471) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(471): truncated value with size 16 to match size of target (4)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726412 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_cmd_serial_host.v(489) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(489): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726412 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_cmd_serial_host.v(495) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(495): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726413 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_cmd_serial_host.v(502) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(502): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726413 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_cmd_serial_host.v(508) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(508): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726413 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_cmd_serial_host.v(537) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(537): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726415 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_cmd_serial_host.v(558) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(558): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726415 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_cmd_serial_host.v(320) " "Verilog HDL Case Statement information at sd_cmd_serial_host.v(320): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 320 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1421687726416 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_crc_7 sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\|sd_crc_7:CRC_7 " "Elaborating entity \"sd_crc_7\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\|sd_crc_7:CRC_7\"" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "CRC_7" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_master sdc_controller:sdc_controller_0\|sd_data_master:data_master_1 " "Elaborating entity \"sd_data_master\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_data_master:data_master_1\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "data_master_1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726474 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_data_master.v(114) " "Verilog HDL Case Statement information at sd_data_master.v(114): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_master.v" 114 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1421687726476 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_master.v(310) " "Verilog HDL assignment warning at sd_data_master.v(310): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_master.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726478 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_master.v(352) " "Verilog HDL assignment warning at sd_data_master.v(352): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_master.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726478 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_master.v(355) " "Verilog HDL assignment warning at sd_data_master.v(355): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_master.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726478 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_master.v(359) " "Verilog HDL assignment warning at sd_data_master.v(359): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_master.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726479 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_master.v(363) " "Verilog HDL assignment warning at sd_data_master.v(363): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_master.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726479 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_master.v(494) " "Verilog HDL assignment warning at sd_data_master.v(494): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_master.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726481 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_data_master.v(253) " "Verilog HDL Case Statement information at sd_data_master.v(253): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_master.v" 253 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1421687726481 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_serial_host sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1 " "Elaborating entity \"sd_data_serial_host\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "sd_data_serial_host_1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726515 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sd_data_serial_host.v(73) " "Verilog HDL Case Statement warning at sd_data_serial_host.v(73): incomplete case statement has no default case item" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 73 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1421687726518 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_data_serial_host.v(73) " "Verilog HDL Case Statement information at sd_data_serial_host.v(73): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1421687726518 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sd_data_serial_host.v(211) " "Verilog HDL assignment warning at sd_data_serial_host.v(211): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726520 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sd_data_serial_host.v(223) " "Verilog HDL assignment warning at sd_data_serial_host.v(223): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726520 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sd_data_serial_host.v(315) " "Verilog HDL assignment warning at sd_data_serial_host.v(315): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726521 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_serial_host.v(325) " "Verilog HDL assignment warning at sd_data_serial_host.v(325): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726521 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_data_serial_host.v(338) " "Verilog HDL assignment warning at sd_data_serial_host.v(338): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726522 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_serial_host.v(358) " "Verilog HDL assignment warning at sd_data_serial_host.v(358): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726522 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sd_data_serial_host.v(392) " "Verilog HDL assignment warning at sd_data_serial_host.v(392): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726523 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sd_data_serial_host.v(396) " "Verilog HDL assignment warning at sd_data_serial_host.v(396): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726523 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_data_serial_host.v(401) " "Verilog HDL assignment warning at sd_data_serial_host.v(401): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726523 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_data_serial_host.v(189) " "Verilog HDL Case Statement information at sd_data_serial_host.v(189): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 189 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1421687726524 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_crc_16 sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1\|sd_crc_16:CRC_16_gen\[0\].CRC_16_i " "Elaborating entity \"sd_crc_16\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1\|sd_crc_16:CRC_16_gen\[0\].CRC_16_i\"" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "CRC_16_gen\[0\].CRC_16_i" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_bd sdc_controller:sdc_controller_0\|sd_bd:rx_bd " "Elaborating entity \"sd_bd\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_bd:rx_bd\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "rx_bd" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_cnt sd_bd.v(122) " "Verilog HDL or VHDL warning at sd_bd.v(122): object \"read_cnt\" assigned a value but never read" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687726565 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sd_bd.v(143) " "Verilog HDL assignment warning at sd_bd.v(143): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726566 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_bd.v(144) " "Verilog HDL assignment warning at sd_bd.v(144): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726566 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_bd.v(162) " "Verilog HDL assignment warning at sd_bd.v(162): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726566 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_bd.v(166) " "Verilog HDL assignment warning at sd_bd.v(166): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726566 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_bd.v(171) " "Verilog HDL assignment warning at sd_bd.v(171): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726567 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sd_bd.v(189) " "Verilog HDL assignment warning at sd_bd.v(189): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726567 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_bd.v(190) " "Verilog HDL assignment warning at sd_bd.v(190): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726567 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_fifo_tx_filler sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx " "Elaborating entity \"sd_fifo_tx_filler\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "fifo_filer_tx" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we sd_fifo_tx_filler.v(38) " "Verilog HDL or VHDL warning at sd_fifo_tx_filler.v(38): object \"we\" assigned a value but never read" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687726577 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first sd_fifo_tx_filler.v(59) " "Verilog HDL or VHDL warning at sd_fifo_tx_filler.v(59): object \"first\" assigned a value but never read" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421687726577 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sd_fifo_tx_filler.v(100) " "Verilog HDL assignment warning at sd_fifo_tx_filler.v(100): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726578 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_wb_bte_o sd_fifo_tx_filler.v(64) " "Verilog HDL Always Construct warning at sd_fifo_tx_filler.v(64): inferring latch(es) for variable \"m_wb_bte_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1421687726579 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_wb_cti_o sd_fifo_tx_filler.v(64) " "Verilog HDL Always Construct warning at sd_fifo_tx_filler.v(64): inferring latch(es) for variable \"m_wb_cti_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1421687726579 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_cti_o\[0\] sd_fifo_tx_filler.v(64) " "Inferred latch for \"m_wb_cti_o\[0\]\" at sd_fifo_tx_filler.v(64)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726581 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_cti_o\[1\] sd_fifo_tx_filler.v(64) " "Inferred latch for \"m_wb_cti_o\[1\]\" at sd_fifo_tx_filler.v(64)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726581 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_cti_o\[2\] sd_fifo_tx_filler.v(64) " "Inferred latch for \"m_wb_cti_o\[2\]\" at sd_fifo_tx_filler.v(64)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726581 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_bte_o\[0\] sd_fifo_tx_filler.v(64) " "Inferred latch for \"m_wb_bte_o\[0\]\" at sd_fifo_tx_filler.v(64)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726581 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_bte_o\[1\] sd_fifo_tx_filler.v(64) " "Inferred latch for \"m_wb_bte_o\[1\]\" at sd_fifo_tx_filler.v(64)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726581 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_tx_fifo sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo " "Elaborating entity \"sd_tx_fifo\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\"" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "Tx_Fifo" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_fifo_rx_filler sdc_controller:sdc_controller_0\|sd_fifo_rx_filler:fifo_filer_rx " "Elaborating entity \"sd_fifo_rx_filler\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_fifo_rx_filler:fifo_filer_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "fifo_filer_rx" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sd_fifo_rx_filler.v(86) " "Verilog HDL assignment warning at sd_fifo_rx_filler.v(86): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726601 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_wb_bte_o sd_fifo_rx_filler.v(54) " "Verilog HDL Always Construct warning at sd_fifo_rx_filler.v(54): inferring latch(es) for variable \"m_wb_bte_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1421687726602 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_wb_cti_o sd_fifo_rx_filler.v(54) " "Verilog HDL Always Construct warning at sd_fifo_rx_filler.v(54): inferring latch(es) for variable \"m_wb_cti_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1421687726602 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_cti_o\[0\] sd_fifo_rx_filler.v(54) " "Inferred latch for \"m_wb_cti_o\[0\]\" at sd_fifo_rx_filler.v(54)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726603 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_cti_o\[1\] sd_fifo_rx_filler.v(54) " "Inferred latch for \"m_wb_cti_o\[1\]\" at sd_fifo_rx_filler.v(54)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726603 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_cti_o\[2\] sd_fifo_rx_filler.v(54) " "Inferred latch for \"m_wb_cti_o\[2\]\" at sd_fifo_rx_filler.v(54)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726603 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_bte_o\[0\] sd_fifo_rx_filler.v(54) " "Inferred latch for \"m_wb_bte_o\[0\]\" at sd_fifo_rx_filler.v(54)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726603 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_bte_o\[1\] sd_fifo_rx_filler.v(54) " "Inferred latch for \"m_wb_bte_o\[1\]\" at sd_fifo_rx_filler.v(54)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421687726603 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_rx_fifo sdc_controller:sdc_controller_0\|sd_fifo_rx_filler:fifo_filer_rx\|sd_rx_fifo:Rx_Fifo " "Elaborating entity \"sd_rx_fifo\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_fifo_rx_filler:fifo_filer_rx\|sd_rx_fifo:Rx_Fifo\"" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "Rx_Fifo" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sd_rx_fifo.v(119) " "Verilog HDL assignment warning at sd_rx_fifo.v(119): truncated value with size 4 to match size of target (2)" {  } { { "../rtl/verilog/sdc_controller/sd_rx_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_rx_fifo.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726614 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller_wb sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0 " "Elaborating entity \"sd_controller_wb\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "sd_controller_wb0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sd_controller_wb.v(179) " "Verilog HDL assignment warning at sd_controller_wb.v(179): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726627 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_controller_wb.v(182) " "Verilog HDL assignment warning at sd_controller_wb.v(182): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726627 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sd_controller_wb.v(183) " "Verilog HDL assignment warning at sd_controller_wb.v(183): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726627 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sd_controller_wb.v(184) " "Verilog HDL assignment warning at sd_controller_wb.v(184): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726627 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sd_controller_wb.v(185) " "Verilog HDL assignment warning at sd_controller_wb.v(185): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726627 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_controller_wb.v(188) " "Verilog HDL assignment warning at sd_controller_wb.v(188): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726627 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_controller_wb.v(190) " "Verilog HDL assignment warning at sd_controller_wb.v(190): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726627 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sd_controller_wb.v(225) " "Verilog HDL assignment warning at sd_controller_wb.v(225): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726627 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sd_controller_wb.v(242) " "Verilog HDL assignment warning at sd_controller_wb.v(242): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421687726628 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio:gpio0 " "Elaborating entity \"gpio\" for hierarchy \"gpio:gpio0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "gpio0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 2730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687726681 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr_a bufram 8 3 " "Port \"addr_a\" on the entity instantiation of \"bufram\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "bufram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1421687727957 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr_a bufram 8 3 " "Port \"addr_a\" on the entity instantiation of \"bufram\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "bufram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1421687727963 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p824 " "Found entity 1: altsyncram_p824" {  } { { "db/altsyncram_p824.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_p824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687739463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687739463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q0d " "Found entity 1: mux_q0d" {  } { { "db/mux_q0d.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/mux_q0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687741545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687741545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/decode_73g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687741696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687741696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_toi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_toi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_toi " "Found entity 1: cntr_toi" {  } { { "db/cntr_toi.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/cntr_toi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687741878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687741878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2mc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2mc " "Found entity 1: cmpr_2mc" {  } { { "db/cmpr_2mc.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/cmpr_2mc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687741925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687741925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_baj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_baj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_baj " "Found entity 1: cntr_baj" {  } { { "db/cntr_baj.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/cntr_baj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687741987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687741987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dki " "Found entity 1: cntr_dki" {  } { { "db/cntr_dki.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/cntr_dki.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687742158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687742158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/cmpr_lkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687742201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687742201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/cntr_s6j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687742264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687742264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/cmpr_hkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687742306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687742306 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687743997 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756034 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756035 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756036 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756036 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756037 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756038 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756038 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756039 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756040 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756040 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756041 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756041 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756042 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred RAM node \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756043 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred RAM node \"uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756043 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|bd_mem_rtl_0 " "Inferred RAM node \"sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|bd_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756044 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "sdc_controller:sdc_controller_0\|sd_bd:tx_bd\|bd_mem_rtl_0 " "Inferred RAM node \"sdc_controller:sdc_controller_0\|sd_bd:tx_bd\|bd_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1421687756045 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl\|row_active " "RAM logic \"wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl\|row_active\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "row_active" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 118 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1421687756046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_sprs:or1200_sprs\|Ram0 " "RAM logic \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_sprs:or1200_sprs\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_sprs.v" "Ram0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_sprs.v" 218 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1421687756046 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|dual_clock_fifo:wrfifo\|mem " "RAM logic \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|dual_clock_fifo:wrfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" "mem" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" 114 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1421687756046 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|mem " "RAM logic \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" "mem" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" 114 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1421687756046 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sdc_controller:sdc_controller_0\|sd_fifo_rx_filler:fifo_filer_rx\|sd_rx_fifo:Rx_Fifo\|ram " "RAM logic \"sdc_controller:sdc_controller_0\|sd_fifo_rx_filler:fifo_filer_rx\|sd_rx_fifo:Rx_Fifo\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/verilog/sdc_controller/sd_rx_fifo.v" "ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_rx_fifo.v" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1421687756046 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|ram " "RAM logic \"sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/verilog/sdc_controller/sd_tx_fifo.v" "ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_tx_fifo.v" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1421687756046 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1421687756046 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ethmac:ethmac0\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ethmac:ethmac0\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|bd_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|bd_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sdc_controller:sdc_controller_0\|sd_bd:tx_bd\|bd_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sdc_controller:sdc_controller_0\|sd_bd:tx_bd\|bd_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1421687780388 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1421687780388 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\|Mult0\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_gmultp2_32x32.v" "Mult0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_gmultp2_32x32.v" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687780396 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1421687780396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780464 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421687780464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p5e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p5e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p5e1 " "Found entity 1: altsyncram_p5e1" {  } { { "db/altsyncram_p5e1.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_p5e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687780508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687780508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780566 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421687780566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_50e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_50e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_50e1 " "Found entity 1: altsyncram_50e1" {  } { { "db/altsyncram_50e1.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_50e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687780614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687780614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 21 " "Parameter \"WIDTH_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 21 " "Parameter \"WIDTH_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780673 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421687780673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_93e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_93e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_93e1 " "Found entity 1: altsyncram_93e1" {  } { { "db/altsyncram_93e1.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_93e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687780720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687780720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 14 " "Parameter \"WIDTH_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780762 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421687780762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_30e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_30e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_30e1 " "Found entity 1: altsyncram_30e1" {  } { { "db/altsyncram_30e1.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_30e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687780806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687780806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780859 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421687780859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_10e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_10e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_10e1 " "Found entity 1: altsyncram_10e1" {  } { { "db/altsyncram_10e1.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_10e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687780905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687780905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687780948 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421687780948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nvd1 " "Found entity 1: altsyncram_nvd1" {  } { { "db/altsyncram_nvd1.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_nvd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687780996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687780996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781080 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421687781080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j8e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j8e1 " "Found entity 1: altsyncram_j8e1" {  } { { "db/altsyncram_j8e1.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_j8e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687781129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687781129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781184 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421687781184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odc1 " "Found entity 1: altsyncram_odc1" {  } { { "db/altsyncram_odc1.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_odc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687781228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687781228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethmac:ethmac0\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ethmac:ethmac0\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687781267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethmac:ethmac0\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ethmac:ethmac0\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781267 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421687781267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6j41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6j41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6j41 " "Found entity 1: altsyncram_6j41" {  } { { "db/altsyncram_6j41.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_6j41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687781313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687781313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|altsyncram:bd_mem_rtl_0 " "Elaborated megafunction instantiation \"sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|altsyncram:bd_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687781362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|altsyncram:bd_mem_rtl_0 " "Instantiated megafunction \"sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|altsyncram:bd_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781363 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421687781363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jfi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jfi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jfi1 " "Found entity 1: altsyncram_jfi1" {  } { { "db/altsyncram_jfi1.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_jfi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687781407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687781407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\|lpm_mult:Mult0\"" {  } { { "../../ref-sim/rtl/verilog/or1200/or1200_gmultp2_32x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_gmultp2_32x32.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687781556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\|lpm_mult:Mult0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421687781556 ""}  } { { "../../ref-sim/rtl/verilog/or1200/or1200_gmultp2_32x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_gmultp2_32x32.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421687781556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u9t " "Found entity 1: mult_u9t" {  } { { "db/mult_u9t.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/mult_u9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421687781619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421687781619 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1421687784937 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "202 " "Ignored 202 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "202 " "Ignored 202 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1421687785381 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1421687785381 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/verilog/uart16550/uart_transmitter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_transmitter.v" 172 -1 0 } } { "../rtl/verilog/adv_debugsys/adbg_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_wb_biu.v" 105 -1 0 } } { "../rtl/verilog/adv_debugsys/adbg_crc32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_crc32.v" 104 -1 0 } } { "../rtl/verilog/adv_debugsys/adbg_or1k_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_or1k_biu.v" 90 -1 0 } } { "../rtl/verilog/clkgen/clkgen.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/clkgen/clkgen.v" 169 -1 0 } } { "../rtl/verilog/clkgen/clkgen.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/clkgen/clkgen.v" 156 -1 0 } } { "../rtl/verilog/uart16550/uart_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_wb.v" 191 -1 0 } } { "../rtl/verilog/ethmac/eth_crc.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_crc.v" 135 -1 0 } } { "../rtl/verilog/ethmac/eth_register.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_register.v" 99 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 176 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_sprs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_sprs.v" 395 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_encryption_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_encryption_fsm.v" 58 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_wb_biu.v" 296 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ctrl.v" 878 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_except.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_except.v" 474 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_genpc.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_genpc.v" 118 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_genpc.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_genpc.v" 283 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ctrl.v" 614 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ctrl.v" 632 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_pic.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_pic.v" 122 -1 0 } } { "../rtl/verilog/ethmac/eth_txethmac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txethmac.v" 156 -1 0 } } { "../rtl/verilog/ethmac/eth_txstatem.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_txstatem.v" 137 -1 0 } } { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 61 -1 0 } } { "../rtl/verilog/rom/rom.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/rom/rom.v" 71 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_if.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_if.v" 157 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_rf.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_rf.v" 127 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_mult_mac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_mult_mac.v" 151 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 481 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 881 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_mult_mac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_mult_mac.v" 114 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_immu_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_immu_top.v" 190 -1 0 } } { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 393 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 686 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 697 -1 0 } } { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 22 -1 0 } } { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 21 -1 0 } } { "../rtl/verilog/ethmac/eth_receivecontrol.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_receivecontrol.v" 127 -1 0 } } { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 237 -1 0 } } { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_wishbone.v" 341 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 313 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 517 -1 0 } } { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 24 -1 0 } } { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 165 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 678 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_regs.v" 689 -1 0 } } { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 53 -1 0 } } { "../rtl/verilog/ethmac/eth_receivecontrol.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_receivecontrol.v" 126 -1 0 } } { "../rtl/verilog/uart16550/uart_sync_flops.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_sync_flops.v" 116 -1 0 } } { "../../ref-sim/rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/ref-sim/rtl/verilog/or1200/or1200_ctrl.v" 653 -1 0 } } { "../rtl/verilog/sdc_controller/sd_rx_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_rx_fifo.v" 27 -1 0 } } { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 34 -1 0 } } { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 34 -1 0 } } { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 61 -1 0 } } { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 102 -1 0 } } { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 101 -1 0 } } { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 75 -1 0 } } { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 32 -1 0 } } { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 189 -1 0 } } { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 69 -1 0 } } { "../rtl/verilog/uart16550/uart_sync_flops.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/uart16550/uart_sync_flops.v" 108 -1 0 } } { "../rtl/verilog/ethmac/eth_rxstatem.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_rxstatem.v" 106 -1 0 } } { "../rtl/verilog/ethmac/eth_macstatus.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_macstatus.v" 288 -1 0 } } { "../rtl/verilog/ethmac/eth_receivecontrol.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/ethmac/eth_receivecontrol.v" 118 -1 0 } } { "../rtl/verilog/adv_debugsys/syncreg.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/syncreg.v" 86 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1421687785753 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1421687785754 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n_pad_o GND " "Pin \"sdram_cs_n_pad_o\" is stuck at GND" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1421687804517 "|orpsoc_top|sdram_cs_n_pad_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke_pad_o VCC " "Pin \"sdram_cke_pad_o\" is stuck at VCC" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1421687804517 "|orpsoc_top|sdram_cke_pad_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1421687804517 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687806385 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "184 " "184 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1421687912182 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_jti2.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1463 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687912356 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_jti2.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1463 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687912363 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/altsyncram_jti2.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1463 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687912370 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/output_files/orpsoc_top.map.smsg " "Generated suppressed messages file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/output_files/orpsoc_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1421687913367 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 549 3137 0 0 2588 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 549 of its 3137 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2588 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1421687917550 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1421687919065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421687919065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55233 " "Implemented 55233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1421687925910 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1421687925910 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "30 " "Implemented 30 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1421687925910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53171 " "Implemented 53171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1421687925910 ""} { "Info" "ICUT_CUT_TM_RAMS" "1972 " "Implemented 1972 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1421687925910 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1421687925910 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1421687925910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1421687925910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 398 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 398 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1379 " "Peak virtual memory: 1379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421687926129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 17:18:46 2015 " "Processing ended: Mon Jan 19 17:18:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421687926129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:26 " "Elapsed time: 00:03:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421687926129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:24 " "Total CPU time (on all processors): 00:03:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421687926129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421687926129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421687933920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421687933920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 17:18:52 2015 " "Processing started: Mon Jan 19 17:18:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421687933920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1421687933920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off orpsoc_top -c orpsoc_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off orpsoc_top -c orpsoc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1421687933921 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1421687934010 ""}
{ "Info" "0" "" "Project  = orpsoc_top" {  } {  } 0 0 "Project  = orpsoc_top" 0 0 "Fitter" 0 0 1421687934025 ""}
{ "Info" "0" "" "Revision = orpsoc_top" {  } {  } 0 0 "Revision = orpsoc_top" 0 0 "Fitter" 0 0 1421687934025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1421687934972 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "orpsoc_top EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"orpsoc_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1421687935332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1421687935461 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1421687935461 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1421687937733 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1421687938617 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1421687938617 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1421687938617 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1421687938617 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1421687938617 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 127080 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1421687938855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 127082 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1421687938855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 127084 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1421687938855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 127086 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1421687938855 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1421687938855 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1421687938872 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1421687940004 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 76 " "No exact pin location assignment(s) for 4 pins of 76 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1421687943452 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/pll_altpll.v" 49 -1 0 } } { "" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 13994 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1421687944136 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/pll_altpll.v" 49 -1 0 } } { "" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 13995 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1421687944136 ""}  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/pll_altpll.v" 49 -1 0 } } { "" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 13994 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1421687944136 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421687950717 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421687950717 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421687950717 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1421687950717 ""}
{ "Info" "ISTA_SDC_FOUND" "orpsoc_top.sdc " "Reading SDC File: 'orpsoc_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1421687951010 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1421687951066 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1421687951066 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1421687951066 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1421687951066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "orpsoc_top.sdc 14 rst_n_pad_i net " "Ignored filter at orpsoc_top.sdc(14): rst_n_pad_i could not be matched with a net" {  } { { "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1421687951067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path orpsoc_top.sdc 14 Argument <through> is an empty collection " "Ignored set_false_path at orpsoc_top.sdc(14): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -through \[get_nets \{rst_n_pad_i\}\] " "set_false_path -through \[get_nets \{rst_n_pad_i\}\]" {  } { { "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1421687951067 ""}  } { { "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1421687951067 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Node: sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[2\] sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[2\] is being clocked by sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421687951255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1421687951255 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_tx_clk " "Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_macstatus:macstatus1\|LateCollLatched eth0_tx_clk " "Register ethmac:ethmac0\|eth_macstatus:macstatus1\|LateCollLatched is being clocked by eth0_tx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421687951255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1421687951255 "|orpsoc_top|eth0_tx_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_rx_clk " "Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_wishbone:wishbone\|WriteRxDataToFifo eth0_rx_clk " "Register ethmac:ethmac0\|eth_wishbone:wishbone\|WriteRxDataToFifo is being clocked by eth0_rx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421687951255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1421687951255 "|orpsoc_top|eth0_rx_clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1421687951980 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1421687952001 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421687952001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421687952001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421687952001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421687952001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421687952001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 sys_clk_pad_i " "  20.000 sys_clk_pad_i" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421687952001 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1421687952001 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""}  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/pll_altpll.v" 86 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 13994 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421687959028 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""}  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/pll_altpll.v" 86 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 13994 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421687959028 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""}  } { { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 55262 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421687959028 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:clkgen0\|wb_rst_shr\[15\]  " "Automatically promoted node clkgen:clkgen0\|wb_rst_shr\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|first_req " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|first_req" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 96 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|first_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 14542 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|first_req " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|first_req" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 96 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|first_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 15013 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|wb_ack_o " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|wb_ack_o" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 43 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_ack_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 15020 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|wb_ack_o " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|wb_ack_o" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 43 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_ack_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 7242 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|first_req " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|first_req" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 96 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|first_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 7238 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gpio:gpio0\|wb_ack_o " "Destination node gpio:gpio0\|wb_ack_o" {  } { { "../rtl/verilog/gpio/gpio.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/gpio/gpio.v" 74 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio:gpio0|wb_ack_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 3629 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|wb_ack_o " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|wb_ack_o" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 43 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_ack_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 14549 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|wb_write_bufram " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|wb_write_bufram" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 69 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_write_bufram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 15021 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|dual_clock_fifo:wrfifo\|full_o " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|dual_clock_fifo:wrfifo\|full_o" {  } { { "../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" 44 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|full_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 14806 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|full_o " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|full_o" {  } { { "../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" 44 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|full_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 6860 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1421687959028 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421687959028 ""}  } { { "../rtl/verilog/clkgen/clkgen.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/clkgen/clkgen.v" 156 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|wb_rst_shr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 14019 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421687959028 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "eth0_rx_clk~input (placed in PIN L15 (CLKIO11, DIFFCLK_4p, REFCLK3p)) " "Automatically promoted node eth0_rx_clk~input (placed in PIN L15 (CLKIO11, DIFFCLK_4p, REFCLK3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G23 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G23" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421687959029 ""}  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 213 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { eth0_rx_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 127053 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421687959029 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O  " "Automatically promoted node sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421687959029 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O~0 " "Destination node sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O~0" {  } { { "../rtl/verilog/sdc_controller/sd_clock_divider.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_clock_divider.v" 22 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 21243 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959029 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_clk_pad_o~output " "Destination node sdc_clk_pad_o~output" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 230 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_clk_pad_o~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 127018 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959029 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421687959029 ""}  } { { "../rtl/verilog/sdc_controller/sd_clock_divider.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_clock_divider.v" 22 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 4890 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421687959029 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421687959029 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 88079 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959029 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 57441 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959029 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421687959029 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 71690 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421687959029 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421687959030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|biu_rst " "Destination node adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|biu_rst" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_module.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_wb_module.v" 188 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|biu_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 8532 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959030 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421687959030 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1009 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 55716 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421687959030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdc_controller:sdc_controller_0\|comb~0  " "Automatically promoted node sdc_controller:sdc_controller_0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421687959030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|bd_mem~23 " "Destination node sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|bd_mem~23" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 115 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 44724 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|comb~0 " "Destination node sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|comb~0" {  } { { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_bd:rx_bd|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 44725 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_controller:sdc_controller_0\|sd_bd:tx_bd\|bd_mem~23 " "Destination node sdc_controller:sdc_controller_0\|sd_bd:tx_bd\|bd_mem~23" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 115 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 44737 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_controller:sdc_controller_0\|sd_bd:tx_bd\|comb~0 " "Destination node sdc_controller:sdc_controller_0\|sd_bd:tx_bd\|comb~0" {  } { { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_bd:tx_bd|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 44738 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959030 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421687959030 ""}  } { { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 21244 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421687959030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdc_controller:sdc_controller_0\|comb~1  " "Automatically promoted node sdc_controller:sdc_controller_0\|comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421687959030 ""}  } { { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 24217 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421687959030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1\|crc_rst  " "Automatically promoted node sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1\|crc_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421687959030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1\|Selector12~1 " "Destination node sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1\|Selector12~1" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 189 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|Selector12~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 44819 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959030 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421687959030 ""}  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 32 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|crc_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 4286 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421687959030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\|CRC_RST  " "Automatically promoted node sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\|CRC_RST " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421687959030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\|Selector21~1 " "Destination node sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\|Selector21~1" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 320 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Selector21~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 44769 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421687959030 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421687959030 ""}  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 75 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|CRC_RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 4721 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421687959030 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1421687967740 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1421687967883 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1421687967896 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1421687968046 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1421687968294 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1421687968584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1421687977480 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1421687977629 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1421687977629 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1421687978195 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1421687978195 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1421687978195 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421687978201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421687978201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 37 45 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421687978201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421687978201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421687978201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 9 73 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421687978201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421687978201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421687978201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 10 70 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421687978201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 1 1 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421687978201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 14 67 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421687978201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421687978201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 8 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421687978201 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1421687978201 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1421687978201 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aes_key_load " "Node \"aes_key_load\" is assigned to location or region, but does not exist in design" {  } { { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "aes_key_load" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421687980651 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1421687980651 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:42 " "Fitter preparation operations ending: elapsed time is 00:00:42" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421687980651 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1421687980773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1421687990878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421688005865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1421688006608 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1421688118418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:52 " "Fitter placement operations ending: elapsed time is 00:01:52" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421688118418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1421688129036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X23_Y57 X34_Y68 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X23_Y57 to location X34_Y68" {  } { { "loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X23_Y57 to location X34_Y68"} { { 11 { 0 ""} 23 57 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1421688173436 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1421688173436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:02 " "Fitter routing operations ending: elapsed time is 00:01:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421688198276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1421688198291 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1421688198291 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1421688198291 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "60.86 " "Total time spent on timing analysis during the Fitter is 60.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1421688200682 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1421688201368 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1421688206648 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1421688206789 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1421688212194 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:25 " "Fitter post-fit operations ending: elapsed time is 00:00:25" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421688225208 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1421688228596 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 Cyclone IV GX " "34 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[0\] 3.3-V LVTTL AD10 " "Pin sdram_dq_pad_io\[0\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[0] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[0\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 550 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[1\] 3.3-V LVTTL AD9 " "Pin sdram_dq_pad_io\[1\] uses I/O standard 3.3-V LVTTL at AD9" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[1] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[1\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 551 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[2\] 3.3-V LVTTL AE9 " "Pin sdram_dq_pad_io\[2\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[2] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[2\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 552 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[3\] 3.3-V LVTTL AE8 " "Pin sdram_dq_pad_io\[3\] uses I/O standard 3.3-V LVTTL at AE8" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[3] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[3\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 553 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[4\] 3.3-V LVTTL AE7 " "Pin sdram_dq_pad_io\[4\] uses I/O standard 3.3-V LVTTL at AE7" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[4] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[4\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 554 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[5\] 3.3-V LVTTL AF7 " "Pin sdram_dq_pad_io\[5\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[5] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[5\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 555 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[6\] 3.3-V LVTTL AF6 " "Pin sdram_dq_pad_io\[6\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[6] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[6\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 556 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[7\] 3.3-V LVTTL AF9 " "Pin sdram_dq_pad_io\[7\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[7] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[7\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 557 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[8\] 3.3-V LVTTL AB13 " "Pin sdram_dq_pad_io\[8\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[8] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[8\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 558 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[9\] 3.3-V LVTTL AF13 " "Pin sdram_dq_pad_io\[9\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[9] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[9\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 559 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[10\] 3.3-V LVTTL AF12 " "Pin sdram_dq_pad_io\[10\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[10] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[10\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 560 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[11\] 3.3-V LVTTL AG9 " "Pin sdram_dq_pad_io\[11\] uses I/O standard 3.3-V LVTTL at AG9" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[11] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[11\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 561 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[12\] 3.3-V LVTTL AA13 " "Pin sdram_dq_pad_io\[12\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[12] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[12\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 562 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[13\] 3.3-V LVTTL AB11 " "Pin sdram_dq_pad_io\[13\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[13] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[13\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 563 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[14\] 3.3-V LVTTL AA12 " "Pin sdram_dq_pad_io\[14\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[14] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[14\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 564 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[15\] 3.3-V LVTTL AA15 " "Pin sdram_dq_pad_io\[15\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[15] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[15\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 565 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[0\] 3.3-V LVTTL G16 " "Pin gpio0_io\[0\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[0] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[0\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 583 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[1\] 3.3-V LVTTL F17 " "Pin gpio0_io\[1\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[1] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[1\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 584 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[2\] 3.3-V LVTTL D18 " "Pin gpio0_io\[2\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[2] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[2\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 585 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[3\] 3.3-V LVTTL F18 " "Pin gpio0_io\[3\] uses I/O standard 3.3-V LVTTL at F18" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[3] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[3\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 586 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[4\] 3.3-V LVTTL D19 " "Pin gpio0_io\[4\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[4] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[4\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 587 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[5\] 3.3-V LVTTL K21 " "Pin gpio0_io\[5\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[5] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[5\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 588 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[6\] 3.3-V LVTTL F19 " "Pin gpio0_io\[6\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[6] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[6\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 589 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[7\] 3.3-V LVTTL K22 " "Pin gpio0_io\[7\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[7] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[7\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 590 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdc_cmd_pad_io 3.3-V LVTTL AF18 " "Pin sdc_cmd_pad_io uses I/O standard 3.3-V LVTTL at AF18" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdc_cmd_pad_io } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdc_cmd_pad_io" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 227 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_cmd_pad_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 599 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdc_dat_pad_io\[0\] 3.3-V LVTTL AH27 " "Pin sdc_dat_pad_io\[0\] uses I/O standard 3.3-V LVTTL at AH27" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdc_dat_pad_io[0] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdc_dat_pad_io\[0\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 229 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_dat_pad_io[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 548 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdc_dat_pad_io\[1\] 3.3-V LVTTL AJ28 " "Pin sdc_dat_pad_io\[1\] uses I/O standard 3.3-V LVTTL at AJ28" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdc_dat_pad_io[1] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdc_dat_pad_io\[1\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 229 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_dat_pad_io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 547 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdc_dat_pad_io\[2\] 3.3-V LVTTL AD24 " "Pin sdc_dat_pad_io\[2\] uses I/O standard 3.3-V LVTTL at AD24" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdc_dat_pad_io[2] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdc_dat_pad_io\[2\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 229 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_dat_pad_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 546 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdc_dat_pad_io\[3\] 3.3-V LVTTL AE18 " "Pin sdc_dat_pad_io\[3\] uses I/O standard 3.3-V LVTTL at AE18" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdc_dat_pad_io[3] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdc_dat_pad_io\[3\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 229 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_dat_pad_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 549 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk_pad_i 3.3-V LVTTL AJ16 " "Pin sys_clk_pad_i uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sys_clk_pad_i } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sys_clk_pad_i" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 124 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sys_clk_pad_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 620 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth0_col 2.5 V AE4 " "Pin eth0_col uses I/O standard 2.5 V at AE4" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { eth0_col } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 217 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { eth0_col } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 615 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth0_rx_clk 2.5 V L15 " "Pin eth0_rx_clk uses I/O standard 2.5 V at L15" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { eth0_rx_clk } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "eth0_rx_clk" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 213 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { eth0_rx_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 612 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdc_card_detect_pad_i 2.5 V AH11 " "Pin sdc_card_detect_pad_i uses I/O standard 2.5 V at AH11" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdc_card_detect_pad_i } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 228 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_card_detect_pad_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 619 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart0_srx_pad_i 3.3-V LVTTL B27 " "Pin uart0_srx_pad_i uses I/O standard 3.3-V LVTTL at B27" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { uart0_srx_pad_i } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "uart0_srx_pad_i" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 146 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { uart0_srx_pad_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 607 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421688229083 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1421688229083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/output_files/orpsoc_top.fit.smsg " "Generated suppressed messages file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/output_files/orpsoc_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1421688236206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2316 " "Peak virtual memory: 2316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421688248433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 17:24:08 2015 " "Processing ended: Mon Jan 19 17:24:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421688248433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:16 " "Elapsed time: 00:05:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421688248433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:29 " "Total CPU time (on all processors): 00:09:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421688248433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1421688248433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1421688256578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421688256579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 17:24:15 2015 " "Processing started: Mon Jan 19 17:24:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421688256579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1421688256579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off orpsoc_top -c orpsoc_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off orpsoc_top -c orpsoc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1421688256579 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1421688269112 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1421688269294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "925 " "Peak virtual memory: 925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421688271219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 17:24:31 2015 " "Processing ended: Mon Jan 19 17:24:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421688271219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421688271219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421688271219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1421688271219 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1421688275071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1421688277918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421688277919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 17:24:37 2015 " "Processing started: Mon Jan 19 17:24:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421688277919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421688277919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta orpsoc_top -c orpsoc_top " "Command: quartus_sta orpsoc_top -c orpsoc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421688277919 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1421688277956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1421688279575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1421688279678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1421688279678 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421688283760 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421688283760 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421688283760 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1421688283760 ""}
{ "Info" "ISTA_SDC_FOUND" "orpsoc_top.sdc " "Reading SDC File: 'orpsoc_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1421688284057 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1421688284061 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1421688284061 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1421688284061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1421688284062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "orpsoc_top.sdc 14 rst_n_pad_i net " "Ignored filter at orpsoc_top.sdc(14): rst_n_pad_i could not be matched with a net" {  } { { "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1421688284063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path orpsoc_top.sdc 14 Argument <through> is an empty collection " "Ignored set_false_path at orpsoc_top.sdc(14): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -through \[get_nets \{rst_n_pad_i\}\] " "set_false_path -through \[get_nets \{rst_n_pad_i\}\]" {  } { { "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1421688284063 ""}  } { { "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1421688284063 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Node: sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[1\] sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[1\] is being clocked by sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421688284230 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421688284230 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_rx_clk " "Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_registers:ethreg1\|SetRxCIrq_rxclk eth0_rx_clk " "Register ethmac:ethmac0\|eth_registers:ethreg1\|SetRxCIrq_rxclk is being clocked by eth0_rx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421688284230 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421688284230 "|orpsoc_top|eth0_rx_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_tx_clk " "Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_txethmac:txethmac1\|MTxEn eth0_tx_clk " "Register ethmac:ethmac0\|eth_txethmac:txethmac1\|MTxEn is being clocked by eth0_tx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421688284230 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421688284230 "|orpsoc_top|eth0_tx_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1421688285171 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1421688285191 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1421688285229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.403 " "Worst-case setup slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.729               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.729               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.330               0.000 altera_reserved_tck  " "   38.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688286181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.217               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.242               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 altera_reserved_tck  " "    0.392               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688286360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.786 " "Worst-case recovery slack is 10.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.786               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   10.786               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.017               0.000 altera_reserved_tck  " "   48.017               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688286401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.411 " "Worst-case removal slack is 1.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.411               0.000 altera_reserved_tck  " "    1.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.759               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.759               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688286444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.618 " "Worst-case minimum pulse width slack is 4.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.618               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.618               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.616               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.616               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.815               0.000 sys_clk_pad_i  " "    9.815               0.000 sys_clk_pad_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.721               0.000 altera_reserved_tck  " "   49.721               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688286485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688286485 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1421688288895 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1421688289096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1421688294694 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Node: sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[1\] sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[1\] is being clocked by sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421688296868 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421688296868 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_rx_clk " "Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_registers:ethreg1\|SetRxCIrq_rxclk eth0_rx_clk " "Register ethmac:ethmac0\|eth_registers:ethreg1\|SetRxCIrq_rxclk is being clocked by eth0_rx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421688296868 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421688296868 "|orpsoc_top|eth0_rx_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_tx_clk " "Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_txethmac:txethmac1\|MTxEn eth0_tx_clk " "Register ethmac:ethmac0\|eth_txethmac:txethmac1\|MTxEn is being clocked by eth0_tx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421688296868 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421688296868 "|orpsoc_top|eth0_tx_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1421688296975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.222 " "Worst-case setup slack is 1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.222               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.286               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.286               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.168               0.000 altera_reserved_tck  " "   39.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688297490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.221 " "Worst-case hold slack is 0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.221               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.246               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 altera_reserved_tck  " "    0.344               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688297666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.642 " "Worst-case recovery slack is 11.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.642               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   11.642               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.204               0.000 altera_reserved_tck  " "   48.204               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688297711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.298 " "Worst-case removal slack is 1.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.298               0.000 altera_reserved_tck  " "    1.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.604               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.604               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688297758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.604 " "Worst-case minimum pulse width slack is 4.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.604               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.604               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.606               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.606               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.824               0.000 sys_clk_pad_i  " "    9.824               0.000 sys_clk_pad_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.718               0.000 altera_reserved_tck  " "   49.718               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688297802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688297802 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1421688299957 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Node: sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[1\] sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[1\] is being clocked by sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421688301750 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421688301750 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_rx_clk " "Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_registers:ethreg1\|SetRxCIrq_rxclk eth0_rx_clk " "Register ethmac:ethmac0\|eth_registers:ethreg1\|SetRxCIrq_rxclk is being clocked by eth0_rx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421688301750 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421688301750 "|orpsoc_top|eth0_rx_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_tx_clk " "Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_txethmac:txethmac1\|MTxEn eth0_tx_clk " "Register ethmac:ethmac0\|eth_txethmac:txethmac1\|MTxEn is being clocked by eth0_tx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421688301750 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421688301750 "|orpsoc_top|eth0_tx_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1421688301850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.232 " "Worst-case setup slack is 5.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.232               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.232               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.064               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.064               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.307               0.000 altera_reserved_tck  " "   44.307               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688302044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.059 " "Worst-case hold slack is 0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.059               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.080               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 altera_reserved_tck  " "    0.174               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688302219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.119 " "Worst-case recovery slack is 15.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.119               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.119               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.331               0.000 altera_reserved_tck  " "   49.331               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688302265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.678 " "Worst-case removal slack is 0.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 altera_reserved_tck  " "    0.678               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.832               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688302316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.728 " "Worst-case minimum pulse width slack is 4.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.728               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.728               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.449               0.000 sys_clk_pad_i  " "    9.449               0.000 sys_clk_pad_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.729               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.729               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.417               0.000 altera_reserved_tck  " "   49.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421688302361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421688302361 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1421688305305 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1421688305307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1457 " "Peak virtual memory: 1457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421688306199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 17:25:06 2015 " "Processing ended: Mon Jan 19 17:25:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421688306199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421688306199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421688306199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421688306199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421688313271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421688313273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 17:25:13 2015 " "Processing started: Mon Jan 19 17:25:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421688313273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421688313273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off orpsoc_top -c orpsoc_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off orpsoc_top -c orpsoc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421688313274 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top_7_1200mv_85c_slow.vho /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top_7_1200mv_85c_slow.vho in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421688323992 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top_7_1200mv_0c_slow.vho /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top_7_1200mv_0c_slow.vho in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421688330043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top_min_1200mv_0c_fast.vho /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top_min_1200mv_0c_fast.vho in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421688336161 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top.vho /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top.vho in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421688342290 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top_7_1200mv_85c_vhd_slow.sdo /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top_7_1200mv_85c_vhd_slow.sdo in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421688347020 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top_7_1200mv_0c_vhd_slow.sdo /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top_7_1200mv_0c_vhd_slow.sdo in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421688351514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top_min_1200mv_0c_vhd_fast.sdo /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top_min_1200mv_0c_vhd_fast.sdo in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421688355996 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top_vhd.sdo /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top_vhd.sdo in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421688360555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1456 " "Peak virtual memory: 1456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421688361467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 17:26:01 2015 " "Processing ended: Mon Jan 19 17:26:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421688361467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421688361467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421688361467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421688361467 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 420 s " "Quartus II Full Compilation was successful. 0 errors, 420 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421688365265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421688580317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421688580319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 17:29:40 2015 " "Processing started: Mon Jan 19 17:29:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421688580319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1421688580319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp orpsoc_top -c orpsoc_top --netlist_type=sgate " "Command: quartus_npp orpsoc_top -c orpsoc_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1421688580319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "761 " "Peak virtual memory: 761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421688583105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 17:29:43 2015 " "Processing ended: Mon Jan 19 17:29:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421688583105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421688583105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421688583105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1421688583105 ""}
