module tb_controlUnit();
	
	logic 		clk;
	logic [3:0] op;
	logic 		cond;
	logic 		GET8, PCSrc, ScalarWrite, VectorWrite, HistogramWrite, MemtoReg, MemWrite, Branch, HistSrc, FlagWrite, ImmSrc, VectorOrHistogram;
	logic [1:0] ALUControl;
	logic [2:0] LaneControl;
	
	controlUnit DUT(op, cond, GET8, PCSrc, ScalarWrite, VectorWrite, HistogramWrite, MemtoReg, MemWrite, Branch, HistSrc, FlagWrite, ImmSrc, VectorOrHistogram, ALUControl, LaneControl);
	
	initial 
		begin  
			WE <= 0;
		end
	always  
		begin 
			clk <= 1; 
			# 5; 
			clk <= 0; 
			# 5;
		end
	
	always 
		begin 
			# 10; 
			
		end
		
endmodule;
