

================================================================
== Vitis HLS Report for 'next_instr'
================================================================
* Date:           Mon Apr 22 17:21:40 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        risc-v
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.454 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.45>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%sub_res_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %sub_res" [../src/cpp_files/libcpu.cpp:18]   --->   Operation 3 'read' 'sub_res_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%int_sub = trunc i64 %sub_res_read" [../src/cpp_files/libcpu.cpp:20]   --->   Operation 4 'trunc' 'int_sub' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cpu_branch_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %cpu_branch" [../src/cpp_files/libcpu.cpp:22]   --->   Operation 5 'read' 'cpu_branch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cpu_branch_op_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %cpu_branch_op" [../src/cpp_files/libcpu.cpp:23]   --->   Operation 6 'read' 'cpu_branch_op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%incr = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %cpu_immediate" [../src/cpp_files/libcpu.cpp:26]   --->   Operation 7 'read' 'incr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i64 %incr" [../src/cpp_files/libcpu.cpp:19]   --->   Operation 8 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.52ns)   --->   "%icmp_ln25 = icmp_eq  i64 %sub_res_read, i64 0" [../src/cpp_files/libcpu.cpp:25]   --->   Operation 9 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%select_ln25 = select i1 %icmp_ln25, i16 %trunc_ln19, i16 4" [../src/cpp_files/libcpu.cpp:25]   --->   Operation 10 'select' 'select_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_1)   --->   "%select_ln29 = select i1 %icmp_ln25, i16 4, i16 %trunc_ln19" [../src/cpp_files/libcpu.cpp:29]   --->   Operation 11 'select' 'select_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_res_read, i32 31" [../src/cpp_files/libcpu.cpp:33]   --->   Operation 12 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_2)   --->   "%select_ln33 = select i1 %tmp, i16 %trunc_ln19, i16 4" [../src/cpp_files/libcpu.cpp:33]   --->   Operation 13 'select' 'select_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.55ns)   --->   "%icmp_ln37 = icmp_sgt  i32 %int_sub, i32 0" [../src/cpp_files/libcpu.cpp:37]   --->   Operation 14 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%icmp_ln23 = icmp_eq  i8 %cpu_branch_op_read, i8 0" [../src/cpp_files/libcpu.cpp:23]   --->   Operation 15 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%and_ln23 = and i1 %cpu_branch_read, i1 %icmp_ln23" [../src/cpp_files/libcpu.cpp:23]   --->   Operation 16 'and' 'and_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln23 = select i1 %and_ln23, i16 %select_ln25, i16 4" [../src/cpp_files/libcpu.cpp:23]   --->   Operation 17 'select' 'select_ln23' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%icmp_ln23_1 = icmp_eq  i8 %cpu_branch_op_read, i8 1" [../src/cpp_files/libcpu.cpp:23]   --->   Operation 18 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_1)   --->   "%and_ln23_1 = and i1 %cpu_branch_read, i1 %icmp_ln23_1" [../src/cpp_files/libcpu.cpp:23]   --->   Operation 19 'and' 'and_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln23_1 = select i1 %and_ln23_1, i16 %select_ln29, i16 %select_ln23" [../src/cpp_files/libcpu.cpp:23]   --->   Operation 20 'select' 'select_ln23_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.91ns)   --->   "%icmp_ln23_2 = icmp_eq  i8 %cpu_branch_op_read, i8 4" [../src/cpp_files/libcpu.cpp:23]   --->   Operation 21 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_2)   --->   "%and_ln23_2 = and i1 %cpu_branch_read, i1 %icmp_ln23_2" [../src/cpp_files/libcpu.cpp:23]   --->   Operation 22 'and' 'and_ln23_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln23_2 = select i1 %and_ln23_2, i16 %select_ln33, i16 %select_ln23_1" [../src/cpp_files/libcpu.cpp:23]   --->   Operation 23 'select' 'select_ln23_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%icmp_ln23_3 = icmp_eq  i8 %cpu_branch_op_read, i8 5" [../src/cpp_files/libcpu.cpp:23]   --->   Operation 24 'icmp' 'icmp_ln23_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../src/cpp_files/libcpu.cpp:18]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %cpu_registers, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %cpu_registers"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cpu_memWrite"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cpu_memWrite, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cpu_regWrite"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cpu_regWrite, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cpu_branch"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cpu_branch, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cpu_memToReg"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cpu_memToReg, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cpu_memRead"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cpu_memRead, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cpu_ALUSrc"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cpu_ALUSrc, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cpu_ALUOp, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cpu_ALUOp"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %cpu_branch_op"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %cpu_branch_op, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cpu_instr"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cpu_instr, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %cpu_immediate"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %cpu_immediate, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cpu_instr_in"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cpu_instr_in, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %cpu_ALU_signal"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %cpu_ALU_signal, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %cpu_ALU_result"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %cpu_ALU_result, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %cpu_pc"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %cpu_pc, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sub_res"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sub_res, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%select_ln37 = select i1 %icmp_ln37, i16 %trunc_ln19, i16 4" [../src/cpp_files/libcpu.cpp:37]   --->   Operation 58 'select' 'select_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%and_ln23_3 = and i1 %cpu_branch_read, i1 %icmp_ln23_3" [../src/cpp_files/libcpu.cpp:23]   --->   Operation 59 'and' 'and_ln23_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%incr_1 = select i1 %and_ln23_3, i16 %select_ln37, i16 %select_ln23_2" [../src/cpp_files/libcpu.cpp:43]   --->   Operation 60 'select' 'incr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%cpu_pc_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %cpu_pc" [../src/cpp_files/libcpu.cpp:43]   --->   Operation 61 'read' 'cpu_pc_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln43 = add i16 %cpu_pc_read, i16 %incr_1" [../src/cpp_files/libcpu.cpp:43]   --->   Operation 62 'add' 'add_ln43' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %cpu_pc, i16 %add_ln43" [../src/cpp_files/libcpu.cpp:43]   --->   Operation 63 'write' 'write_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [../src/cpp_files/libcpu.cpp:44]   --->   Operation 64 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cpu_registers]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ cpu_memWrite]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cpu_regWrite]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cpu_branch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cpu_memToReg]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cpu_memRead]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cpu_ALUSrc]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cpu_ALUOp]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ cpu_branch_op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cpu_instr]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cpu_immediate]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cpu_instr_in]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cpu_ALU_signal]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cpu_ALU_result]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cpu_pc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sub_res]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sub_res_read       (read         ) [ 000]
int_sub            (trunc        ) [ 000]
cpu_branch_read    (read         ) [ 001]
cpu_branch_op_read (read         ) [ 000]
incr               (read         ) [ 000]
trunc_ln19         (trunc        ) [ 001]
icmp_ln25          (icmp         ) [ 000]
select_ln25        (select       ) [ 000]
select_ln29        (select       ) [ 000]
tmp                (bitselect    ) [ 000]
select_ln33        (select       ) [ 000]
icmp_ln37          (icmp         ) [ 001]
icmp_ln23          (icmp         ) [ 000]
and_ln23           (and          ) [ 000]
select_ln23        (select       ) [ 000]
icmp_ln23_1        (icmp         ) [ 000]
and_ln23_1         (and          ) [ 000]
select_ln23_1      (select       ) [ 000]
icmp_ln23_2        (icmp         ) [ 000]
and_ln23_2         (and          ) [ 000]
select_ln23_2      (select       ) [ 001]
icmp_ln23_3        (icmp         ) [ 001]
spectopmodule_ln18 (spectopmodule) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
select_ln37        (select       ) [ 000]
and_ln23_3         (and          ) [ 000]
incr_1             (select       ) [ 000]
cpu_pc_read        (read         ) [ 000]
add_ln43           (add          ) [ 000]
write_ln43         (write        ) [ 000]
ret_ln44           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cpu_registers">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_registers"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cpu_memWrite">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_memWrite"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cpu_regWrite">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_regWrite"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cpu_branch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_branch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cpu_memToReg">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_memToReg"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cpu_memRead">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_memRead"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cpu_ALUSrc">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_ALUSrc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cpu_ALUOp">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_ALUOp"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cpu_branch_op">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_branch_op"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cpu_instr">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_instr"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cpu_immediate">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_immediate"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cpu_instr_in">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_instr_in"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cpu_ALU_signal">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_ALU_signal"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cpu_ALU_result">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_ALU_result"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cpu_pc">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_pc"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sub_res">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_res"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="sub_res_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_res_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="cpu_branch_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cpu_branch_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="cpu_branch_op_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cpu_branch_op_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="incr_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="incr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cpu_pc_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cpu_pc_read/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln43_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="16" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="int_sub_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="int_sub/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="trunc_ln19_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln25_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="select_ln25_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="select_ln29_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="0" index="2" bw="16" slack="0"/>
<pin id="141" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="select_ln33_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln37_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln23_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="and_ln23_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln23_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="4" slack="0"/>
<pin id="183" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln23_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="and_ln23_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln23_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="0" index="2" bw="16" slack="0"/>
<pin id="203" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln23_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_2/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="and_ln23_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_2/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln23_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="16" slack="0"/>
<pin id="223" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_2/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln23_3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_3/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln37_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="16" slack="1"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="and_ln23_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="1" slack="1"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_3/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="incr_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="0" index="2" bw="16" slack="1"/>
<pin id="247" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="incr_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln43_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="cpu_branch_read_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cpu_branch_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="trunc_ln19_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="1"/>
<pin id="264" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="267" class="1005" name="icmp_ln37_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="272" class="1005" name="select_ln23_2_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="1"/>
<pin id="274" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23_2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="icmp_ln23_3_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln23_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="74" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="76" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="78" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="96" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="78" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="119" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="142"><net_src comp="123" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="119" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="78" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="145" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="119" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="115" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="90" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="50" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="84" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="129" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="90" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="84" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="137" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="179" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="90" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="84" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="153" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="199" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="90" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="56" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="233" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="102" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="250" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="260"><net_src comp="84" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="265"><net_src comp="119" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="270"><net_src comp="161" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="275"><net_src comp="219" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="280"><net_src comp="227" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="239" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cpu_pc | {2 }
 - Input state : 
	Port: next_instr : cpu_branch | {1 }
	Port: next_instr : cpu_branch_op | {1 }
	Port: next_instr : cpu_immediate | {1 }
	Port: next_instr : cpu_pc | {2 }
	Port: next_instr : sub_res | {1 }
  - Chain level:
	State 1
		select_ln25 : 1
		select_ln29 : 1
		select_ln33 : 1
		icmp_ln37 : 1
		and_ln23 : 1
		select_ln23 : 2
		and_ln23_1 : 1
		select_ln23_1 : 3
		and_ln23_2 : 1
		select_ln23_2 : 4
	State 2
		add_ln43 : 1
		write_ln43 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln25_fu_123       |    0    |    71   |
|          |        icmp_ln37_fu_161       |    0    |    39   |
|   icmp   |        icmp_ln23_fu_167       |    0    |    15   |
|          |       icmp_ln23_1_fu_187      |    0    |    15   |
|          |       icmp_ln23_2_fu_207      |    0    |    15   |
|          |       icmp_ln23_3_fu_227      |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |       select_ln25_fu_129      |    0    |    16   |
|          |       select_ln29_fu_137      |    0    |    16   |
|          |       select_ln33_fu_153      |    0    |    16   |
|  select  |       select_ln23_fu_179      |    0    |    16   |
|          |      select_ln23_1_fu_199     |    0    |    16   |
|          |      select_ln23_2_fu_219     |    0    |    16   |
|          |       select_ln37_fu_233      |    0    |    16   |
|          |         incr_1_fu_243         |    0    |    16   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln43_fu_250        |    0    |    23   |
|----------|-------------------------------|---------|---------|
|          |        and_ln23_fu_173        |    0    |    2    |
|    and   |       and_ln23_1_fu_193       |    0    |    2    |
|          |       and_ln23_2_fu_213       |    0    |    2    |
|          |       and_ln23_3_fu_239       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |    sub_res_read_read_fu_78    |    0    |    0    |
|          |   cpu_branch_read_read_fu_84  |    0    |    0    |
|   read   | cpu_branch_op_read_read_fu_90 |    0    |    0    |
|          |        incr_read_fu_96        |    0    |    0    |
|          |    cpu_pc_read_read_fu_102    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln43_write_fu_108    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |         int_sub_fu_115        |    0    |    0    |
|          |       trunc_ln19_fu_119       |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|           tmp_fu_145          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   329   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|cpu_branch_read_reg_257|    1   |
|  icmp_ln23_3_reg_277  |    1   |
|   icmp_ln37_reg_267   |    1   |
| select_ln23_2_reg_272 |   16   |
|   trunc_ln19_reg_262  |   16   |
+-----------------------+--------+
|         Total         |   35   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   329  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   35   |    -   |
+-----------+--------+--------+
|   Total   |   35   |   329  |
+-----------+--------+--------+
