module sll32(input [31:0] a, input select, output [31:0] out);
	genevar i;
	
endmodule