INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Bracket.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bracket
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/RNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RNG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Winner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/clockdivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockdivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
