$date
  Fri Sep 19 19:50:09 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module unid_04_cap_01_tb $end
$var reg 1 ! s_a $end
$var reg 1 " s_b $end
$var reg 1 # s_c $end
$var reg 1 $ s_d $end
$var reg 1 % s_l $end
$scope module uut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * l $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#10000000
1$
1)
#20000000
1#
0$
1(
0)
#30000000
1$
1)
#40000000
1"
0#
0$
1'
0(
0)
#50000000
1$
1)
#60000000
1#
0$
1(
0)
#70000000
1$
1%
1)
1*
#80000000
1!
0"
0#
0$
0%
1&
0'
0(
0)
0*
#90000000
1$
1)
#100000000
1#
0$
1%
1(
0)
1*
#110000000
1$
1)
#120000000
1"
0#
0$
1'
0(
0)
#130000000
1$
1)
#140000000
1#
0$
1(
0)
#150000000
1$
1)
#160000000
