#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar  4 10:03:59 2020
# Process ID: 3258
# Current directory: /home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shubham/HLS_Exercises/pspolar111/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shubham/shubham/coonfig_encoder'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shubham/Downloads/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3277 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1540.434 ; gain = 81.996 ; free physical = 2911 ; free virtual = 8846
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_datag_0_0' [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_datag_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_datag_0_0' (1#1) [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_datag_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'datag_0' of module 'design_1_datag_0_0' requires 21 connections, but only 18 given [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:94]
INFO: [Synth 8-6157] synthesizing module 'design_1_polar_0_0' [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_polar_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_polar_0_0' (2#1) [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_polar_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:306]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:591]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (3#1) [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (4#1) [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 53 given [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:922]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (5#1) [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:591]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (6#1) [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:306]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_96M_0' [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_rst_ps8_0_96M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_96M_0' (7#1) [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_rst_ps8_0_96M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_96M' of module 'design_1_rst_ps8_0_96M_0' requires 10 connections, but only 6 given [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:211]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:218]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_0' [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_0' (8#1) [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (9#1) [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (10#1) [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (11#1) [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (12#1) [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/.Xil/Vivado-3258-shubham-HP-Desktop-Pro-G1-MT/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 45 connections, but only 42 given [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:261]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ps8_0_axi_periph'. This will prevent further optimization [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:153]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:218]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'polar_0'. This will prevent further optimization [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:113]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:256]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'datag_0'. This will prevent further optimization [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:94]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (13#1) [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (14#1) [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1586.184 ; gain = 127.746 ; free physical = 2920 ; free virtual = 8856
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1586.184 ; gain = 127.746 ; free physical = 2921 ; free virtual = 8857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1586.184 ; gain = 127.746 ; free physical = 2921 ; free virtual = 8857
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_datag_0_0/design_1_datag_0_0/design_1_datag_0_0_in_context.xdc] for cell 'design_1_i/datag_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_datag_0_0/design_1_datag_0_0/design_1_datag_0_0_in_context.xdc] for cell 'design_1_i/datag_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_polar_0_0/design_1_polar_0_0/design_1_polar_0_0_in_context.xdc] for cell 'design_1_i/polar_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_polar_0_0/design_1_polar_0_0/design_1_polar_0_0_in_context.xdc] for cell 'design_1_i/polar_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_96M'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_96M'
Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.035 ; gain = 0.000 ; free physical = 2084 ; free virtual = 8021
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.035 ; gain = 0.000 ; free physical = 2084 ; free virtual = 8021
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2461.035 ; gain = 0.000 ; free physical = 2084 ; free virtual = 8021
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2461.035 ; gain = 1002.598 ; free physical = 2154 ; free virtual = 8091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2461.035 ; gain = 1002.598 ; free physical = 2154 ; free virtual = 8091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/datag_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/polar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_96M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2461.035 ; gain = 1002.598 ; free physical = 2154 ; free virtual = 8090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2461.035 ; gain = 1002.598 ; free physical = 2156 ; free virtual = 8093
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2461.035 ; gain = 1002.598 ; free physical = 2144 ; free virtual = 8083
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2800.301 ; gain = 1341.863 ; free physical = 1633 ; free virtual = 7635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2800.301 ; gain = 1341.863 ; free physical = 1633 ; free virtual = 7635
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2811.316 ; gain = 1352.879 ; free physical = 1631 ; free virtual = 7633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 2811.316 ; gain = 1352.879 ; free physical = 1630 ; free virtual = 7632
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 2811.316 ; gain = 1352.879 ; free physical = 1630 ; free virtual = 7632
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 2811.316 ; gain = 1352.879 ; free physical = 1630 ; free virtual = 7632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 2811.316 ; gain = 1352.879 ; free physical = 1630 ; free virtual = 7632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 2811.316 ; gain = 1352.879 ; free physical = 1631 ; free virtual = 7633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 2811.316 ; gain = 1352.879 ; free physical = 1631 ; free virtual = 7633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_auto_ds_0           |         1|
|2     |design_1_auto_pc_0           |         1|
|3     |design_1_datag_0_0           |         1|
|4     |design_1_polar_0_0           |         1|
|5     |design_1_rst_ps8_0_96M_0     |         1|
|6     |design_1_system_ila_0_0      |         1|
|7     |design_1_vio_0_0             |         1|
|8     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_auto_ds_0           |     1|
|2     |design_1_auto_pc_0           |     1|
|3     |design_1_datag_0_0           |     1|
|4     |design_1_polar_0_0           |     1|
|5     |design_1_rst_ps8_0_96M_0     |     1|
|6     |design_1_system_ila_0_0      |     1|
|7     |design_1_vio_0_0             |     1|
|8     |design_1_zynq_ultra_ps_e_0_0 |     1|
+------+-----------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  1219|
|2     |  design_1_i         |design_1                    |  1219|
|3     |    ps8_0_axi_periph |design_1_ps8_0_axi_periph_0 |   475|
|4     |      s00_couplers   |s00_couplers_imp_1A7ZMW4    |   475|
|5     |    xlconstant_0     |design_1_xlconstant_0_0     |     0|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 2811.316 ; gain = 1352.879 ; free physical = 1631 ; free virtual = 7633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 2811.316 ; gain = 478.027 ; free physical = 1670 ; free virtual = 7672
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 2811.324 ; gain = 1352.879 ; free physical = 1670 ; free virtual = 7672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.379 ; gain = 0.000 ; free physical = 1614 ; free virtual = 7591
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 2860.379 ; gain = 1401.945 ; free physical = 1625 ; free virtual = 7637
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.379 ; gain = 0.000 ; free physical = 1625 ; free virtual = 7637
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado_Exercises/pspolar111/pspolar111.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 10:04:54 2020...
