EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# NanoPi_Core_GPIO1
#
DEF NanoPi_Core_GPIO1 J 0 79 Y Y 1 F N
F0 "J" -800 600 50 H V C CNN
F1 "NanoPi_Core_GPIO1" 550 -700 50 H V C CNN
F2 "" -850 0 50 H I C CNN
F3 "" -850 0 50 H I C CNN
$FPLIST
 Connector*:*_2x??_*
$ENDFPLIST
DRAW
S -900 550 900 -650 0 1 10 f
S -900 -595 -850 -605 1 1 6 N
S -900 -495 -850 -505 1 1 6 N
S -900 -395 -850 -405 1 1 6 N
S -900 -295 -850 -305 1 1 6 N
S -900 -195 -850 -205 1 1 6 N
S -900 -95 -850 -105 1 1 6 N
S -900 5 -850 -5 1 1 6 N
S -900 105 -850 95 1 1 6 N
S -900 205 -850 195 1 1 6 N
S -900 305 -850 295 1 1 6 N
S -900 405 -850 395 1 1 6 N
S -900 505 -850 495 1 1 6 N
S 900 -595 850 -605 1 1 6 N
S 900 -495 850 -505 1 1 6 N
S 900 -395 850 -405 1 1 6 N
S 900 -295 850 -305 1 1 6 N
S 900 -195 850 -205 1 1 6 N
S 900 -95 850 -105 1 1 6 N
S 900 5 850 -5 1 1 6 N
S 900 105 850 95 1 1 6 N
S 900 205 850 195 1 1 6 N
S 900 305 850 295 1 1 6 N
S 900 405 850 395 1 1 6 N
S 900 505 850 495 1 1 6 N
X SYS_3.3V 1 -1050 500 150 R 50 50 1 1 w
X UART1_RX/GPIOG7 10 1050 100 150 L 50 50 1 1 P
X UART2_TX/GPIOA0 11 -1050 0 150 R 50 50 1 1 P
X GPIOA6 12 1050 0 150 L 50 50 1 1 P
X UART2_RTS/GPIOA2 13 -1050 -100 150 R 50 50 1 1 P
X GND 14 1050 -100 150 L 50 50 1 1 P
X UART2_CTS/GPIOA3 15 -1050 -200 150 R 50 50 1 1 P
X UART1_RTS/GPIOG8 16 1050 -200 150 L 50 50 1 1 P
X SYS_3.3V 17 -1050 -300 150 R 50 50 1 1 w
X UART1_CTS/GPIOG9 18 1050 -300 150 L 50 50 1 1 P
X SPI0_MOSI/GPIOC0 19 -1050 -400 150 R 50 50 1 1 P
X VDD_5V 2 1050 500 150 L 50 50 1 1 P
X GND 20 1050 -400 150 L 50 50 1 1 P
X SPI0_MISO/GPIOC1 21 -1050 -500 150 R 50 50 1 1 P
X UART2_RX/GPIOA1 22 1050 -500 150 L 50 50 1 1 P
X SPI0_CLK/GPIOC2 23 -1050 -600 150 R 50 50 1 1 P
X SPI0_CS/GPIOC3 24 1050 -600 150 L 50 50 1 1 P
X I2C0_SDA/GPIOA12 3 -1050 400 150 R 50 50 1 1 P
X VDD_5V 4 1050 400 150 L 50 50 1 1 P
X I2C0_SCL/GPIOA11 5 -1050 300 150 R 50 50 1 1 P
X GND 6 1050 300 150 L 50 50 1 1 P
X GPIOG11 7 -1050 200 150 R 50 50 1 1 P
X UART1_TX/GPIOG6 8 1050 200 150 L 50 50 1 1 P
X GND 9 -1050 100 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# NanoPi_Core_GPIO2
#
DEF NanoPi_Core_GPIO2 J 0 79 Y Y 1 F N
F0 "J" -850 600 50 H V C CNN
F1 "NanoPi_Core_GPIO2" 550 -700 50 H V C CNN
F2 "" -850 0 50 H I C CNN
F3 "" -850 0 50 H I C CNN
$FPLIST
 Connector*:*_2x??_*
$ENDFPLIST
DRAW
S -900 550 900 -650 0 1 10 f
S -900 -595 -850 -605 1 1 6 N
S -900 -495 -850 -505 1 1 6 N
S -900 -395 -850 -405 1 1 6 N
S -900 -295 -850 -305 1 1 6 N
S -900 -195 -850 -205 1 1 6 N
S -900 -95 -850 -105 1 1 6 N
S -900 5 -850 -5 1 1 6 N
S -900 105 -850 95 1 1 6 N
S -900 205 -850 195 1 1 6 N
S -900 305 -850 295 1 1 6 N
S -900 405 -850 395 1 1 6 N
S -900 505 -850 495 1 1 6 N
S 900 -595 850 -605 1 1 6 N
S 900 -495 850 -505 1 1 6 N
S 900 -395 850 -405 1 1 6 N
S 900 -295 850 -305 1 1 6 N
S 900 -195 850 -205 1 1 6 N
S 900 -95 850 -105 1 1 6 N
S 900 5 850 -5 1 1 6 N
S 900 105 850 95 1 1 6 N
S 900 205 850 195 1 1 6 N
S 900 305 850 295 1 1 6 N
S 900 405 850 395 1 1 6 N
S 900 505 850 495 1 1 6 N
X VDD_5V 1 -1050 500 150 R 50 50 1 1 P
X MICIN1P 10 1050 100 150 L 50 50 1 1 P
X GPIOL11/IR-RX 11 -1050 0 150 R 50 50 1 1 P
X MICIN1N 12 1050 0 150 L 50 50 1 1 P
X SPDIF-OUT/GPIOA17 13 -1050 -100 150 R 50 50 1 1 P
X LINEOUTR 14 1050 -100 150 L 50 50 1 1 P
X I2C1_SCL 15 -1050 -200 150 R 50 50 1 1 P
X LINEOUTL 16 1050 -200 150 L 50 50 1 1 P
X I2C1_SDA 17 -1050 -300 150 R 50 50 1 1 P
X UART_RXD0/GPIOA5 18 1050 -300 150 L 50 50 1 1 P
X I2S0_SDOUT 19 -1050 -400 150 R 50 50 1 1 P
X SPI1_MOSI/GPIOA15 2 1050 500 150 L 50 50 1 1 P
X UART_TXD0/GPIOA4 20 1050 -400 150 L 50 50 1 1 P
X I2S0_SDIN 21 -1050 -500 150 R 50 50 1 1 P
X VDD_5V 22 1050 -500 150 L 50 50 1 1 P
X GND 23 -1050 -600 150 R 50 50 1 1 P
X GND 24 1050 -600 150 L 50 50 1 1 P
X USB-DP1 3 -1050 400 150 R 50 50 1 1 P
X SPI1_MISO/GPIOA16 4 1050 400 150 L 50 50 1 1 P
X USB-DM1 5 -1050 300 150 R 50 50 1 1 P
X SPI1_CLK/GPIOA14 6 1050 300 150 L 50 50 1 1 P
X USB-DP2 7 -1050 200 150 R 50 50 1 1 P
X SPI1_CS/GPIOA13 8 1050 200 150 L 50 50 1 1 P
X USB-DM2 9 -1050 100 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# NanoPi_Core_GPIO3
#
DEF NanoPi_Core_GPIO3 J 0 40 Y Y 1 F N
F0 "J" -400 550 50 H V C CNN
F1 "NanoPi_Core_GPIO3" 800 -550 50 H V C CNN
F2 "" -450 50 50 H I C CNN
F3 "" -450 50 50 H I C CNN
$FPLIST
 Connector*:*_2x??_*
$ENDFPLIST
DRAW
S 900 500 -500 -500 0 1 10 f
S -500 -445 -450 -455 1 1 6 N
S -500 -345 -450 -355 1 1 6 N
S -500 -245 -450 -255 1 1 6 N
S -500 -145 -450 -155 1 1 6 N
S -500 -45 -450 -55 1 1 6 N
S -500 55 -450 45 1 1 6 N
S -500 155 -450 145 1 1 6 N
S -500 255 -450 245 1 1 6 N
S -500 355 -450 345 1 1 6 N
S -500 455 -450 445 1 1 6 N
S 900 -445 850 -455 1 1 6 N
S 900 -345 850 -355 1 1 6 N
S 900 -245 850 -255 1 1 6 N
S 900 -145 850 -155 1 1 6 N
S 900 -45 850 -55 1 1 6 N
S 900 55 850 45 1 1 6 N
S 900 155 850 145 1 1 6 N
S 900 255 850 245 1 1 6 N
S 900 355 850 345 1 1 6 N
S 900 455 850 445 1 1 6 N
X EPHY-LINK-LED 1 -650 450 150 R 50 50 1 1 P
X NC 10 1050 50 150 L 50 50 1 1 N
X GND 11 -650 -50 150 R 50 50 1 1 P
X GND 12 1050 -50 150 L 50 50 1 1 P
X USB-DP3 13 -650 -150 150 R 50 50 1 1 P
X GPIOA7 14 1050 -150 150 L 50 50 1 1 P
X USB-DM3 15 -650 -250 150 R 50 50 1 1 P
X I2C2_SCL/GPIOE12 16 1050 -250 150 L 50 50 1 1 P
X 5V 17 -650 -350 150 R 50 50 1 1 P
X I2C2_SDA/GPIOE13 18 1050 -350 150 L 50 50 1 1 P
X 5V 19 -650 -450 150 R 50 50 1 1 P
X EPHY-SPD-LED 2 1050 450 150 L 50 50 1 1 P
X SYS_3.3V 20 1050 -450 150 L 50 50 1 1 w
X EPHY-TXP 3 -650 350 150 R 50 50 1 1 P
X EPHY-TXN 4 1050 350 150 L 50 50 1 1 P
X EPHY-RXP 5 -650 250 150 R 50 50 1 1 P
X EPHY-RXN 6 1050 250 150 L 50 50 1 1 P
X NC 7 -650 150 150 R 50 50 1 1 N
X NC 8 1050 150 150 L 50 50 1 1 N
X NC 9 -650 50 150 R 50 50 1 1 N
ENDDRAW
ENDDEF
#
#End Library
