# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FA_4bit_bh_no_0009.srcs/sources_1/new/FA_4bit_bh_no_0009.v" \
"../../../../FA_4bit_bh_no_0009.srcs/sim_1/new/FA_4bit_bh_tb_no_0009.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
