## Week-1 : Learning the HDL-Hardware Description Language Verilog HDL.

### Major topics:
<ol>
<li>Verilog language details</li>
<li>Differences between simulation and synthesis</li>
<li>Various modelling styles</li>
<li>Modelling of combinational logic</li>
<li>Modelling of sequential logic</li>
<li>FSM design</li>
</ol>

### List of designs and their Verilog codes

[Please click me to see the list](https://github.com/dicdesign/asic_edatools/blob/main/list_verilogCodes.md)
