

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_5_x1'
================================================================
* Date:           Thu Sep 15 03:10:51 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.947 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |       57|    24273|  0.190 us|  80.902 us|   57|  24273|     none|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_1         |       56|    24272|  14 ~ 6068|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_2        |       12|     6066|   2 ~ 1011|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_3      |      912|      912|        114|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_4    |      112|      112|          7|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_5  |        4|        4|          1|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_7      |       96|       96|          6|          -|          -|    16|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_8    |        4|        4|          2|          -|          -|     2|        no|
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 2 
4 --> 5 8 
5 --> 6 4 
6 --> 7 
7 --> 7 5 
8 --> 9 3 
9 --> 10 8 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Repl2_s = alloca i32 1"   --->   Operation 11 'alloca' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Repl2_1328 = alloca i32 1"   --->   Operation 12 'alloca' 'p_Repl2_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Repl2_1329 = alloca i32 1"   --->   Operation 13 'alloca' 'p_Repl2_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Repl2_1330 = alloca i32 1"   --->   Operation 14 'alloca' 'p_Repl2_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_5_3_x1196, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_5_x1164, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_5_3_x1196, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_5_x1164, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:25633]   --->   Operation 19 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln25636 = br void" [./dut.cpp:25636]   --->   Operation 20 'br' 'br_ln25636' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c0_V = phi i3 0, void, i3 %add_ln691, void"   --->   Operation 21 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 22 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 23 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln25636 = br i1 %icmp_ln890, void %.split17, void" [./dut.cpp:25636]   --->   Operation 25 'br' 'br_ln25636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln25636 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [./dut.cpp:25636]   --->   Operation 26 'specloopname' 'specloopname_ln25636' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln25637 = br void" [./dut.cpp:25637]   --->   Operation 27 'br' 'br_ln25637' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln25689 = ret" [./dut.cpp:25689]   --->   Operation 28 'ret' 'ret_ln25689' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split17, i3 %add_ln691_1278, void %.loopexit376"   --->   Operation 29 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.57ns)   --->   "%add_ln691_1278 = add i3 %c1_V, i3 1"   --->   Operation 30 'add' 'add_ln691_1278' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.49ns)   --->   "%icmp_ln890_1119 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 31 'icmp' 'icmp_ln890_1119' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln25637 = br i1 %icmp_ln890_1119, void %.split15, void" [./dut.cpp:25637]   --->   Operation 33 'br' 'br_ln25637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26"   --->   Operation 34 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_1119)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_1120)   --->   "%ret_178 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 35 'bitconcatenate' 'ret_178' <Predicate = (!icmp_ln890_1119)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_1120)   --->   "%ret = or i6 %ret_178, i6 4"   --->   Operation 36 'or' 'ret' <Predicate = (!icmp_ln890_1119)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_1120 = icmp_ult  i6 %ret, i6 42"   --->   Operation 37 'icmp' 'icmp_ln890_1120' <Predicate = (!icmp_ln890_1119)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln25638 = br i1 %icmp_ln890_1120, void %.loopexit376, void %.preheader36.preheader" [./dut.cpp:25638]   --->   Operation 38 'br' 'br_ln25638' <Predicate = (!icmp_ln890_1119)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader36"   --->   Operation 39 'br' 'br_ln890' <Predicate = (!icmp_ln890_1119 & icmp_ln890_1120)> <Delay = 0.38>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln890_1119)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1277, void, i4 0, void %.preheader36.preheader"   --->   Operation 41 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln691_1277 = add i4 %c7_V, i4 1"   --->   Operation 42 'add' 'add_ln691_1277' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.65ns)   --->   "%icmp_ln890_1121 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 43 'icmp' 'icmp_ln890_1121' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln25645 = br i1 %icmp_ln890_1121, void %.split9, void %.preheader.preheader" [./dut.cpp:25645]   --->   Operation 45 'br' 'br_ln25645' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln25645 = specloopname void @_ssdm_op_SpecLoopName, void @empty_72" [./dut.cpp:25645]   --->   Operation 46 'specloopname' 'specloopname_ln25645' <Predicate = (!icmp_ln890_1121)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c7_V, i32 2"   --->   Operation 47 'bitselect' 'tmp' <Predicate = (!icmp_ln890_1121)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V"   --->   Operation 48 'trunc' 'empty' <Predicate = (!icmp_ln890_1121)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln25647 = br void" [./dut.cpp:25647]   --->   Operation 49 'br' 'br_ln25647' <Predicate = (!icmp_ln890_1121)> <Delay = 0.38>
ST_4 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 50 'br' 'br_ln890' <Predicate = (icmp_ln890_1121)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split9, i5 %add_ln691_1281, void %branch4"   --->   Operation 51 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln691_1281 = add i5 %c8_V, i5 1"   --->   Operation 52 'add' 'add_ln691_1281' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_Repl2_load = load i32 %p_Repl2_s"   --->   Operation 53 'load' 'p_Repl2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_Repl2_1328_load = load i32 %p_Repl2_1328"   --->   Operation 54 'load' 'p_Repl2_1328_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_Repl2_1329_load = load i32 %p_Repl2_1329"   --->   Operation 55 'load' 'p_Repl2_1329_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_Repl2_1330_load = load i32 %p_Repl2_1330"   --->   Operation 56 'load' 'p_Repl2_1330_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 %tmp" [./dut.cpp:25655]   --->   Operation 57 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln25655 = zext i6 %tmp_s" [./dut.cpp:25655]   --->   Operation 58 'zext' 'zext_ln25655' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln25655" [./dut.cpp:25655]   --->   Operation 59 'getelementptr' 'local_D_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.63ns)   --->   "%icmp_ln890_1123 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 60 'icmp' 'icmp_ln890_1123' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln25647 = br i1 %icmp_ln890_1123, void %.split7, void" [./dut.cpp:25647]   --->   Operation 62 'br' 'br_ln25647' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:25655]   --->   Operation 63 'load' 'out_data_V' <Predicate = (!icmp_ln890_1123)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader36"   --->   Operation 64 'br' 'br_ln0' <Predicate = (icmp_ln890_1123)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln25647 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1889" [./dut.cpp:25647]   --->   Operation 65 'specloopname' 'specloopname_ln25647' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.21ns)   --->   "%data_split_V_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_5_x1164" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'read' 'data_split_V_0' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 67 [1/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:25655]   --->   Operation 67 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln25656 = br void" [./dut.cpp:25656]   --->   Operation 68 'br' 'br_ln25656' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.38>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%data_split_V_3_4 = phi i32 %p_Repl2_1330_load, void %.split7, i32 %data_split_V_3_5, void %.split4"   --->   Operation 69 'phi' 'data_split_V_3_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%data_split_V_2_4 = phi i32 %p_Repl2_1329_load, void %.split7, i32 %data_split_V_2_5, void %.split4"   --->   Operation 70 'phi' 'data_split_V_2_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%data_split_V_1_4 = phi i32 %p_Repl2_1328_load, void %.split7, i32 %data_split_V_1_5, void %.split4"   --->   Operation 71 'phi' 'data_split_V_1_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%data_split_V_0_4 = phi i32 %p_Repl2_load, void %.split7, i32 %data_split_V_0_5, void %.split4"   --->   Operation 72 'phi' 'data_split_V_0_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%n_V = phi i3 0, void %.split7, i3 %add_ln691_1282, void %.split4"   --->   Operation 73 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %out_data_V, void %.split7, i128 %zext_ln1497, void %.split4"   --->   Operation 74 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.57ns)   --->   "%add_ln691_1282 = add i3 %n_V, i3 1"   --->   Operation 75 'add' 'add_ln691_1282' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.49ns)   --->   "%icmp_ln878 = icmp_eq  i3 %n_V, i3 4"   --->   Operation 76 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln25656 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:25656]   --->   Operation 78 'br' 'br_ln25656' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1799"   --->   Operation 79 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%data_split_V_0_53 = trunc i128 %p_Val2_s"   --->   Operation 80 'trunc' 'data_split_V_0_53' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln25657 = trunc i3 %n_V" [./dut.cpp:25657]   --->   Operation 81 'trunc' 'trunc_ln25657' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.65ns)   --->   "%switch_ln25657 = switch i2 %trunc_ln25657, void %branch3, i2 0, void %.split4, i2 1, void %branch1, i2 2, void %branch2" [./dut.cpp:25657]   --->   Operation 82 'switch' 'switch_ln25657' <Predicate = (!icmp_ln878)> <Delay = 0.65>
ST_7 : Operation 83 [1/1] (0.38ns)   --->   "%br_ln25657 = br void %.split4" [./dut.cpp:25657]   --->   Operation 83 'br' 'br_ln25657' <Predicate = (!icmp_ln878 & trunc_ln25657 == 2)> <Delay = 0.38>
ST_7 : Operation 84 [1/1] (0.38ns)   --->   "%br_ln25657 = br void %.split4" [./dut.cpp:25657]   --->   Operation 84 'br' 'br_ln25657' <Predicate = (!icmp_ln878 & trunc_ln25657 == 1)> <Delay = 0.38>
ST_7 : Operation 85 [1/1] (0.38ns)   --->   "%br_ln25657 = br void %.split4" [./dut.cpp:25657]   --->   Operation 85 'br' 'br_ln25657' <Predicate = (!icmp_ln878 & trunc_ln25657 == 3)> <Delay = 0.38>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%data_split_V_3_5 = phi i32 %data_split_V_0_53, void %branch3, i32 %data_split_V_3_4, void %branch2, i32 %data_split_V_3_4, void %branch1, i32 %data_split_V_3_4, void %.split"   --->   Operation 86 'phi' 'data_split_V_3_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%data_split_V_2_5 = phi i32 %data_split_V_2_4, void %branch3, i32 %data_split_V_0_53, void %branch2, i32 %data_split_V_2_4, void %branch1, i32 %data_split_V_2_4, void %.split"   --->   Operation 87 'phi' 'data_split_V_2_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%data_split_V_1_5 = phi i32 %data_split_V_1_4, void %branch3, i32 %data_split_V_1_4, void %branch2, i32 %data_split_V_0_53, void %branch1, i32 %data_split_V_1_4, void %.split"   --->   Operation 88 'phi' 'data_split_V_1_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%data_split_V_0_5 = phi i32 %data_split_V_0_4, void %branch3, i32 %data_split_V_0_4, void %branch2, i32 %data_split_V_0_4, void %branch1, i32 %data_split_V_0_53, void %.split"   --->   Operation 89 'phi' 'data_split_V_0_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%r = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 127"   --->   Operation 90 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i96 %r"   --->   Operation 91 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.65ns)   --->   "%switch_ln25665 = switch i2 %empty, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6" [./dut.cpp:25665]   --->   Operation 93 'switch' 'switch_ln25665' <Predicate = (icmp_ln878)> <Delay = 0.65>
ST_7 : Operation 94 [1/1] (0.38ns)   --->   "%br_ln25665 = br void %branch4" [./dut.cpp:25665]   --->   Operation 94 'br' 'br_ln25665' <Predicate = (icmp_ln878 & empty == 2)> <Delay = 0.38>
ST_7 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln25665 = br void %branch4" [./dut.cpp:25665]   --->   Operation 95 'br' 'br_ln25665' <Predicate = (icmp_ln878 & empty == 1)> <Delay = 0.38>
ST_7 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln25665 = br void %branch4" [./dut.cpp:25665]   --->   Operation 96 'br' 'br_ln25665' <Predicate = (icmp_ln878 & empty == 3)> <Delay = 0.38>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_0, void %branch7, i32 %data_split_V_3_4, void %branch6, i32 %data_split_V_3_4, void %branch5, i32 %data_split_V_3_4, void"   --->   Operation 97 'phi' 'v1_V' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%v2_V_1812 = phi i32 %data_split_V_2_4, void %branch7, i32 %data_split_V_0, void %branch6, i32 %data_split_V_2_4, void %branch5, i32 %data_split_V_2_4, void"   --->   Operation 98 'phi' 'v2_V_1812' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%v2_V_1811 = phi i32 %data_split_V_1_4, void %branch7, i32 %data_split_V_1_4, void %branch6, i32 %data_split_V_0, void %branch5, i32 %data_split_V_1_4, void"   --->   Operation 99 'phi' 'v2_V_1811' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0_4, void %branch7, i32 %data_split_V_0_4, void %branch6, i32 %data_split_V_0_4, void %branch5, i32 %data_split_V_0, void"   --->   Operation 100 'phi' 'v2_V' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1812, i32 %v2_V_1811, i32 %v2_V"   --->   Operation 101 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.73ns)   --->   "%store_ln25667 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:25667]   --->   Operation 102 'store' 'store_ln25667' <Predicate = (icmp_ln878)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %v1_V, i32 %p_Repl2_1330" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'store' 'store_ln145' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V_1812, i32 %p_Repl2_1329"   --->   Operation 104 'store' 'store_ln674' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V_1811, i32 %p_Repl2_1328"   --->   Operation 105 'store' 'store_ln674' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V, i32 %p_Repl2_s"   --->   Operation 106 'store' 'store_ln674' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.70>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1279, void, i5 0, void %.preheader.preheader"   --->   Operation 108 'phi' 'c5_V' <Predicate = (icmp_ln890_1120)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln691_1279 = add i5 %c5_V, i5 1"   --->   Operation 109 'add' 'add_ln691_1279' <Predicate = (icmp_ln890_1120)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln890 = shl i5 %c5_V, i5 1"   --->   Operation 110 'shl' 'shl_ln890' <Predicate = (icmp_ln890_1120)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.63ns)   --->   "%icmp_ln890_1122 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 111 'icmp' 'icmp_ln890_1122' <Predicate = (icmp_ln890_1120)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_1120)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln25674 = br i1 %icmp_ln890_1122, void %.split13, void %.loopexit376.loopexit" [./dut.cpp:25674]   --->   Operation 113 'br' 'br_ln25674' <Predicate = (icmp_ln890_1120)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln25674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_251" [./dut.cpp:25674]   --->   Operation 114 'specloopname' 'specloopname_ln25674' <Predicate = (icmp_ln890_1120 & !icmp_ln890_1122)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln25676 = br void" [./dut.cpp:25676]   --->   Operation 115 'br' 'br_ln25676' <Predicate = (icmp_ln890_1120 & !icmp_ln890_1122)> <Delay = 0.38>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit376"   --->   Operation 116 'br' 'br_ln0' <Predicate = (icmp_ln890_1120 & icmp_ln890_1122)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 117 'br' 'br_ln0' <Predicate = (icmp_ln890_1122) | (!icmp_ln890_1120)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.43>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_1280, void %.split11, i2 0, void %.split13"   --->   Operation 118 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.43ns)   --->   "%add_ln691_1280 = add i2 %c6_V, i2 1"   --->   Operation 119 'add' 'add_ln691_1280' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln25681 = zext i2 %c6_V" [./dut.cpp:25681]   --->   Operation 120 'zext' 'zext_ln25681' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.70ns)   --->   "%add_ln25681 = add i5 %shl_ln890, i5 %zext_ln25681" [./dut.cpp:25681]   --->   Operation 121 'add' 'add_ln25681' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln25681_1 = zext i5 %add_ln25681" [./dut.cpp:25681]   --->   Operation 122 'zext' 'zext_ln25681_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%local_D_V_addr_53 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln25681_1" [./dut.cpp:25681]   --->   Operation 123 'getelementptr' 'local_D_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.34ns)   --->   "%icmp_ln890_1124 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 124 'icmp' 'icmp_ln890_1124' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln25676 = br i1 %icmp_ln890_1124, void %.split11, void" [./dut.cpp:25676]   --->   Operation 126 'br' 'br_ln25676' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_53" [./dut.cpp:25681]   --->   Operation 127 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_1124)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 128 'br' 'br_ln0' <Predicate = (icmp_ln890_1124)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 1.94>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln25676 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1790" [./dut.cpp:25676]   --->   Operation 129 'specloopname' 'specloopname_ln25676' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_53" [./dut.cpp:25681]   --->   Operation 130 'load' 'local_D_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_10 : Operation 131 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_5_3_x1196, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 131 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [14]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [14]  (0 ns)
	'add' operation ('add_ln691') [15]  (0.572 ns)

 <State 3>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1278') [23]  (0 ns)
	'or' operation ('ret') [31]  (0 ns)
	'icmp' operation ('icmp_ln890_1120') [32]  (0.619 ns)
	blocking operation 0.122 ns on control path)

 <State 4>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1277') [37]  (0 ns)
	'add' operation ('add_ln691_1277') [38]  (0.708 ns)

 <State 5>: 0.73ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1281') [48]  (0 ns)
	'getelementptr' operation ('local_D_V_addr', ./dut.cpp:25655) [56]  (0 ns)
	'load' operation ('out_data.V', ./dut.cpp:25655) on array 'local_D.V', ./dut.cpp:25633 [63]  (0.73 ns)

 <State 6>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_PE_3_5_x1164' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [62]  (1.22 ns)

 <State 7>: 1.39ns
The critical path consists of the following:
	'phi' operation ('data_split_V_3_4') with incoming values : ('p_Repl2_1330_load') ('data_split.V[0]') [66]  (0 ns)
	multiplexor before 'phi' operation ('data_split.V[3]') with incoming values : ('p_Repl2_1330_load') ('data_split.V[0]', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('data_split.V[0]') [104]  (0.656 ns)
	'phi' operation ('data_split.V[3]') with incoming values : ('p_Repl2_1330_load') ('data_split.V[0]', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('data_split.V[0]') [104]  (0 ns)
	'store' operation ('store_ln25667', ./dut.cpp:25667) of variable '__Result__' on array 'local_D.V', ./dut.cpp:25633 [109]  (0.73 ns)

 <State 8>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1279') [120]  (0 ns)
	'add' operation ('add_ln691_1279') [121]  (0.707 ns)

 <State 9>: 1.44ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1280') [130]  (0 ns)
	'add' operation ('add_ln25681', ./dut.cpp:25681) [133]  (0.707 ns)
	'getelementptr' operation ('local_D_V_addr_53', ./dut.cpp:25681) [135]  (0 ns)
	'load' operation ('local_D_V_load', ./dut.cpp:25681) on array 'local_D.V', ./dut.cpp:25633 [141]  (0.73 ns)

 <State 10>: 1.95ns
The critical path consists of the following:
	'load' operation ('local_D_V_load', ./dut.cpp:25681) on array 'local_D.V', ./dut.cpp:25633 [141]  (0.73 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_5_3_x1196' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [142]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
