
freertos_test_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d780  081002a0  081002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  0810da20  0810da20  0000ea20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810dea4  0810dea4  0000eea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810deac  0810deac  0000eeac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0810deb0  0810deb0  0000eeb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  10000000  0810deb4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004c4c  100001dc  0810e090  0000f1dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  10004e28  0810e090  0000fe28  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0000f1dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021d5e  00000000  00000000  0000f20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004178  00000000  00000000  00030f6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001a38  00000000  00000000  000350e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000145a  00000000  00000000  00036b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003d1ae  00000000  00000000  00037f7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002111d  00000000  00000000  00075128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00193664  00000000  00000000  00096245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002298a9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007f40  00000000  00000000  002298ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006d  00000000  00000000  0023182c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	@ (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	@ (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	@ (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	100001dc 	.word	0x100001dc
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810da08 	.word	0x0810da08

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	@ (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	@ (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	@ (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	100001e0 	.word	0x100001e0
 81002dc:	0810da08 	.word	0x0810da08

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <strlen>:
 8100380:	4603      	mov	r3, r0
 8100382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8100386:	2a00      	cmp	r2, #0
 8100388:	d1fb      	bne.n	8100382 <strlen+0x2>
 810038a:	1a18      	subs	r0, r3, r0
 810038c:	3801      	subs	r0, #1
 810038e:	4770      	bx	lr

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	@ 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_uldivmod>:
 8100cb8:	b953      	cbnz	r3, 8100cd0 <__aeabi_uldivmod+0x18>
 8100cba:	b94a      	cbnz	r2, 8100cd0 <__aeabi_uldivmod+0x18>
 8100cbc:	2900      	cmp	r1, #0
 8100cbe:	bf08      	it	eq
 8100cc0:	2800      	cmpeq	r0, #0
 8100cc2:	bf1c      	itt	ne
 8100cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8100cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8100ccc:	f000 b988 	b.w	8100fe0 <__aeabi_idiv0>
 8100cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100cd8:	f000 f806 	bl	8100ce8 <__udivmoddi4>
 8100cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100ce4:	b004      	add	sp, #16
 8100ce6:	4770      	bx	lr

08100ce8 <__udivmoddi4>:
 8100ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100cec:	9d08      	ldr	r5, [sp, #32]
 8100cee:	468e      	mov	lr, r1
 8100cf0:	4604      	mov	r4, r0
 8100cf2:	4688      	mov	r8, r1
 8100cf4:	2b00      	cmp	r3, #0
 8100cf6:	d14a      	bne.n	8100d8e <__udivmoddi4+0xa6>
 8100cf8:	428a      	cmp	r2, r1
 8100cfa:	4617      	mov	r7, r2
 8100cfc:	d962      	bls.n	8100dc4 <__udivmoddi4+0xdc>
 8100cfe:	fab2 f682 	clz	r6, r2
 8100d02:	b14e      	cbz	r6, 8100d18 <__udivmoddi4+0x30>
 8100d04:	f1c6 0320 	rsb	r3, r6, #32
 8100d08:	fa01 f806 	lsl.w	r8, r1, r6
 8100d0c:	fa20 f303 	lsr.w	r3, r0, r3
 8100d10:	40b7      	lsls	r7, r6
 8100d12:	ea43 0808 	orr.w	r8, r3, r8
 8100d16:	40b4      	lsls	r4, r6
 8100d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100d1c:	fa1f fc87 	uxth.w	ip, r7
 8100d20:	fbb8 f1fe 	udiv	r1, r8, lr
 8100d24:	0c23      	lsrs	r3, r4, #16
 8100d26:	fb0e 8811 	mls	r8, lr, r1, r8
 8100d2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8100d2e:	fb01 f20c 	mul.w	r2, r1, ip
 8100d32:	429a      	cmp	r2, r3
 8100d34:	d909      	bls.n	8100d4a <__udivmoddi4+0x62>
 8100d36:	18fb      	adds	r3, r7, r3
 8100d38:	f101 30ff 	add.w	r0, r1, #4294967295
 8100d3c:	f080 80ea 	bcs.w	8100f14 <__udivmoddi4+0x22c>
 8100d40:	429a      	cmp	r2, r3
 8100d42:	f240 80e7 	bls.w	8100f14 <__udivmoddi4+0x22c>
 8100d46:	3902      	subs	r1, #2
 8100d48:	443b      	add	r3, r7
 8100d4a:	1a9a      	subs	r2, r3, r2
 8100d4c:	b2a3      	uxth	r3, r4
 8100d4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8100d52:	fb0e 2210 	mls	r2, lr, r0, r2
 8100d56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8100d5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8100d5e:	459c      	cmp	ip, r3
 8100d60:	d909      	bls.n	8100d76 <__udivmoddi4+0x8e>
 8100d62:	18fb      	adds	r3, r7, r3
 8100d64:	f100 32ff 	add.w	r2, r0, #4294967295
 8100d68:	f080 80d6 	bcs.w	8100f18 <__udivmoddi4+0x230>
 8100d6c:	459c      	cmp	ip, r3
 8100d6e:	f240 80d3 	bls.w	8100f18 <__udivmoddi4+0x230>
 8100d72:	443b      	add	r3, r7
 8100d74:	3802      	subs	r0, #2
 8100d76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8100d7a:	eba3 030c 	sub.w	r3, r3, ip
 8100d7e:	2100      	movs	r1, #0
 8100d80:	b11d      	cbz	r5, 8100d8a <__udivmoddi4+0xa2>
 8100d82:	40f3      	lsrs	r3, r6
 8100d84:	2200      	movs	r2, #0
 8100d86:	e9c5 3200 	strd	r3, r2, [r5]
 8100d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100d8e:	428b      	cmp	r3, r1
 8100d90:	d905      	bls.n	8100d9e <__udivmoddi4+0xb6>
 8100d92:	b10d      	cbz	r5, 8100d98 <__udivmoddi4+0xb0>
 8100d94:	e9c5 0100 	strd	r0, r1, [r5]
 8100d98:	2100      	movs	r1, #0
 8100d9a:	4608      	mov	r0, r1
 8100d9c:	e7f5      	b.n	8100d8a <__udivmoddi4+0xa2>
 8100d9e:	fab3 f183 	clz	r1, r3
 8100da2:	2900      	cmp	r1, #0
 8100da4:	d146      	bne.n	8100e34 <__udivmoddi4+0x14c>
 8100da6:	4573      	cmp	r3, lr
 8100da8:	d302      	bcc.n	8100db0 <__udivmoddi4+0xc8>
 8100daa:	4282      	cmp	r2, r0
 8100dac:	f200 8105 	bhi.w	8100fba <__udivmoddi4+0x2d2>
 8100db0:	1a84      	subs	r4, r0, r2
 8100db2:	eb6e 0203 	sbc.w	r2, lr, r3
 8100db6:	2001      	movs	r0, #1
 8100db8:	4690      	mov	r8, r2
 8100dba:	2d00      	cmp	r5, #0
 8100dbc:	d0e5      	beq.n	8100d8a <__udivmoddi4+0xa2>
 8100dbe:	e9c5 4800 	strd	r4, r8, [r5]
 8100dc2:	e7e2      	b.n	8100d8a <__udivmoddi4+0xa2>
 8100dc4:	2a00      	cmp	r2, #0
 8100dc6:	f000 8090 	beq.w	8100eea <__udivmoddi4+0x202>
 8100dca:	fab2 f682 	clz	r6, r2
 8100dce:	2e00      	cmp	r6, #0
 8100dd0:	f040 80a4 	bne.w	8100f1c <__udivmoddi4+0x234>
 8100dd4:	1a8a      	subs	r2, r1, r2
 8100dd6:	0c03      	lsrs	r3, r0, #16
 8100dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100ddc:	b280      	uxth	r0, r0
 8100dde:	b2bc      	uxth	r4, r7
 8100de0:	2101      	movs	r1, #1
 8100de2:	fbb2 fcfe 	udiv	ip, r2, lr
 8100de6:	fb0e 221c 	mls	r2, lr, ip, r2
 8100dea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8100dee:	fb04 f20c 	mul.w	r2, r4, ip
 8100df2:	429a      	cmp	r2, r3
 8100df4:	d907      	bls.n	8100e06 <__udivmoddi4+0x11e>
 8100df6:	18fb      	adds	r3, r7, r3
 8100df8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8100dfc:	d202      	bcs.n	8100e04 <__udivmoddi4+0x11c>
 8100dfe:	429a      	cmp	r2, r3
 8100e00:	f200 80e0 	bhi.w	8100fc4 <__udivmoddi4+0x2dc>
 8100e04:	46c4      	mov	ip, r8
 8100e06:	1a9b      	subs	r3, r3, r2
 8100e08:	fbb3 f2fe 	udiv	r2, r3, lr
 8100e0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8100e10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8100e14:	fb02 f404 	mul.w	r4, r2, r4
 8100e18:	429c      	cmp	r4, r3
 8100e1a:	d907      	bls.n	8100e2c <__udivmoddi4+0x144>
 8100e1c:	18fb      	adds	r3, r7, r3
 8100e1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8100e22:	d202      	bcs.n	8100e2a <__udivmoddi4+0x142>
 8100e24:	429c      	cmp	r4, r3
 8100e26:	f200 80ca 	bhi.w	8100fbe <__udivmoddi4+0x2d6>
 8100e2a:	4602      	mov	r2, r0
 8100e2c:	1b1b      	subs	r3, r3, r4
 8100e2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8100e32:	e7a5      	b.n	8100d80 <__udivmoddi4+0x98>
 8100e34:	f1c1 0620 	rsb	r6, r1, #32
 8100e38:	408b      	lsls	r3, r1
 8100e3a:	fa22 f706 	lsr.w	r7, r2, r6
 8100e3e:	431f      	orrs	r7, r3
 8100e40:	fa0e f401 	lsl.w	r4, lr, r1
 8100e44:	fa20 f306 	lsr.w	r3, r0, r6
 8100e48:	fa2e fe06 	lsr.w	lr, lr, r6
 8100e4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8100e50:	4323      	orrs	r3, r4
 8100e52:	fa00 f801 	lsl.w	r8, r0, r1
 8100e56:	fa1f fc87 	uxth.w	ip, r7
 8100e5a:	fbbe f0f9 	udiv	r0, lr, r9
 8100e5e:	0c1c      	lsrs	r4, r3, #16
 8100e60:	fb09 ee10 	mls	lr, r9, r0, lr
 8100e64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8100e68:	fb00 fe0c 	mul.w	lr, r0, ip
 8100e6c:	45a6      	cmp	lr, r4
 8100e6e:	fa02 f201 	lsl.w	r2, r2, r1
 8100e72:	d909      	bls.n	8100e88 <__udivmoddi4+0x1a0>
 8100e74:	193c      	adds	r4, r7, r4
 8100e76:	f100 3aff 	add.w	sl, r0, #4294967295
 8100e7a:	f080 809c 	bcs.w	8100fb6 <__udivmoddi4+0x2ce>
 8100e7e:	45a6      	cmp	lr, r4
 8100e80:	f240 8099 	bls.w	8100fb6 <__udivmoddi4+0x2ce>
 8100e84:	3802      	subs	r0, #2
 8100e86:	443c      	add	r4, r7
 8100e88:	eba4 040e 	sub.w	r4, r4, lr
 8100e8c:	fa1f fe83 	uxth.w	lr, r3
 8100e90:	fbb4 f3f9 	udiv	r3, r4, r9
 8100e94:	fb09 4413 	mls	r4, r9, r3, r4
 8100e98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8100e9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8100ea0:	45a4      	cmp	ip, r4
 8100ea2:	d908      	bls.n	8100eb6 <__udivmoddi4+0x1ce>
 8100ea4:	193c      	adds	r4, r7, r4
 8100ea6:	f103 3eff 	add.w	lr, r3, #4294967295
 8100eaa:	f080 8082 	bcs.w	8100fb2 <__udivmoddi4+0x2ca>
 8100eae:	45a4      	cmp	ip, r4
 8100eb0:	d97f      	bls.n	8100fb2 <__udivmoddi4+0x2ca>
 8100eb2:	3b02      	subs	r3, #2
 8100eb4:	443c      	add	r4, r7
 8100eb6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8100eba:	eba4 040c 	sub.w	r4, r4, ip
 8100ebe:	fba0 ec02 	umull	lr, ip, r0, r2
 8100ec2:	4564      	cmp	r4, ip
 8100ec4:	4673      	mov	r3, lr
 8100ec6:	46e1      	mov	r9, ip
 8100ec8:	d362      	bcc.n	8100f90 <__udivmoddi4+0x2a8>
 8100eca:	d05f      	beq.n	8100f8c <__udivmoddi4+0x2a4>
 8100ecc:	b15d      	cbz	r5, 8100ee6 <__udivmoddi4+0x1fe>
 8100ece:	ebb8 0203 	subs.w	r2, r8, r3
 8100ed2:	eb64 0409 	sbc.w	r4, r4, r9
 8100ed6:	fa04 f606 	lsl.w	r6, r4, r6
 8100eda:	fa22 f301 	lsr.w	r3, r2, r1
 8100ede:	431e      	orrs	r6, r3
 8100ee0:	40cc      	lsrs	r4, r1
 8100ee2:	e9c5 6400 	strd	r6, r4, [r5]
 8100ee6:	2100      	movs	r1, #0
 8100ee8:	e74f      	b.n	8100d8a <__udivmoddi4+0xa2>
 8100eea:	fbb1 fcf2 	udiv	ip, r1, r2
 8100eee:	0c01      	lsrs	r1, r0, #16
 8100ef0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8100ef4:	b280      	uxth	r0, r0
 8100ef6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8100efa:	463b      	mov	r3, r7
 8100efc:	4638      	mov	r0, r7
 8100efe:	463c      	mov	r4, r7
 8100f00:	46b8      	mov	r8, r7
 8100f02:	46be      	mov	lr, r7
 8100f04:	2620      	movs	r6, #32
 8100f06:	fbb1 f1f7 	udiv	r1, r1, r7
 8100f0a:	eba2 0208 	sub.w	r2, r2, r8
 8100f0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8100f12:	e766      	b.n	8100de2 <__udivmoddi4+0xfa>
 8100f14:	4601      	mov	r1, r0
 8100f16:	e718      	b.n	8100d4a <__udivmoddi4+0x62>
 8100f18:	4610      	mov	r0, r2
 8100f1a:	e72c      	b.n	8100d76 <__udivmoddi4+0x8e>
 8100f1c:	f1c6 0220 	rsb	r2, r6, #32
 8100f20:	fa2e f302 	lsr.w	r3, lr, r2
 8100f24:	40b7      	lsls	r7, r6
 8100f26:	40b1      	lsls	r1, r6
 8100f28:	fa20 f202 	lsr.w	r2, r0, r2
 8100f2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100f30:	430a      	orrs	r2, r1
 8100f32:	fbb3 f8fe 	udiv	r8, r3, lr
 8100f36:	b2bc      	uxth	r4, r7
 8100f38:	fb0e 3318 	mls	r3, lr, r8, r3
 8100f3c:	0c11      	lsrs	r1, r2, #16
 8100f3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100f42:	fb08 f904 	mul.w	r9, r8, r4
 8100f46:	40b0      	lsls	r0, r6
 8100f48:	4589      	cmp	r9, r1
 8100f4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8100f4e:	b280      	uxth	r0, r0
 8100f50:	d93e      	bls.n	8100fd0 <__udivmoddi4+0x2e8>
 8100f52:	1879      	adds	r1, r7, r1
 8100f54:	f108 3cff 	add.w	ip, r8, #4294967295
 8100f58:	d201      	bcs.n	8100f5e <__udivmoddi4+0x276>
 8100f5a:	4589      	cmp	r9, r1
 8100f5c:	d81f      	bhi.n	8100f9e <__udivmoddi4+0x2b6>
 8100f5e:	eba1 0109 	sub.w	r1, r1, r9
 8100f62:	fbb1 f9fe 	udiv	r9, r1, lr
 8100f66:	fb09 f804 	mul.w	r8, r9, r4
 8100f6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8100f6e:	b292      	uxth	r2, r2
 8100f70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8100f74:	4542      	cmp	r2, r8
 8100f76:	d229      	bcs.n	8100fcc <__udivmoddi4+0x2e4>
 8100f78:	18ba      	adds	r2, r7, r2
 8100f7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8100f7e:	d2c4      	bcs.n	8100f0a <__udivmoddi4+0x222>
 8100f80:	4542      	cmp	r2, r8
 8100f82:	d2c2      	bcs.n	8100f0a <__udivmoddi4+0x222>
 8100f84:	f1a9 0102 	sub.w	r1, r9, #2
 8100f88:	443a      	add	r2, r7
 8100f8a:	e7be      	b.n	8100f0a <__udivmoddi4+0x222>
 8100f8c:	45f0      	cmp	r8, lr
 8100f8e:	d29d      	bcs.n	8100ecc <__udivmoddi4+0x1e4>
 8100f90:	ebbe 0302 	subs.w	r3, lr, r2
 8100f94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8100f98:	3801      	subs	r0, #1
 8100f9a:	46e1      	mov	r9, ip
 8100f9c:	e796      	b.n	8100ecc <__udivmoddi4+0x1e4>
 8100f9e:	eba7 0909 	sub.w	r9, r7, r9
 8100fa2:	4449      	add	r1, r9
 8100fa4:	f1a8 0c02 	sub.w	ip, r8, #2
 8100fa8:	fbb1 f9fe 	udiv	r9, r1, lr
 8100fac:	fb09 f804 	mul.w	r8, r9, r4
 8100fb0:	e7db      	b.n	8100f6a <__udivmoddi4+0x282>
 8100fb2:	4673      	mov	r3, lr
 8100fb4:	e77f      	b.n	8100eb6 <__udivmoddi4+0x1ce>
 8100fb6:	4650      	mov	r0, sl
 8100fb8:	e766      	b.n	8100e88 <__udivmoddi4+0x1a0>
 8100fba:	4608      	mov	r0, r1
 8100fbc:	e6fd      	b.n	8100dba <__udivmoddi4+0xd2>
 8100fbe:	443b      	add	r3, r7
 8100fc0:	3a02      	subs	r2, #2
 8100fc2:	e733      	b.n	8100e2c <__udivmoddi4+0x144>
 8100fc4:	f1ac 0c02 	sub.w	ip, ip, #2
 8100fc8:	443b      	add	r3, r7
 8100fca:	e71c      	b.n	8100e06 <__udivmoddi4+0x11e>
 8100fcc:	4649      	mov	r1, r9
 8100fce:	e79c      	b.n	8100f0a <__udivmoddi4+0x222>
 8100fd0:	eba1 0109 	sub.w	r1, r1, r9
 8100fd4:	46c4      	mov	ip, r8
 8100fd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8100fda:	fb09 f804 	mul.w	r8, r9, r4
 8100fde:	e7c4      	b.n	8100f6a <__udivmoddi4+0x282>

08100fe0 <__aeabi_idiv0>:
 8100fe0:	4770      	bx	lr
 8100fe2:	bf00      	nop

08100fe4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100fe4:	b480      	push	{r7}
 8100fe6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100fe8:	4b09      	ldr	r3, [pc, #36]	@ (8101010 <SystemInit+0x2c>)
 8100fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8100fee:	4a08      	ldr	r2, [pc, #32]	@ (8101010 <SystemInit+0x2c>)
 8100ff0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8100ff4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100ff8:	4b05      	ldr	r3, [pc, #20]	@ (8101010 <SystemInit+0x2c>)
 8100ffa:	691b      	ldr	r3, [r3, #16]
 8100ffc:	4a04      	ldr	r2, [pc, #16]	@ (8101010 <SystemInit+0x2c>)
 8100ffe:	f043 0310 	orr.w	r3, r3, #16
 8101002:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8101004:	bf00      	nop
 8101006:	46bd      	mov	sp, r7
 8101008:	f85d 7b04 	ldr.w	r7, [sp], #4
 810100c:	4770      	bx	lr
 810100e:	bf00      	nop
 8101010:	e000ed00 	.word	0xe000ed00

08101014 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8101014:	b480      	push	{r7}
 8101016:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8101018:	4b09      	ldr	r3, [pc, #36]	@ (8101040 <ExitRun0Mode+0x2c>)
 810101a:	68db      	ldr	r3, [r3, #12]
 810101c:	4a08      	ldr	r2, [pc, #32]	@ (8101040 <ExitRun0Mode+0x2c>)
 810101e:	f023 0302 	bic.w	r3, r3, #2
 8101022:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8101024:	bf00      	nop
 8101026:	4b06      	ldr	r3, [pc, #24]	@ (8101040 <ExitRun0Mode+0x2c>)
 8101028:	685b      	ldr	r3, [r3, #4]
 810102a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 810102e:	2b00      	cmp	r3, #0
 8101030:	d0f9      	beq.n	8101026 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8101032:	bf00      	nop
 8101034:	bf00      	nop
 8101036:	46bd      	mov	sp, r7
 8101038:	f85d 7b04 	ldr.w	r7, [sp], #4
 810103c:	4770      	bx	lr
 810103e:	bf00      	nop
 8101040:	58024800 	.word	0x58024800

08101044 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 8101044:	b580      	push	{r7, lr}
 8101046:	b082      	sub	sp, #8
 8101048:	af00      	add	r7, sp, #0
 810104a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 810104c:	1d39      	adds	r1, r7, #4
 810104e:	f04f 33ff 	mov.w	r3, #4294967295
 8101052:	2201      	movs	r2, #1
 8101054:	4803      	ldr	r0, [pc, #12]	@ (8101064 <__io_putchar+0x20>)
 8101056:	f004 f80d 	bl	8105074 <HAL_UART_Transmit>
    return ch;
 810105a:	687b      	ldr	r3, [r7, #4]
}
 810105c:	4618      	mov	r0, r3
 810105e:	3708      	adds	r7, #8
 8101060:	46bd      	mov	sp, r7
 8101062:	bd80      	pop	{r7, pc}
 8101064:	100001f8 	.word	0x100001f8

08101068 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8101068:	b580      	push	{r7, lr}
 810106a:	b082      	sub	sp, #8
 810106c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810106e:	4b2f      	ldr	r3, [pc, #188]	@ (810112c <main+0xc4>)
 8101070:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101074:	4a2d      	ldr	r2, [pc, #180]	@ (810112c <main+0xc4>)
 8101076:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 810107a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810107e:	4b2b      	ldr	r3, [pc, #172]	@ (810112c <main+0xc4>)
 8101080:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101084:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8101088:	607b      	str	r3, [r7, #4]
 810108a:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810108c:	2001      	movs	r0, #1
 810108e:	f001 fbf9 	bl	8102884 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8101092:	f001 fc83 	bl	810299c <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101096:	2201      	movs	r2, #1
 8101098:	2102      	movs	r1, #2
 810109a:	2000      	movs	r0, #0
 810109c:	f001 fc04 	bl	81028a8 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81010a0:	4b23      	ldr	r3, [pc, #140]	@ (8101130 <main+0xc8>)
 81010a2:	681b      	ldr	r3, [r3, #0]
 81010a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 81010a8:	2b70      	cmp	r3, #112	@ 0x70
 81010aa:	d108      	bne.n	81010be <main+0x56>
 81010ac:	4b21      	ldr	r3, [pc, #132]	@ (8101134 <main+0xcc>)
 81010ae:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 81010b2:	4a20      	ldr	r2, [pc, #128]	@ (8101134 <main+0xcc>)
 81010b4:	f043 0301 	orr.w	r3, r3, #1
 81010b8:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 81010bc:	e007      	b.n	81010ce <main+0x66>
 81010be:	4b1d      	ldr	r3, [pc, #116]	@ (8101134 <main+0xcc>)
 81010c0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 81010c4:	4a1b      	ldr	r2, [pc, #108]	@ (8101134 <main+0xcc>)
 81010c6:	f043 0301 	orr.w	r3, r3, #1
 81010ca:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81010ce:	f000 fb55 	bl	810177c <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81010d2:	f000 f895 	bl	8101200 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 81010d6:	f000 f847 	bl	8101168 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 81010da:	2201      	movs	r2, #1
 81010dc:	4916      	ldr	r1, [pc, #88]	@ (8101138 <main+0xd0>)
 81010de:	4817      	ldr	r0, [pc, #92]	@ (810113c <main+0xd4>)
 81010e0:	f004 f856 	bl	8105190 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 81010e4:	f006 fc04 	bl	81078f0 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of printfMutex */
  printfMutexHandle = osMutexNew(&printfMutex_attributes);
 81010e8:	4815      	ldr	r0, [pc, #84]	@ (8101140 <main+0xd8>)
 81010ea:	f006 fcf8 	bl	8107ade <osMutexNew>
 81010ee:	4603      	mov	r3, r0
 81010f0:	4a14      	ldr	r2, [pc, #80]	@ (8101144 <main+0xdc>)
 81010f2:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of QueueSerial */
  QueueSerialHandle = osMessageQueueNew (16, sizeof(uint8_t), &QueueSerial_attributes);
 81010f4:	4a14      	ldr	r2, [pc, #80]	@ (8101148 <main+0xe0>)
 81010f6:	2101      	movs	r1, #1
 81010f8:	2010      	movs	r0, #16
 81010fa:	f006 fdfe 	bl	8107cfa <osMessageQueueNew>
 81010fe:	4603      	mov	r3, r0
 8101100:	4a12      	ldr	r2, [pc, #72]	@ (810114c <main+0xe4>)
 8101102:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8101104:	4a12      	ldr	r2, [pc, #72]	@ (8101150 <main+0xe8>)
 8101106:	2100      	movs	r1, #0
 8101108:	4812      	ldr	r0, [pc, #72]	@ (8101154 <main+0xec>)
 810110a:	f006 fc3b 	bl	8107984 <osThreadNew>
 810110e:	4603      	mov	r3, r0
 8101110:	4a11      	ldr	r2, [pc, #68]	@ (8101158 <main+0xf0>)
 8101112:	6013      	str	r3, [r2, #0]

  /* creation of Print */
  PrintHandle = osThreadNew(TaskPrint, NULL, &Print_attributes);
 8101114:	4a11      	ldr	r2, [pc, #68]	@ (810115c <main+0xf4>)
 8101116:	2100      	movs	r1, #0
 8101118:	4811      	ldr	r0, [pc, #68]	@ (8101160 <main+0xf8>)
 810111a:	f006 fc33 	bl	8107984 <osThreadNew>
 810111e:	4603      	mov	r3, r0
 8101120:	4a10      	ldr	r2, [pc, #64]	@ (8101164 <main+0xfc>)
 8101122:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8101124:	f006 fc08 	bl	8107938 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8101128:	bf00      	nop
 810112a:	e7fd      	b.n	8101128 <main+0xc0>
 810112c:	58024400 	.word	0x58024400
 8101130:	e000ed00 	.word	0xe000ed00
 8101134:	58026400 	.word	0x58026400
 8101138:	1000029c 	.word	0x1000029c
 810113c:	100001f8 	.word	0x100001f8
 8101140:	0810daf8 	.word	0x0810daf8
 8101144:	10000298 	.word	0x10000298
 8101148:	0810dae0 	.word	0x0810dae0
 810114c:	10000294 	.word	0x10000294
 8101150:	0810da98 	.word	0x0810da98
 8101154:	08101279 	.word	0x08101279
 8101158:	1000028c 	.word	0x1000028c
 810115c:	0810dabc 	.word	0x0810dabc
 8101160:	081012bd 	.word	0x081012bd
 8101164:	10000290 	.word	0x10000290

08101168 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8101168:	b580      	push	{r7, lr}
 810116a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 810116c:	4b22      	ldr	r3, [pc, #136]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 810116e:	4a23      	ldr	r2, [pc, #140]	@ (81011fc <MX_USART3_UART_Init+0x94>)
 8101170:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8101172:	4b21      	ldr	r3, [pc, #132]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 8101174:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8101178:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 810117a:	4b1f      	ldr	r3, [pc, #124]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 810117c:	2200      	movs	r2, #0
 810117e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8101180:	4b1d      	ldr	r3, [pc, #116]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 8101182:	2200      	movs	r2, #0
 8101184:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8101186:	4b1c      	ldr	r3, [pc, #112]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 8101188:	2200      	movs	r2, #0
 810118a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 810118c:	4b1a      	ldr	r3, [pc, #104]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 810118e:	220c      	movs	r2, #12
 8101190:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8101192:	4b19      	ldr	r3, [pc, #100]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 8101194:	2200      	movs	r2, #0
 8101196:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8101198:	4b17      	ldr	r3, [pc, #92]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 810119a:	2200      	movs	r2, #0
 810119c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 810119e:	4b16      	ldr	r3, [pc, #88]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 81011a0:	2200      	movs	r2, #0
 81011a2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 81011a4:	4b14      	ldr	r3, [pc, #80]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 81011a6:	2200      	movs	r2, #0
 81011a8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 81011aa:	4b13      	ldr	r3, [pc, #76]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 81011ac:	2200      	movs	r2, #0
 81011ae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 81011b0:	4811      	ldr	r0, [pc, #68]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 81011b2:	f003 ff0f 	bl	8104fd4 <HAL_UART_Init>
 81011b6:	4603      	mov	r3, r0
 81011b8:	2b00      	cmp	r3, #0
 81011ba:	d001      	beq.n	81011c0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 81011bc:	f000 f8ba 	bl	8101334 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 81011c0:	2100      	movs	r1, #0
 81011c2:	480d      	ldr	r0, [pc, #52]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 81011c4:	f006 fa85 	bl	81076d2 <HAL_UARTEx_SetTxFifoThreshold>
 81011c8:	4603      	mov	r3, r0
 81011ca:	2b00      	cmp	r3, #0
 81011cc:	d001      	beq.n	81011d2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 81011ce:	f000 f8b1 	bl	8101334 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 81011d2:	2100      	movs	r1, #0
 81011d4:	4808      	ldr	r0, [pc, #32]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 81011d6:	f006 faba 	bl	810774e <HAL_UARTEx_SetRxFifoThreshold>
 81011da:	4603      	mov	r3, r0
 81011dc:	2b00      	cmp	r3, #0
 81011de:	d001      	beq.n	81011e4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 81011e0:	f000 f8a8 	bl	8101334 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 81011e4:	4804      	ldr	r0, [pc, #16]	@ (81011f8 <MX_USART3_UART_Init+0x90>)
 81011e6:	f006 fa3b 	bl	8107660 <HAL_UARTEx_DisableFifoMode>
 81011ea:	4603      	mov	r3, r0
 81011ec:	2b00      	cmp	r3, #0
 81011ee:	d001      	beq.n	81011f4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 81011f0:	f000 f8a0 	bl	8101334 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 81011f4:	bf00      	nop
 81011f6:	bd80      	pop	{r7, pc}
 81011f8:	100001f8 	.word	0x100001f8
 81011fc:	40004800 	.word	0x40004800

08101200 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8101200:	b480      	push	{r7}
 8101202:	b083      	sub	sp, #12
 8101204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101206:	4b0a      	ldr	r3, [pc, #40]	@ (8101230 <MX_GPIO_Init+0x30>)
 8101208:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810120c:	4a08      	ldr	r2, [pc, #32]	@ (8101230 <MX_GPIO_Init+0x30>)
 810120e:	f043 0302 	orr.w	r3, r3, #2
 8101212:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101216:	4b06      	ldr	r3, [pc, #24]	@ (8101230 <MX_GPIO_Init+0x30>)
 8101218:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810121c:	f003 0302 	and.w	r3, r3, #2
 8101220:	607b      	str	r3, [r7, #4]
 8101222:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8101224:	bf00      	nop
 8101226:	370c      	adds	r7, #12
 8101228:	46bd      	mov	sp, r7
 810122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810122e:	4770      	bx	lr
 8101230:	58024400 	.word	0x58024400

08101234 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8101234:	b580      	push	{r7, lr}
 8101236:	b082      	sub	sp, #8
 8101238:	af00      	add	r7, sp, #0
 810123a:	6078      	str	r0, [r7, #4]
  // 1. Check if this interrupt belongs to USART3
  if (huart->Instance == USART3) {
 810123c:	687b      	ldr	r3, [r7, #4]
 810123e:	681b      	ldr	r3, [r3, #0]
 8101240:	4a09      	ldr	r2, [pc, #36]	@ (8101268 <HAL_UART_RxCpltCallback+0x34>)
 8101242:	4293      	cmp	r3, r2
 8101244:	d10b      	bne.n	810125e <HAL_UART_RxCpltCallback+0x2a>

    // 2. Put the received byte into the FreeRTOS Queue
    // Priority = 0, Timeout = 0 (Crucial for ISRs!)
    osMessageQueuePut(QueueSerialHandle, &rx_byte, 0, 0);
 8101246:	4b09      	ldr	r3, [pc, #36]	@ (810126c <HAL_UART_RxCpltCallback+0x38>)
 8101248:	6818      	ldr	r0, [r3, #0]
 810124a:	2300      	movs	r3, #0
 810124c:	2200      	movs	r2, #0
 810124e:	4908      	ldr	r1, [pc, #32]	@ (8101270 <HAL_UART_RxCpltCallback+0x3c>)
 8101250:	f006 fdc6 	bl	8107de0 <osMessageQueuePut>

    // 3. RE-ARM the interrupt so it listens for the NEXT byte
    // Without this line, the interrupt fires once and never again.
    HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8101254:	2201      	movs	r2, #1
 8101256:	4906      	ldr	r1, [pc, #24]	@ (8101270 <HAL_UART_RxCpltCallback+0x3c>)
 8101258:	4806      	ldr	r0, [pc, #24]	@ (8101274 <HAL_UART_RxCpltCallback+0x40>)
 810125a:	f003 ff99 	bl	8105190 <HAL_UART_Receive_IT>
  }
}
 810125e:	bf00      	nop
 8101260:	3708      	adds	r7, #8
 8101262:	46bd      	mov	sp, r7
 8101264:	bd80      	pop	{r7, pc}
 8101266:	bf00      	nop
 8101268:	40004800 	.word	0x40004800
 810126c:	10000294 	.word	0x10000294
 8101270:	1000029c 	.word	0x1000029c
 8101274:	100001f8 	.word	0x100001f8

08101278 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8101278:	b580      	push	{r7, lr}
 810127a:	b084      	sub	sp, #16
 810127c:	af00      	add	r7, sp, #0
 810127e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	char *msg = "default...";
 8101280:	4b0b      	ldr	r3, [pc, #44]	@ (81012b0 <StartDefaultTask+0x38>)
 8101282:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	osMutexAcquire(printfMutexHandle, osWaitForever);
 8101284:	4b0b      	ldr	r3, [pc, #44]	@ (81012b4 <StartDefaultTask+0x3c>)
 8101286:	681b      	ldr	r3, [r3, #0]
 8101288:	f04f 31ff 	mov.w	r1, #4294967295
 810128c:	4618      	mov	r0, r3
 810128e:	f006 fcac 	bl	8107bea <osMutexAcquire>

	printf("%s\r\n", msg);
 8101292:	68f9      	ldr	r1, [r7, #12]
 8101294:	4808      	ldr	r0, [pc, #32]	@ (81012b8 <StartDefaultTask+0x40>)
 8101296:	f00a fbdd 	bl	810ba54 <iprintf>

	osMutexRelease(printfMutexHandle);
 810129a:	4b06      	ldr	r3, [pc, #24]	@ (81012b4 <StartDefaultTask+0x3c>)
 810129c:	681b      	ldr	r3, [r3, #0]
 810129e:	4618      	mov	r0, r3
 81012a0:	f006 fcee 	bl	8107c80 <osMutexRelease>

    osDelay(1000);
 81012a4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 81012a8:	f006 fbfe 	bl	8107aa8 <osDelay>
	osMutexAcquire(printfMutexHandle, osWaitForever);
 81012ac:	bf00      	nop
 81012ae:	e7e9      	b.n	8101284 <StartDefaultTask+0xc>
 81012b0:	0810da4c 	.word	0x0810da4c
 81012b4:	10000298 	.word	0x10000298
 81012b8:	0810da58 	.word	0x0810da58

081012bc <TaskPrint>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskPrint */
void TaskPrint(void *argument)
{
 81012bc:	b580      	push	{r7, lr}
 81012be:	b084      	sub	sp, #16
 81012c0:	af00      	add	r7, sp, #0
 81012c2:	6078      	str	r0, [r7, #4]
	  osStatus_t status;

	  for(;;)
	  {
		// Wait forever for a message to arrive
		status = osMessageQueueGet(QueueSerialHandle, &receivedChar, NULL, osWaitForever);
 81012c4:	4b0f      	ldr	r3, [pc, #60]	@ (8101304 <TaskPrint+0x48>)
 81012c6:	6818      	ldr	r0, [r3, #0]
 81012c8:	f107 010b 	add.w	r1, r7, #11
 81012cc:	f04f 33ff 	mov.w	r3, #4294967295
 81012d0:	2200      	movs	r2, #0
 81012d2:	f006 fde5 	bl	8107ea0 <osMessageQueueGet>
 81012d6:	60f8      	str	r0, [r7, #12]

		if (status == osOK) {
 81012d8:	68fb      	ldr	r3, [r7, #12]
 81012da:	2b00      	cmp	r3, #0
 81012dc:	d1f2      	bne.n	81012c4 <TaskPrint+0x8>
			osMutexAcquire(printfMutexHandle, osWaitForever);
 81012de:	4b0a      	ldr	r3, [pc, #40]	@ (8101308 <TaskPrint+0x4c>)
 81012e0:	681b      	ldr	r3, [r3, #0]
 81012e2:	f04f 31ff 	mov.w	r1, #4294967295
 81012e6:	4618      	mov	r0, r3
 81012e8:	f006 fc7f 	bl	8107bea <osMutexAcquire>

			printf("Received: %c\r\n", receivedChar);
 81012ec:	7afb      	ldrb	r3, [r7, #11]
 81012ee:	4619      	mov	r1, r3
 81012f0:	4806      	ldr	r0, [pc, #24]	@ (810130c <TaskPrint+0x50>)
 81012f2:	f00a fbaf 	bl	810ba54 <iprintf>

			osMutexRelease(printfMutexHandle);
 81012f6:	4b04      	ldr	r3, [pc, #16]	@ (8101308 <TaskPrint+0x4c>)
 81012f8:	681b      	ldr	r3, [r3, #0]
 81012fa:	4618      	mov	r0, r3
 81012fc:	f006 fcc0 	bl	8107c80 <osMutexRelease>
		status = osMessageQueueGet(QueueSerialHandle, &receivedChar, NULL, osWaitForever);
 8101300:	e7e0      	b.n	81012c4 <TaskPrint+0x8>
 8101302:	bf00      	nop
 8101304:	10000294 	.word	0x10000294
 8101308:	10000298 	.word	0x10000298
 810130c:	0810da60 	.word	0x0810da60

08101310 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8101310:	b580      	push	{r7, lr}
 8101312:	b082      	sub	sp, #8
 8101314:	af00      	add	r7, sp, #0
 8101316:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8101318:	687b      	ldr	r3, [r7, #4]
 810131a:	681b      	ldr	r3, [r3, #0]
 810131c:	4a04      	ldr	r2, [pc, #16]	@ (8101330 <HAL_TIM_PeriodElapsedCallback+0x20>)
 810131e:	4293      	cmp	r3, r2
 8101320:	d101      	bne.n	8101326 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8101322:	f000 fa89 	bl	8101838 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8101326:	bf00      	nop
 8101328:	3708      	adds	r7, #8
 810132a:	46bd      	mov	sp, r7
 810132c:	bd80      	pop	{r7, pc}
 810132e:	bf00      	nop
 8101330:	40001400 	.word	0x40001400

08101334 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8101334:	b480      	push	{r7}
 8101336:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8101338:	b672      	cpsid	i
}
 810133a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 810133c:	bf00      	nop
 810133e:	e7fd      	b.n	810133c <Error_Handler+0x8>

08101340 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101340:	b580      	push	{r7, lr}
 8101342:	b082      	sub	sp, #8
 8101344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101346:	4b0c      	ldr	r3, [pc, #48]	@ (8101378 <HAL_MspInit+0x38>)
 8101348:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 810134c:	4a0a      	ldr	r2, [pc, #40]	@ (8101378 <HAL_MspInit+0x38>)
 810134e:	f043 0302 	orr.w	r3, r3, #2
 8101352:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8101356:	4b08      	ldr	r3, [pc, #32]	@ (8101378 <HAL_MspInit+0x38>)
 8101358:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 810135c:	f003 0302 	and.w	r3, r3, #2
 8101360:	607b      	str	r3, [r7, #4]
 8101362:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8101364:	2200      	movs	r2, #0
 8101366:	210f      	movs	r1, #15
 8101368:	f06f 0001 	mvn.w	r0, #1
 810136c:	f000 fb3c 	bl	81019e8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8101370:	bf00      	nop
 8101372:	3708      	adds	r7, #8
 8101374:	46bd      	mov	sp, r7
 8101376:	bd80      	pop	{r7, pc}
 8101378:	58024400 	.word	0x58024400

0810137c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 810137c:	b580      	push	{r7, lr}
 810137e:	b0ba      	sub	sp, #232	@ 0xe8
 8101380:	af00      	add	r7, sp, #0
 8101382:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101384:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8101388:	2200      	movs	r2, #0
 810138a:	601a      	str	r2, [r3, #0]
 810138c:	605a      	str	r2, [r3, #4]
 810138e:	609a      	str	r2, [r3, #8]
 8101390:	60da      	str	r2, [r3, #12]
 8101392:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101394:	f107 0310 	add.w	r3, r7, #16
 8101398:	22c0      	movs	r2, #192	@ 0xc0
 810139a:	2100      	movs	r1, #0
 810139c:	4618      	mov	r0, r3
 810139e:	f00a fbae 	bl	810bafe <memset>
  if(huart->Instance==USART3)
 81013a2:	687b      	ldr	r3, [r7, #4]
 81013a4:	681b      	ldr	r3, [r3, #0]
 81013a6:	4a2b      	ldr	r2, [pc, #172]	@ (8101454 <HAL_UART_MspInit+0xd8>)
 81013a8:	4293      	cmp	r3, r2
 81013aa:	d14e      	bne.n	810144a <HAL_UART_MspInit+0xce>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 81013ac:	f04f 0202 	mov.w	r2, #2
 81013b0:	f04f 0300 	mov.w	r3, #0
 81013b4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 81013b8:	2300      	movs	r3, #0
 81013ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81013be:	f107 0310 	add.w	r3, r7, #16
 81013c2:	4618      	mov	r0, r3
 81013c4:	f001 fd12 	bl	8102dec <HAL_RCCEx_PeriphCLKConfig>
 81013c8:	4603      	mov	r3, r0
 81013ca:	2b00      	cmp	r3, #0
 81013cc:	d001      	beq.n	81013d2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 81013ce:	f7ff ffb1 	bl	8101334 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 81013d2:	4b21      	ldr	r3, [pc, #132]	@ (8101458 <HAL_UART_MspInit+0xdc>)
 81013d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81013d8:	4a1f      	ldr	r2, [pc, #124]	@ (8101458 <HAL_UART_MspInit+0xdc>)
 81013da:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 81013de:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 81013e2:	4b1d      	ldr	r3, [pc, #116]	@ (8101458 <HAL_UART_MspInit+0xdc>)
 81013e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81013e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 81013ec:	60fb      	str	r3, [r7, #12]
 81013ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81013f0:	4b19      	ldr	r3, [pc, #100]	@ (8101458 <HAL_UART_MspInit+0xdc>)
 81013f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81013f6:	4a18      	ldr	r2, [pc, #96]	@ (8101458 <HAL_UART_MspInit+0xdc>)
 81013f8:	f043 0302 	orr.w	r3, r3, #2
 81013fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101400:	4b15      	ldr	r3, [pc, #84]	@ (8101458 <HAL_UART_MspInit+0xdc>)
 8101402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101406:	f003 0302 	and.w	r3, r3, #2
 810140a:	60bb      	str	r3, [r7, #8]
 810140c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 810140e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8101412:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101416:	2302      	movs	r3, #2
 8101418:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810141c:	2300      	movs	r3, #0
 810141e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101422:	2300      	movs	r3, #0
 8101424:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8101428:	2307      	movs	r3, #7
 810142a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810142e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8101432:	4619      	mov	r1, r3
 8101434:	4809      	ldr	r0, [pc, #36]	@ (810145c <HAL_UART_MspInit+0xe0>)
 8101436:	f001 f875 	bl	8102524 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 810143a:	2200      	movs	r2, #0
 810143c:	2105      	movs	r1, #5
 810143e:	2027      	movs	r0, #39	@ 0x27
 8101440:	f000 fad2 	bl	81019e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8101444:	2027      	movs	r0, #39	@ 0x27
 8101446:	f000 fae9 	bl	8101a1c <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 810144a:	bf00      	nop
 810144c:	37e8      	adds	r7, #232	@ 0xe8
 810144e:	46bd      	mov	sp, r7
 8101450:	bd80      	pop	{r7, pc}
 8101452:	bf00      	nop
 8101454:	40004800 	.word	0x40004800
 8101458:	58024400 	.word	0x58024400
 810145c:	58020400 	.word	0x58020400

08101460 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101460:	b580      	push	{r7, lr}
 8101462:	b090      	sub	sp, #64	@ 0x40
 8101464:	af00      	add	r7, sp, #0
 8101466:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM7 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101468:	687b      	ldr	r3, [r7, #4]
 810146a:	2b0f      	cmp	r3, #15
 810146c:	d827      	bhi.n	81014be <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 810146e:	2200      	movs	r2, #0
 8101470:	6879      	ldr	r1, [r7, #4]
 8101472:	2037      	movs	r0, #55	@ 0x37
 8101474:	f000 fab8 	bl	81019e8 <HAL_NVIC_SetPriority>

     /* Enable the TIM7 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8101478:	2037      	movs	r0, #55	@ 0x37
 810147a:	f000 facf 	bl	8101a1c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 810147e:	4a29      	ldr	r2, [pc, #164]	@ (8101524 <HAL_InitTick+0xc4>)
 8101480:	687b      	ldr	r3, [r7, #4]
 8101482:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8101484:	4b28      	ldr	r3, [pc, #160]	@ (8101528 <HAL_InitTick+0xc8>)
 8101486:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 810148a:	4a27      	ldr	r2, [pc, #156]	@ (8101528 <HAL_InitTick+0xc8>)
 810148c:	f043 0320 	orr.w	r3, r3, #32
 8101490:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8101494:	4b24      	ldr	r3, [pc, #144]	@ (8101528 <HAL_InitTick+0xc8>)
 8101496:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 810149a:	f003 0320 	and.w	r3, r3, #32
 810149e:	60fb      	str	r3, [r7, #12]
 81014a0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 81014a2:	f107 0210 	add.w	r2, r7, #16
 81014a6:	f107 0314 	add.w	r3, r7, #20
 81014aa:	4611      	mov	r1, r2
 81014ac:	4618      	mov	r0, r3
 81014ae:	f001 fc5b 	bl	8102d68 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 81014b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81014b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 81014b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81014b8:	2b00      	cmp	r3, #0
 81014ba:	d106      	bne.n	81014ca <HAL_InitTick+0x6a>
 81014bc:	e001      	b.n	81014c2 <HAL_InitTick+0x62>
    return HAL_ERROR;
 81014be:	2301      	movs	r3, #1
 81014c0:	e02b      	b.n	810151a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 81014c2:	f001 fc25 	bl	8102d10 <HAL_RCC_GetPCLK1Freq>
 81014c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
 81014c8:	e004      	b.n	81014d4 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 81014ca:	f001 fc21 	bl	8102d10 <HAL_RCC_GetPCLK1Freq>
 81014ce:	4603      	mov	r3, r0
 81014d0:	005b      	lsls	r3, r3, #1
 81014d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 81014d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81014d6:	4a15      	ldr	r2, [pc, #84]	@ (810152c <HAL_InitTick+0xcc>)
 81014d8:	fba2 2303 	umull	r2, r3, r2, r3
 81014dc:	0c9b      	lsrs	r3, r3, #18
 81014de:	3b01      	subs	r3, #1
 81014e0:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 81014e2:	4b13      	ldr	r3, [pc, #76]	@ (8101530 <HAL_InitTick+0xd0>)
 81014e4:	4a13      	ldr	r2, [pc, #76]	@ (8101534 <HAL_InitTick+0xd4>)
 81014e6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 81014e8:	4b11      	ldr	r3, [pc, #68]	@ (8101530 <HAL_InitTick+0xd0>)
 81014ea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 81014ee:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 81014f0:	4a0f      	ldr	r2, [pc, #60]	@ (8101530 <HAL_InitTick+0xd0>)
 81014f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81014f4:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 81014f6:	4b0e      	ldr	r3, [pc, #56]	@ (8101530 <HAL_InitTick+0xd0>)
 81014f8:	2200      	movs	r2, #0
 81014fa:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 81014fc:	4b0c      	ldr	r3, [pc, #48]	@ (8101530 <HAL_InitTick+0xd0>)
 81014fe:	2200      	movs	r2, #0
 8101500:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8101502:	480b      	ldr	r0, [pc, #44]	@ (8101530 <HAL_InitTick+0xd0>)
 8101504:	f003 fa9e 	bl	8104a44 <HAL_TIM_Base_Init>
 8101508:	4603      	mov	r3, r0
 810150a:	2b00      	cmp	r3, #0
 810150c:	d104      	bne.n	8101518 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 810150e:	4808      	ldr	r0, [pc, #32]	@ (8101530 <HAL_InitTick+0xd0>)
 8101510:	f003 fafa 	bl	8104b08 <HAL_TIM_Base_Start_IT>
 8101514:	4603      	mov	r3, r0
 8101516:	e000      	b.n	810151a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8101518:	2301      	movs	r3, #1
}
 810151a:	4618      	mov	r0, r3
 810151c:	3740      	adds	r7, #64	@ 0x40
 810151e:	46bd      	mov	sp, r7
 8101520:	bd80      	pop	{r7, pc}
 8101522:	bf00      	nop
 8101524:	10000008 	.word	0x10000008
 8101528:	58024400 	.word	0x58024400
 810152c:	431bde83 	.word	0x431bde83
 8101530:	100002a0 	.word	0x100002a0
 8101534:	40001400 	.word	0x40001400

08101538 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101538:	b480      	push	{r7}
 810153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 810153c:	bf00      	nop
 810153e:	e7fd      	b.n	810153c <NMI_Handler+0x4>

08101540 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8101540:	b480      	push	{r7}
 8101542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101544:	bf00      	nop
 8101546:	e7fd      	b.n	8101544 <HardFault_Handler+0x4>

08101548 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101548:	b480      	push	{r7}
 810154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 810154c:	bf00      	nop
 810154e:	e7fd      	b.n	810154c <MemManage_Handler+0x4>

08101550 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8101550:	b480      	push	{r7}
 8101552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8101554:	bf00      	nop
 8101556:	e7fd      	b.n	8101554 <BusFault_Handler+0x4>

08101558 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101558:	b480      	push	{r7}
 810155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 810155c:	bf00      	nop
 810155e:	e7fd      	b.n	810155c <UsageFault_Handler+0x4>

08101560 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101560:	b480      	push	{r7}
 8101562:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101564:	bf00      	nop
 8101566:	46bd      	mov	sp, r7
 8101568:	f85d 7b04 	ldr.w	r7, [sp], #4
 810156c:	4770      	bx	lr
	...

08101570 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8101570:	b580      	push	{r7, lr}
 8101572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8101574:	4802      	ldr	r0, [pc, #8]	@ (8101580 <USART3_IRQHandler+0x10>)
 8101576:	f003 fe57 	bl	8105228 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 810157a:	bf00      	nop
 810157c:	bd80      	pop	{r7, pc}
 810157e:	bf00      	nop
 8101580:	100001f8 	.word	0x100001f8

08101584 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8101584:	b580      	push	{r7, lr}
 8101586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8101588:	4802      	ldr	r0, [pc, #8]	@ (8101594 <TIM7_IRQHandler+0x10>)
 810158a:	f003 fb35 	bl	8104bf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 810158e:	bf00      	nop
 8101590:	bd80      	pop	{r7, pc}
 8101592:	bf00      	nop
 8101594:	100002a0 	.word	0x100002a0

08101598 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8101598:	b480      	push	{r7}
 810159a:	af00      	add	r7, sp, #0
  return 1;
 810159c:	2301      	movs	r3, #1
}
 810159e:	4618      	mov	r0, r3
 81015a0:	46bd      	mov	sp, r7
 81015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81015a6:	4770      	bx	lr

081015a8 <_kill>:

int _kill(int pid, int sig)
{
 81015a8:	b580      	push	{r7, lr}
 81015aa:	b082      	sub	sp, #8
 81015ac:	af00      	add	r7, sp, #0
 81015ae:	6078      	str	r0, [r7, #4]
 81015b0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 81015b2:	f00a fb55 	bl	810bc60 <__errno>
 81015b6:	4603      	mov	r3, r0
 81015b8:	2216      	movs	r2, #22
 81015ba:	601a      	str	r2, [r3, #0]
  return -1;
 81015bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 81015c0:	4618      	mov	r0, r3
 81015c2:	3708      	adds	r7, #8
 81015c4:	46bd      	mov	sp, r7
 81015c6:	bd80      	pop	{r7, pc}

081015c8 <_exit>:

void _exit (int status)
{
 81015c8:	b580      	push	{r7, lr}
 81015ca:	b082      	sub	sp, #8
 81015cc:	af00      	add	r7, sp, #0
 81015ce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 81015d0:	f04f 31ff 	mov.w	r1, #4294967295
 81015d4:	6878      	ldr	r0, [r7, #4]
 81015d6:	f7ff ffe7 	bl	81015a8 <_kill>
  while (1) {}    /* Make sure we hang here */
 81015da:	bf00      	nop
 81015dc:	e7fd      	b.n	81015da <_exit+0x12>

081015de <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 81015de:	b580      	push	{r7, lr}
 81015e0:	b086      	sub	sp, #24
 81015e2:	af00      	add	r7, sp, #0
 81015e4:	60f8      	str	r0, [r7, #12]
 81015e6:	60b9      	str	r1, [r7, #8]
 81015e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 81015ea:	2300      	movs	r3, #0
 81015ec:	617b      	str	r3, [r7, #20]
 81015ee:	e00a      	b.n	8101606 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 81015f0:	f3af 8000 	nop.w
 81015f4:	4601      	mov	r1, r0
 81015f6:	68bb      	ldr	r3, [r7, #8]
 81015f8:	1c5a      	adds	r2, r3, #1
 81015fa:	60ba      	str	r2, [r7, #8]
 81015fc:	b2ca      	uxtb	r2, r1
 81015fe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101600:	697b      	ldr	r3, [r7, #20]
 8101602:	3301      	adds	r3, #1
 8101604:	617b      	str	r3, [r7, #20]
 8101606:	697a      	ldr	r2, [r7, #20]
 8101608:	687b      	ldr	r3, [r7, #4]
 810160a:	429a      	cmp	r2, r3
 810160c:	dbf0      	blt.n	81015f0 <_read+0x12>
  }

  return len;
 810160e:	687b      	ldr	r3, [r7, #4]
}
 8101610:	4618      	mov	r0, r3
 8101612:	3718      	adds	r7, #24
 8101614:	46bd      	mov	sp, r7
 8101616:	bd80      	pop	{r7, pc}

08101618 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8101618:	b580      	push	{r7, lr}
 810161a:	b086      	sub	sp, #24
 810161c:	af00      	add	r7, sp, #0
 810161e:	60f8      	str	r0, [r7, #12]
 8101620:	60b9      	str	r1, [r7, #8]
 8101622:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101624:	2300      	movs	r3, #0
 8101626:	617b      	str	r3, [r7, #20]
 8101628:	e009      	b.n	810163e <_write+0x26>
  {
    __io_putchar(*ptr++);
 810162a:	68bb      	ldr	r3, [r7, #8]
 810162c:	1c5a      	adds	r2, r3, #1
 810162e:	60ba      	str	r2, [r7, #8]
 8101630:	781b      	ldrb	r3, [r3, #0]
 8101632:	4618      	mov	r0, r3
 8101634:	f7ff fd06 	bl	8101044 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101638:	697b      	ldr	r3, [r7, #20]
 810163a:	3301      	adds	r3, #1
 810163c:	617b      	str	r3, [r7, #20]
 810163e:	697a      	ldr	r2, [r7, #20]
 8101640:	687b      	ldr	r3, [r7, #4]
 8101642:	429a      	cmp	r2, r3
 8101644:	dbf1      	blt.n	810162a <_write+0x12>
  }
  return len;
 8101646:	687b      	ldr	r3, [r7, #4]
}
 8101648:	4618      	mov	r0, r3
 810164a:	3718      	adds	r7, #24
 810164c:	46bd      	mov	sp, r7
 810164e:	bd80      	pop	{r7, pc}

08101650 <_close>:

int _close(int file)
{
 8101650:	b480      	push	{r7}
 8101652:	b083      	sub	sp, #12
 8101654:	af00      	add	r7, sp, #0
 8101656:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8101658:	f04f 33ff 	mov.w	r3, #4294967295
}
 810165c:	4618      	mov	r0, r3
 810165e:	370c      	adds	r7, #12
 8101660:	46bd      	mov	sp, r7
 8101662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101666:	4770      	bx	lr

08101668 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8101668:	b480      	push	{r7}
 810166a:	b083      	sub	sp, #12
 810166c:	af00      	add	r7, sp, #0
 810166e:	6078      	str	r0, [r7, #4]
 8101670:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8101672:	683b      	ldr	r3, [r7, #0]
 8101674:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8101678:	605a      	str	r2, [r3, #4]
  return 0;
 810167a:	2300      	movs	r3, #0
}
 810167c:	4618      	mov	r0, r3
 810167e:	370c      	adds	r7, #12
 8101680:	46bd      	mov	sp, r7
 8101682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101686:	4770      	bx	lr

08101688 <_isatty>:

int _isatty(int file)
{
 8101688:	b480      	push	{r7}
 810168a:	b083      	sub	sp, #12
 810168c:	af00      	add	r7, sp, #0
 810168e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8101690:	2301      	movs	r3, #1
}
 8101692:	4618      	mov	r0, r3
 8101694:	370c      	adds	r7, #12
 8101696:	46bd      	mov	sp, r7
 8101698:	f85d 7b04 	ldr.w	r7, [sp], #4
 810169c:	4770      	bx	lr

0810169e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 810169e:	b480      	push	{r7}
 81016a0:	b085      	sub	sp, #20
 81016a2:	af00      	add	r7, sp, #0
 81016a4:	60f8      	str	r0, [r7, #12]
 81016a6:	60b9      	str	r1, [r7, #8]
 81016a8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 81016aa:	2300      	movs	r3, #0
}
 81016ac:	4618      	mov	r0, r3
 81016ae:	3714      	adds	r7, #20
 81016b0:	46bd      	mov	sp, r7
 81016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81016b6:	4770      	bx	lr

081016b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 81016b8:	b580      	push	{r7, lr}
 81016ba:	b086      	sub	sp, #24
 81016bc:	af00      	add	r7, sp, #0
 81016be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 81016c0:	4a14      	ldr	r2, [pc, #80]	@ (8101714 <_sbrk+0x5c>)
 81016c2:	4b15      	ldr	r3, [pc, #84]	@ (8101718 <_sbrk+0x60>)
 81016c4:	1ad3      	subs	r3, r2, r3
 81016c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 81016c8:	697b      	ldr	r3, [r7, #20]
 81016ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 81016cc:	4b13      	ldr	r3, [pc, #76]	@ (810171c <_sbrk+0x64>)
 81016ce:	681b      	ldr	r3, [r3, #0]
 81016d0:	2b00      	cmp	r3, #0
 81016d2:	d102      	bne.n	81016da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 81016d4:	4b11      	ldr	r3, [pc, #68]	@ (810171c <_sbrk+0x64>)
 81016d6:	4a12      	ldr	r2, [pc, #72]	@ (8101720 <_sbrk+0x68>)
 81016d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 81016da:	4b10      	ldr	r3, [pc, #64]	@ (810171c <_sbrk+0x64>)
 81016dc:	681a      	ldr	r2, [r3, #0]
 81016de:	687b      	ldr	r3, [r7, #4]
 81016e0:	4413      	add	r3, r2
 81016e2:	693a      	ldr	r2, [r7, #16]
 81016e4:	429a      	cmp	r2, r3
 81016e6:	d207      	bcs.n	81016f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 81016e8:	f00a faba 	bl	810bc60 <__errno>
 81016ec:	4603      	mov	r3, r0
 81016ee:	220c      	movs	r2, #12
 81016f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 81016f2:	f04f 33ff 	mov.w	r3, #4294967295
 81016f6:	e009      	b.n	810170c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 81016f8:	4b08      	ldr	r3, [pc, #32]	@ (810171c <_sbrk+0x64>)
 81016fa:	681b      	ldr	r3, [r3, #0]
 81016fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 81016fe:	4b07      	ldr	r3, [pc, #28]	@ (810171c <_sbrk+0x64>)
 8101700:	681a      	ldr	r2, [r3, #0]
 8101702:	687b      	ldr	r3, [r7, #4]
 8101704:	4413      	add	r3, r2
 8101706:	4a05      	ldr	r2, [pc, #20]	@ (810171c <_sbrk+0x64>)
 8101708:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 810170a:	68fb      	ldr	r3, [r7, #12]
}
 810170c:	4618      	mov	r0, r3
 810170e:	3718      	adds	r7, #24
 8101710:	46bd      	mov	sp, r7
 8101712:	bd80      	pop	{r7, pc}
 8101714:	10048000 	.word	0x10048000
 8101718:	00000400 	.word	0x00000400
 810171c:	100002ec 	.word	0x100002ec
 8101720:	10004e28 	.word	0x10004e28

08101724 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8101724:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8101760 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8101728:	f7ff fc74 	bl	8101014 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 810172c:	f7ff fc5a 	bl	8100fe4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8101730:	480c      	ldr	r0, [pc, #48]	@ (8101764 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8101732:	490d      	ldr	r1, [pc, #52]	@ (8101768 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8101734:	4a0d      	ldr	r2, [pc, #52]	@ (810176c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8101736:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8101738:	e002      	b.n	8101740 <LoopCopyDataInit>

0810173a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810173a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 810173c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 810173e:	3304      	adds	r3, #4

08101740 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8101740:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8101742:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8101744:	d3f9      	bcc.n	810173a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8101746:	4a0a      	ldr	r2, [pc, #40]	@ (8101770 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8101748:	4c0a      	ldr	r4, [pc, #40]	@ (8101774 <LoopFillZerobss+0x22>)
  movs r3, #0
 810174a:	2300      	movs	r3, #0
  b LoopFillZerobss
 810174c:	e001      	b.n	8101752 <LoopFillZerobss>

0810174e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 810174e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8101750:	3204      	adds	r2, #4

08101752 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8101752:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8101754:	d3fb      	bcc.n	810174e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8101756:	f00a fa89 	bl	810bc6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810175a:	f7ff fc85 	bl	8101068 <main>
  bx  lr
 810175e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8101760:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8101764:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8101768:	100001dc 	.word	0x100001dc
  ldr r2, =_sidata
 810176c:	0810deb4 	.word	0x0810deb4
  ldr r2, =_sbss
 8101770:	100001dc 	.word	0x100001dc
  ldr r4, =_ebss
 8101774:	10004e28 	.word	0x10004e28

08101778 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8101778:	e7fe      	b.n	8101778 <ADC3_IRQHandler>
	...

0810177c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 810177c:	b580      	push	{r7, lr}
 810177e:	b082      	sub	sp, #8
 8101780:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8101782:	4b28      	ldr	r3, [pc, #160]	@ (8101824 <HAL_Init+0xa8>)
 8101784:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101788:	4a26      	ldr	r2, [pc, #152]	@ (8101824 <HAL_Init+0xa8>)
 810178a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 810178e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8101792:	4b24      	ldr	r3, [pc, #144]	@ (8101824 <HAL_Init+0xa8>)
 8101794:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101798:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 810179c:	603b      	str	r3, [r7, #0]
 810179e:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81017a0:	4b21      	ldr	r3, [pc, #132]	@ (8101828 <HAL_Init+0xac>)
 81017a2:	681b      	ldr	r3, [r3, #0]
 81017a4:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 81017a8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 81017ac:	4a1e      	ldr	r2, [pc, #120]	@ (8101828 <HAL_Init+0xac>)
 81017ae:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 81017b2:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81017b4:	4b1c      	ldr	r3, [pc, #112]	@ (8101828 <HAL_Init+0xac>)
 81017b6:	681b      	ldr	r3, [r3, #0]
 81017b8:	4a1b      	ldr	r2, [pc, #108]	@ (8101828 <HAL_Init+0xac>)
 81017ba:	f043 0301 	orr.w	r3, r3, #1
 81017be:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81017c0:	2003      	movs	r0, #3
 81017c2:	f000 f906 	bl	81019d2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81017c6:	f001 f8f7 	bl	81029b8 <HAL_RCC_GetSysClockFreq>
 81017ca:	4602      	mov	r2, r0
 81017cc:	4b15      	ldr	r3, [pc, #84]	@ (8101824 <HAL_Init+0xa8>)
 81017ce:	699b      	ldr	r3, [r3, #24]
 81017d0:	0a1b      	lsrs	r3, r3, #8
 81017d2:	f003 030f 	and.w	r3, r3, #15
 81017d6:	4915      	ldr	r1, [pc, #84]	@ (810182c <HAL_Init+0xb0>)
 81017d8:	5ccb      	ldrb	r3, [r1, r3]
 81017da:	f003 031f 	and.w	r3, r3, #31
 81017de:	fa22 f303 	lsr.w	r3, r2, r3
 81017e2:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81017e4:	4b0f      	ldr	r3, [pc, #60]	@ (8101824 <HAL_Init+0xa8>)
 81017e6:	699b      	ldr	r3, [r3, #24]
 81017e8:	f003 030f 	and.w	r3, r3, #15
 81017ec:	4a0f      	ldr	r2, [pc, #60]	@ (810182c <HAL_Init+0xb0>)
 81017ee:	5cd3      	ldrb	r3, [r2, r3]
 81017f0:	f003 031f 	and.w	r3, r3, #31
 81017f4:	687a      	ldr	r2, [r7, #4]
 81017f6:	fa22 f303 	lsr.w	r3, r2, r3
 81017fa:	4a0d      	ldr	r2, [pc, #52]	@ (8101830 <HAL_Init+0xb4>)
 81017fc:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81017fe:	4b0c      	ldr	r3, [pc, #48]	@ (8101830 <HAL_Init+0xb4>)
 8101800:	681b      	ldr	r3, [r3, #0]
 8101802:	4a0c      	ldr	r2, [pc, #48]	@ (8101834 <HAL_Init+0xb8>)
 8101804:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8101806:	200f      	movs	r0, #15
 8101808:	f7ff fe2a 	bl	8101460 <HAL_InitTick>
 810180c:	4603      	mov	r3, r0
 810180e:	2b00      	cmp	r3, #0
 8101810:	d001      	beq.n	8101816 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8101812:	2301      	movs	r3, #1
 8101814:	e002      	b.n	810181c <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8101816:	f7ff fd93 	bl	8101340 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 810181a:	2300      	movs	r3, #0
}
 810181c:	4618      	mov	r0, r3
 810181e:	3708      	adds	r7, #8
 8101820:	46bd      	mov	sp, r7
 8101822:	bd80      	pop	{r7, pc}
 8101824:	58024400 	.word	0x58024400
 8101828:	40024400 	.word	0x40024400
 810182c:	0810da88 	.word	0x0810da88
 8101830:	10000004 	.word	0x10000004
 8101834:	10000000 	.word	0x10000000

08101838 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101838:	b480      	push	{r7}
 810183a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 810183c:	4b06      	ldr	r3, [pc, #24]	@ (8101858 <HAL_IncTick+0x20>)
 810183e:	781b      	ldrb	r3, [r3, #0]
 8101840:	461a      	mov	r2, r3
 8101842:	4b06      	ldr	r3, [pc, #24]	@ (810185c <HAL_IncTick+0x24>)
 8101844:	681b      	ldr	r3, [r3, #0]
 8101846:	4413      	add	r3, r2
 8101848:	4a04      	ldr	r2, [pc, #16]	@ (810185c <HAL_IncTick+0x24>)
 810184a:	6013      	str	r3, [r2, #0]
}
 810184c:	bf00      	nop
 810184e:	46bd      	mov	sp, r7
 8101850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101854:	4770      	bx	lr
 8101856:	bf00      	nop
 8101858:	1000000c 	.word	0x1000000c
 810185c:	100002f0 	.word	0x100002f0

08101860 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101860:	b480      	push	{r7}
 8101862:	af00      	add	r7, sp, #0
  return uwTick;
 8101864:	4b03      	ldr	r3, [pc, #12]	@ (8101874 <HAL_GetTick+0x14>)
 8101866:	681b      	ldr	r3, [r3, #0]
}
 8101868:	4618      	mov	r0, r3
 810186a:	46bd      	mov	sp, r7
 810186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101870:	4770      	bx	lr
 8101872:	bf00      	nop
 8101874:	100002f0 	.word	0x100002f0

08101878 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101878:	b480      	push	{r7}
 810187a:	b085      	sub	sp, #20
 810187c:	af00      	add	r7, sp, #0
 810187e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8101880:	687b      	ldr	r3, [r7, #4]
 8101882:	f003 0307 	and.w	r3, r3, #7
 8101886:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8101888:	4b0c      	ldr	r3, [pc, #48]	@ (81018bc <__NVIC_SetPriorityGrouping+0x44>)
 810188a:	68db      	ldr	r3, [r3, #12]
 810188c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810188e:	68ba      	ldr	r2, [r7, #8]
 8101890:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8101894:	4013      	ands	r3, r2
 8101896:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8101898:	68fb      	ldr	r3, [r7, #12]
 810189a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 810189c:	68bb      	ldr	r3, [r7, #8]
 810189e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81018a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 81018a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81018a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81018aa:	4a04      	ldr	r2, [pc, #16]	@ (81018bc <__NVIC_SetPriorityGrouping+0x44>)
 81018ac:	68bb      	ldr	r3, [r7, #8]
 81018ae:	60d3      	str	r3, [r2, #12]
}
 81018b0:	bf00      	nop
 81018b2:	3714      	adds	r7, #20
 81018b4:	46bd      	mov	sp, r7
 81018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018ba:	4770      	bx	lr
 81018bc:	e000ed00 	.word	0xe000ed00

081018c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81018c0:	b480      	push	{r7}
 81018c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81018c4:	4b04      	ldr	r3, [pc, #16]	@ (81018d8 <__NVIC_GetPriorityGrouping+0x18>)
 81018c6:	68db      	ldr	r3, [r3, #12]
 81018c8:	0a1b      	lsrs	r3, r3, #8
 81018ca:	f003 0307 	and.w	r3, r3, #7
}
 81018ce:	4618      	mov	r0, r3
 81018d0:	46bd      	mov	sp, r7
 81018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018d6:	4770      	bx	lr
 81018d8:	e000ed00 	.word	0xe000ed00

081018dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81018dc:	b480      	push	{r7}
 81018de:	b083      	sub	sp, #12
 81018e0:	af00      	add	r7, sp, #0
 81018e2:	4603      	mov	r3, r0
 81018e4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81018e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81018ea:	2b00      	cmp	r3, #0
 81018ec:	db0b      	blt.n	8101906 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81018ee:	88fb      	ldrh	r3, [r7, #6]
 81018f0:	f003 021f 	and.w	r2, r3, #31
 81018f4:	4907      	ldr	r1, [pc, #28]	@ (8101914 <__NVIC_EnableIRQ+0x38>)
 81018f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81018fa:	095b      	lsrs	r3, r3, #5
 81018fc:	2001      	movs	r0, #1
 81018fe:	fa00 f202 	lsl.w	r2, r0, r2
 8101902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8101906:	bf00      	nop
 8101908:	370c      	adds	r7, #12
 810190a:	46bd      	mov	sp, r7
 810190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101910:	4770      	bx	lr
 8101912:	bf00      	nop
 8101914:	e000e100 	.word	0xe000e100

08101918 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101918:	b480      	push	{r7}
 810191a:	b083      	sub	sp, #12
 810191c:	af00      	add	r7, sp, #0
 810191e:	4603      	mov	r3, r0
 8101920:	6039      	str	r1, [r7, #0]
 8101922:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101924:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101928:	2b00      	cmp	r3, #0
 810192a:	db0a      	blt.n	8101942 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810192c:	683b      	ldr	r3, [r7, #0]
 810192e:	b2da      	uxtb	r2, r3
 8101930:	490c      	ldr	r1, [pc, #48]	@ (8101964 <__NVIC_SetPriority+0x4c>)
 8101932:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101936:	0112      	lsls	r2, r2, #4
 8101938:	b2d2      	uxtb	r2, r2
 810193a:	440b      	add	r3, r1
 810193c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101940:	e00a      	b.n	8101958 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101942:	683b      	ldr	r3, [r7, #0]
 8101944:	b2da      	uxtb	r2, r3
 8101946:	4908      	ldr	r1, [pc, #32]	@ (8101968 <__NVIC_SetPriority+0x50>)
 8101948:	88fb      	ldrh	r3, [r7, #6]
 810194a:	f003 030f 	and.w	r3, r3, #15
 810194e:	3b04      	subs	r3, #4
 8101950:	0112      	lsls	r2, r2, #4
 8101952:	b2d2      	uxtb	r2, r2
 8101954:	440b      	add	r3, r1
 8101956:	761a      	strb	r2, [r3, #24]
}
 8101958:	bf00      	nop
 810195a:	370c      	adds	r7, #12
 810195c:	46bd      	mov	sp, r7
 810195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101962:	4770      	bx	lr
 8101964:	e000e100 	.word	0xe000e100
 8101968:	e000ed00 	.word	0xe000ed00

0810196c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810196c:	b480      	push	{r7}
 810196e:	b089      	sub	sp, #36	@ 0x24
 8101970:	af00      	add	r7, sp, #0
 8101972:	60f8      	str	r0, [r7, #12]
 8101974:	60b9      	str	r1, [r7, #8]
 8101976:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8101978:	68fb      	ldr	r3, [r7, #12]
 810197a:	f003 0307 	and.w	r3, r3, #7
 810197e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8101980:	69fb      	ldr	r3, [r7, #28]
 8101982:	f1c3 0307 	rsb	r3, r3, #7
 8101986:	2b04      	cmp	r3, #4
 8101988:	bf28      	it	cs
 810198a:	2304      	movcs	r3, #4
 810198c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 810198e:	69fb      	ldr	r3, [r7, #28]
 8101990:	3304      	adds	r3, #4
 8101992:	2b06      	cmp	r3, #6
 8101994:	d902      	bls.n	810199c <NVIC_EncodePriority+0x30>
 8101996:	69fb      	ldr	r3, [r7, #28]
 8101998:	3b03      	subs	r3, #3
 810199a:	e000      	b.n	810199e <NVIC_EncodePriority+0x32>
 810199c:	2300      	movs	r3, #0
 810199e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81019a0:	f04f 32ff 	mov.w	r2, #4294967295
 81019a4:	69bb      	ldr	r3, [r7, #24]
 81019a6:	fa02 f303 	lsl.w	r3, r2, r3
 81019aa:	43da      	mvns	r2, r3
 81019ac:	68bb      	ldr	r3, [r7, #8]
 81019ae:	401a      	ands	r2, r3
 81019b0:	697b      	ldr	r3, [r7, #20]
 81019b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81019b4:	f04f 31ff 	mov.w	r1, #4294967295
 81019b8:	697b      	ldr	r3, [r7, #20]
 81019ba:	fa01 f303 	lsl.w	r3, r1, r3
 81019be:	43d9      	mvns	r1, r3
 81019c0:	687b      	ldr	r3, [r7, #4]
 81019c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81019c4:	4313      	orrs	r3, r2
         );
}
 81019c6:	4618      	mov	r0, r3
 81019c8:	3724      	adds	r7, #36	@ 0x24
 81019ca:	46bd      	mov	sp, r7
 81019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81019d0:	4770      	bx	lr

081019d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81019d2:	b580      	push	{r7, lr}
 81019d4:	b082      	sub	sp, #8
 81019d6:	af00      	add	r7, sp, #0
 81019d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 81019da:	6878      	ldr	r0, [r7, #4]
 81019dc:	f7ff ff4c 	bl	8101878 <__NVIC_SetPriorityGrouping>
}
 81019e0:	bf00      	nop
 81019e2:	3708      	adds	r7, #8
 81019e4:	46bd      	mov	sp, r7
 81019e6:	bd80      	pop	{r7, pc}

081019e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81019e8:	b580      	push	{r7, lr}
 81019ea:	b086      	sub	sp, #24
 81019ec:	af00      	add	r7, sp, #0
 81019ee:	4603      	mov	r3, r0
 81019f0:	60b9      	str	r1, [r7, #8]
 81019f2:	607a      	str	r2, [r7, #4]
 81019f4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 81019f6:	f7ff ff63 	bl	81018c0 <__NVIC_GetPriorityGrouping>
 81019fa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 81019fc:	687a      	ldr	r2, [r7, #4]
 81019fe:	68b9      	ldr	r1, [r7, #8]
 8101a00:	6978      	ldr	r0, [r7, #20]
 8101a02:	f7ff ffb3 	bl	810196c <NVIC_EncodePriority>
 8101a06:	4602      	mov	r2, r0
 8101a08:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8101a0c:	4611      	mov	r1, r2
 8101a0e:	4618      	mov	r0, r3
 8101a10:	f7ff ff82 	bl	8101918 <__NVIC_SetPriority>
}
 8101a14:	bf00      	nop
 8101a16:	3718      	adds	r7, #24
 8101a18:	46bd      	mov	sp, r7
 8101a1a:	bd80      	pop	{r7, pc}

08101a1c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8101a1c:	b580      	push	{r7, lr}
 8101a1e:	b082      	sub	sp, #8
 8101a20:	af00      	add	r7, sp, #0
 8101a22:	4603      	mov	r3, r0
 8101a24:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8101a26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101a2a:	4618      	mov	r0, r3
 8101a2c:	f7ff ff56 	bl	81018dc <__NVIC_EnableIRQ>
}
 8101a30:	bf00      	nop
 8101a32:	3708      	adds	r7, #8
 8101a34:	46bd      	mov	sp, r7
 8101a36:	bd80      	pop	{r7, pc}

08101a38 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8101a38:	b480      	push	{r7}
 8101a3a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8101a3c:	4b06      	ldr	r3, [pc, #24]	@ (8101a58 <HAL_GetCurrentCPUID+0x20>)
 8101a3e:	681b      	ldr	r3, [r3, #0]
 8101a40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8101a44:	2b70      	cmp	r3, #112	@ 0x70
 8101a46:	d101      	bne.n	8101a4c <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8101a48:	2303      	movs	r3, #3
 8101a4a:	e000      	b.n	8101a4e <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8101a4c:	2301      	movs	r3, #1
  }
}
 8101a4e:	4618      	mov	r0, r3
 8101a50:	46bd      	mov	sp, r7
 8101a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a56:	4770      	bx	lr
 8101a58:	e000ed00 	.word	0xe000ed00

08101a5c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8101a5c:	b580      	push	{r7, lr}
 8101a5e:	b086      	sub	sp, #24
 8101a60:	af00      	add	r7, sp, #0
 8101a62:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8101a64:	f7ff fefc 	bl	8101860 <HAL_GetTick>
 8101a68:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8101a6a:	687b      	ldr	r3, [r7, #4]
 8101a6c:	2b00      	cmp	r3, #0
 8101a6e:	d101      	bne.n	8101a74 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8101a70:	2301      	movs	r3, #1
 8101a72:	e2dc      	b.n	810202e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8101a74:	687b      	ldr	r3, [r7, #4]
 8101a76:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8101a7a:	b2db      	uxtb	r3, r3
 8101a7c:	2b02      	cmp	r3, #2
 8101a7e:	d008      	beq.n	8101a92 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8101a80:	687b      	ldr	r3, [r7, #4]
 8101a82:	2280      	movs	r2, #128	@ 0x80
 8101a84:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8101a86:	687b      	ldr	r3, [r7, #4]
 8101a88:	2200      	movs	r2, #0
 8101a8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8101a8e:	2301      	movs	r3, #1
 8101a90:	e2cd      	b.n	810202e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8101a92:	687b      	ldr	r3, [r7, #4]
 8101a94:	681b      	ldr	r3, [r3, #0]
 8101a96:	4a76      	ldr	r2, [pc, #472]	@ (8101c70 <HAL_DMA_Abort+0x214>)
 8101a98:	4293      	cmp	r3, r2
 8101a9a:	d04a      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101a9c:	687b      	ldr	r3, [r7, #4]
 8101a9e:	681b      	ldr	r3, [r3, #0]
 8101aa0:	4a74      	ldr	r2, [pc, #464]	@ (8101c74 <HAL_DMA_Abort+0x218>)
 8101aa2:	4293      	cmp	r3, r2
 8101aa4:	d045      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101aa6:	687b      	ldr	r3, [r7, #4]
 8101aa8:	681b      	ldr	r3, [r3, #0]
 8101aaa:	4a73      	ldr	r2, [pc, #460]	@ (8101c78 <HAL_DMA_Abort+0x21c>)
 8101aac:	4293      	cmp	r3, r2
 8101aae:	d040      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101ab0:	687b      	ldr	r3, [r7, #4]
 8101ab2:	681b      	ldr	r3, [r3, #0]
 8101ab4:	4a71      	ldr	r2, [pc, #452]	@ (8101c7c <HAL_DMA_Abort+0x220>)
 8101ab6:	4293      	cmp	r3, r2
 8101ab8:	d03b      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101aba:	687b      	ldr	r3, [r7, #4]
 8101abc:	681b      	ldr	r3, [r3, #0]
 8101abe:	4a70      	ldr	r2, [pc, #448]	@ (8101c80 <HAL_DMA_Abort+0x224>)
 8101ac0:	4293      	cmp	r3, r2
 8101ac2:	d036      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101ac4:	687b      	ldr	r3, [r7, #4]
 8101ac6:	681b      	ldr	r3, [r3, #0]
 8101ac8:	4a6e      	ldr	r2, [pc, #440]	@ (8101c84 <HAL_DMA_Abort+0x228>)
 8101aca:	4293      	cmp	r3, r2
 8101acc:	d031      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101ace:	687b      	ldr	r3, [r7, #4]
 8101ad0:	681b      	ldr	r3, [r3, #0]
 8101ad2:	4a6d      	ldr	r2, [pc, #436]	@ (8101c88 <HAL_DMA_Abort+0x22c>)
 8101ad4:	4293      	cmp	r3, r2
 8101ad6:	d02c      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101ad8:	687b      	ldr	r3, [r7, #4]
 8101ada:	681b      	ldr	r3, [r3, #0]
 8101adc:	4a6b      	ldr	r2, [pc, #428]	@ (8101c8c <HAL_DMA_Abort+0x230>)
 8101ade:	4293      	cmp	r3, r2
 8101ae0:	d027      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101ae2:	687b      	ldr	r3, [r7, #4]
 8101ae4:	681b      	ldr	r3, [r3, #0]
 8101ae6:	4a6a      	ldr	r2, [pc, #424]	@ (8101c90 <HAL_DMA_Abort+0x234>)
 8101ae8:	4293      	cmp	r3, r2
 8101aea:	d022      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101aec:	687b      	ldr	r3, [r7, #4]
 8101aee:	681b      	ldr	r3, [r3, #0]
 8101af0:	4a68      	ldr	r2, [pc, #416]	@ (8101c94 <HAL_DMA_Abort+0x238>)
 8101af2:	4293      	cmp	r3, r2
 8101af4:	d01d      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101af6:	687b      	ldr	r3, [r7, #4]
 8101af8:	681b      	ldr	r3, [r3, #0]
 8101afa:	4a67      	ldr	r2, [pc, #412]	@ (8101c98 <HAL_DMA_Abort+0x23c>)
 8101afc:	4293      	cmp	r3, r2
 8101afe:	d018      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101b00:	687b      	ldr	r3, [r7, #4]
 8101b02:	681b      	ldr	r3, [r3, #0]
 8101b04:	4a65      	ldr	r2, [pc, #404]	@ (8101c9c <HAL_DMA_Abort+0x240>)
 8101b06:	4293      	cmp	r3, r2
 8101b08:	d013      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101b0a:	687b      	ldr	r3, [r7, #4]
 8101b0c:	681b      	ldr	r3, [r3, #0]
 8101b0e:	4a64      	ldr	r2, [pc, #400]	@ (8101ca0 <HAL_DMA_Abort+0x244>)
 8101b10:	4293      	cmp	r3, r2
 8101b12:	d00e      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101b14:	687b      	ldr	r3, [r7, #4]
 8101b16:	681b      	ldr	r3, [r3, #0]
 8101b18:	4a62      	ldr	r2, [pc, #392]	@ (8101ca4 <HAL_DMA_Abort+0x248>)
 8101b1a:	4293      	cmp	r3, r2
 8101b1c:	d009      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101b1e:	687b      	ldr	r3, [r7, #4]
 8101b20:	681b      	ldr	r3, [r3, #0]
 8101b22:	4a61      	ldr	r2, [pc, #388]	@ (8101ca8 <HAL_DMA_Abort+0x24c>)
 8101b24:	4293      	cmp	r3, r2
 8101b26:	d004      	beq.n	8101b32 <HAL_DMA_Abort+0xd6>
 8101b28:	687b      	ldr	r3, [r7, #4]
 8101b2a:	681b      	ldr	r3, [r3, #0]
 8101b2c:	4a5f      	ldr	r2, [pc, #380]	@ (8101cac <HAL_DMA_Abort+0x250>)
 8101b2e:	4293      	cmp	r3, r2
 8101b30:	d101      	bne.n	8101b36 <HAL_DMA_Abort+0xda>
 8101b32:	2301      	movs	r3, #1
 8101b34:	e000      	b.n	8101b38 <HAL_DMA_Abort+0xdc>
 8101b36:	2300      	movs	r3, #0
 8101b38:	2b00      	cmp	r3, #0
 8101b3a:	d013      	beq.n	8101b64 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8101b3c:	687b      	ldr	r3, [r7, #4]
 8101b3e:	681b      	ldr	r3, [r3, #0]
 8101b40:	681a      	ldr	r2, [r3, #0]
 8101b42:	687b      	ldr	r3, [r7, #4]
 8101b44:	681b      	ldr	r3, [r3, #0]
 8101b46:	f022 021e 	bic.w	r2, r2, #30
 8101b4a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8101b4c:	687b      	ldr	r3, [r7, #4]
 8101b4e:	681b      	ldr	r3, [r3, #0]
 8101b50:	695a      	ldr	r2, [r3, #20]
 8101b52:	687b      	ldr	r3, [r7, #4]
 8101b54:	681b      	ldr	r3, [r3, #0]
 8101b56:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8101b5a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8101b5c:	687b      	ldr	r3, [r7, #4]
 8101b5e:	681b      	ldr	r3, [r3, #0]
 8101b60:	617b      	str	r3, [r7, #20]
 8101b62:	e00a      	b.n	8101b7a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8101b64:	687b      	ldr	r3, [r7, #4]
 8101b66:	681b      	ldr	r3, [r3, #0]
 8101b68:	681a      	ldr	r2, [r3, #0]
 8101b6a:	687b      	ldr	r3, [r7, #4]
 8101b6c:	681b      	ldr	r3, [r3, #0]
 8101b6e:	f022 020e 	bic.w	r2, r2, #14
 8101b72:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8101b74:	687b      	ldr	r3, [r7, #4]
 8101b76:	681b      	ldr	r3, [r3, #0]
 8101b78:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8101b7a:	687b      	ldr	r3, [r7, #4]
 8101b7c:	681b      	ldr	r3, [r3, #0]
 8101b7e:	4a3c      	ldr	r2, [pc, #240]	@ (8101c70 <HAL_DMA_Abort+0x214>)
 8101b80:	4293      	cmp	r3, r2
 8101b82:	d072      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101b84:	687b      	ldr	r3, [r7, #4]
 8101b86:	681b      	ldr	r3, [r3, #0]
 8101b88:	4a3a      	ldr	r2, [pc, #232]	@ (8101c74 <HAL_DMA_Abort+0x218>)
 8101b8a:	4293      	cmp	r3, r2
 8101b8c:	d06d      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101b8e:	687b      	ldr	r3, [r7, #4]
 8101b90:	681b      	ldr	r3, [r3, #0]
 8101b92:	4a39      	ldr	r2, [pc, #228]	@ (8101c78 <HAL_DMA_Abort+0x21c>)
 8101b94:	4293      	cmp	r3, r2
 8101b96:	d068      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101b98:	687b      	ldr	r3, [r7, #4]
 8101b9a:	681b      	ldr	r3, [r3, #0]
 8101b9c:	4a37      	ldr	r2, [pc, #220]	@ (8101c7c <HAL_DMA_Abort+0x220>)
 8101b9e:	4293      	cmp	r3, r2
 8101ba0:	d063      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101ba2:	687b      	ldr	r3, [r7, #4]
 8101ba4:	681b      	ldr	r3, [r3, #0]
 8101ba6:	4a36      	ldr	r2, [pc, #216]	@ (8101c80 <HAL_DMA_Abort+0x224>)
 8101ba8:	4293      	cmp	r3, r2
 8101baa:	d05e      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101bac:	687b      	ldr	r3, [r7, #4]
 8101bae:	681b      	ldr	r3, [r3, #0]
 8101bb0:	4a34      	ldr	r2, [pc, #208]	@ (8101c84 <HAL_DMA_Abort+0x228>)
 8101bb2:	4293      	cmp	r3, r2
 8101bb4:	d059      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101bb6:	687b      	ldr	r3, [r7, #4]
 8101bb8:	681b      	ldr	r3, [r3, #0]
 8101bba:	4a33      	ldr	r2, [pc, #204]	@ (8101c88 <HAL_DMA_Abort+0x22c>)
 8101bbc:	4293      	cmp	r3, r2
 8101bbe:	d054      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101bc0:	687b      	ldr	r3, [r7, #4]
 8101bc2:	681b      	ldr	r3, [r3, #0]
 8101bc4:	4a31      	ldr	r2, [pc, #196]	@ (8101c8c <HAL_DMA_Abort+0x230>)
 8101bc6:	4293      	cmp	r3, r2
 8101bc8:	d04f      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101bca:	687b      	ldr	r3, [r7, #4]
 8101bcc:	681b      	ldr	r3, [r3, #0]
 8101bce:	4a30      	ldr	r2, [pc, #192]	@ (8101c90 <HAL_DMA_Abort+0x234>)
 8101bd0:	4293      	cmp	r3, r2
 8101bd2:	d04a      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101bd4:	687b      	ldr	r3, [r7, #4]
 8101bd6:	681b      	ldr	r3, [r3, #0]
 8101bd8:	4a2e      	ldr	r2, [pc, #184]	@ (8101c94 <HAL_DMA_Abort+0x238>)
 8101bda:	4293      	cmp	r3, r2
 8101bdc:	d045      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101bde:	687b      	ldr	r3, [r7, #4]
 8101be0:	681b      	ldr	r3, [r3, #0]
 8101be2:	4a2d      	ldr	r2, [pc, #180]	@ (8101c98 <HAL_DMA_Abort+0x23c>)
 8101be4:	4293      	cmp	r3, r2
 8101be6:	d040      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101be8:	687b      	ldr	r3, [r7, #4]
 8101bea:	681b      	ldr	r3, [r3, #0]
 8101bec:	4a2b      	ldr	r2, [pc, #172]	@ (8101c9c <HAL_DMA_Abort+0x240>)
 8101bee:	4293      	cmp	r3, r2
 8101bf0:	d03b      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101bf2:	687b      	ldr	r3, [r7, #4]
 8101bf4:	681b      	ldr	r3, [r3, #0]
 8101bf6:	4a2a      	ldr	r2, [pc, #168]	@ (8101ca0 <HAL_DMA_Abort+0x244>)
 8101bf8:	4293      	cmp	r3, r2
 8101bfa:	d036      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101bfc:	687b      	ldr	r3, [r7, #4]
 8101bfe:	681b      	ldr	r3, [r3, #0]
 8101c00:	4a28      	ldr	r2, [pc, #160]	@ (8101ca4 <HAL_DMA_Abort+0x248>)
 8101c02:	4293      	cmp	r3, r2
 8101c04:	d031      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101c06:	687b      	ldr	r3, [r7, #4]
 8101c08:	681b      	ldr	r3, [r3, #0]
 8101c0a:	4a27      	ldr	r2, [pc, #156]	@ (8101ca8 <HAL_DMA_Abort+0x24c>)
 8101c0c:	4293      	cmp	r3, r2
 8101c0e:	d02c      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101c10:	687b      	ldr	r3, [r7, #4]
 8101c12:	681b      	ldr	r3, [r3, #0]
 8101c14:	4a25      	ldr	r2, [pc, #148]	@ (8101cac <HAL_DMA_Abort+0x250>)
 8101c16:	4293      	cmp	r3, r2
 8101c18:	d027      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101c1a:	687b      	ldr	r3, [r7, #4]
 8101c1c:	681b      	ldr	r3, [r3, #0]
 8101c1e:	4a24      	ldr	r2, [pc, #144]	@ (8101cb0 <HAL_DMA_Abort+0x254>)
 8101c20:	4293      	cmp	r3, r2
 8101c22:	d022      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101c24:	687b      	ldr	r3, [r7, #4]
 8101c26:	681b      	ldr	r3, [r3, #0]
 8101c28:	4a22      	ldr	r2, [pc, #136]	@ (8101cb4 <HAL_DMA_Abort+0x258>)
 8101c2a:	4293      	cmp	r3, r2
 8101c2c:	d01d      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101c2e:	687b      	ldr	r3, [r7, #4]
 8101c30:	681b      	ldr	r3, [r3, #0]
 8101c32:	4a21      	ldr	r2, [pc, #132]	@ (8101cb8 <HAL_DMA_Abort+0x25c>)
 8101c34:	4293      	cmp	r3, r2
 8101c36:	d018      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101c38:	687b      	ldr	r3, [r7, #4]
 8101c3a:	681b      	ldr	r3, [r3, #0]
 8101c3c:	4a1f      	ldr	r2, [pc, #124]	@ (8101cbc <HAL_DMA_Abort+0x260>)
 8101c3e:	4293      	cmp	r3, r2
 8101c40:	d013      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101c42:	687b      	ldr	r3, [r7, #4]
 8101c44:	681b      	ldr	r3, [r3, #0]
 8101c46:	4a1e      	ldr	r2, [pc, #120]	@ (8101cc0 <HAL_DMA_Abort+0x264>)
 8101c48:	4293      	cmp	r3, r2
 8101c4a:	d00e      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101c4c:	687b      	ldr	r3, [r7, #4]
 8101c4e:	681b      	ldr	r3, [r3, #0]
 8101c50:	4a1c      	ldr	r2, [pc, #112]	@ (8101cc4 <HAL_DMA_Abort+0x268>)
 8101c52:	4293      	cmp	r3, r2
 8101c54:	d009      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101c56:	687b      	ldr	r3, [r7, #4]
 8101c58:	681b      	ldr	r3, [r3, #0]
 8101c5a:	4a1b      	ldr	r2, [pc, #108]	@ (8101cc8 <HAL_DMA_Abort+0x26c>)
 8101c5c:	4293      	cmp	r3, r2
 8101c5e:	d004      	beq.n	8101c6a <HAL_DMA_Abort+0x20e>
 8101c60:	687b      	ldr	r3, [r7, #4]
 8101c62:	681b      	ldr	r3, [r3, #0]
 8101c64:	4a19      	ldr	r2, [pc, #100]	@ (8101ccc <HAL_DMA_Abort+0x270>)
 8101c66:	4293      	cmp	r3, r2
 8101c68:	d132      	bne.n	8101cd0 <HAL_DMA_Abort+0x274>
 8101c6a:	2301      	movs	r3, #1
 8101c6c:	e031      	b.n	8101cd2 <HAL_DMA_Abort+0x276>
 8101c6e:	bf00      	nop
 8101c70:	40020010 	.word	0x40020010
 8101c74:	40020028 	.word	0x40020028
 8101c78:	40020040 	.word	0x40020040
 8101c7c:	40020058 	.word	0x40020058
 8101c80:	40020070 	.word	0x40020070
 8101c84:	40020088 	.word	0x40020088
 8101c88:	400200a0 	.word	0x400200a0
 8101c8c:	400200b8 	.word	0x400200b8
 8101c90:	40020410 	.word	0x40020410
 8101c94:	40020428 	.word	0x40020428
 8101c98:	40020440 	.word	0x40020440
 8101c9c:	40020458 	.word	0x40020458
 8101ca0:	40020470 	.word	0x40020470
 8101ca4:	40020488 	.word	0x40020488
 8101ca8:	400204a0 	.word	0x400204a0
 8101cac:	400204b8 	.word	0x400204b8
 8101cb0:	58025408 	.word	0x58025408
 8101cb4:	5802541c 	.word	0x5802541c
 8101cb8:	58025430 	.word	0x58025430
 8101cbc:	58025444 	.word	0x58025444
 8101cc0:	58025458 	.word	0x58025458
 8101cc4:	5802546c 	.word	0x5802546c
 8101cc8:	58025480 	.word	0x58025480
 8101ccc:	58025494 	.word	0x58025494
 8101cd0:	2300      	movs	r3, #0
 8101cd2:	2b00      	cmp	r3, #0
 8101cd4:	d007      	beq.n	8101ce6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8101cd6:	687b      	ldr	r3, [r7, #4]
 8101cd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8101cda:	681a      	ldr	r2, [r3, #0]
 8101cdc:	687b      	ldr	r3, [r7, #4]
 8101cde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8101ce0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8101ce4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8101ce6:	687b      	ldr	r3, [r7, #4]
 8101ce8:	681b      	ldr	r3, [r3, #0]
 8101cea:	4a6d      	ldr	r2, [pc, #436]	@ (8101ea0 <HAL_DMA_Abort+0x444>)
 8101cec:	4293      	cmp	r3, r2
 8101cee:	d04a      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101cf0:	687b      	ldr	r3, [r7, #4]
 8101cf2:	681b      	ldr	r3, [r3, #0]
 8101cf4:	4a6b      	ldr	r2, [pc, #428]	@ (8101ea4 <HAL_DMA_Abort+0x448>)
 8101cf6:	4293      	cmp	r3, r2
 8101cf8:	d045      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101cfa:	687b      	ldr	r3, [r7, #4]
 8101cfc:	681b      	ldr	r3, [r3, #0]
 8101cfe:	4a6a      	ldr	r2, [pc, #424]	@ (8101ea8 <HAL_DMA_Abort+0x44c>)
 8101d00:	4293      	cmp	r3, r2
 8101d02:	d040      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101d04:	687b      	ldr	r3, [r7, #4]
 8101d06:	681b      	ldr	r3, [r3, #0]
 8101d08:	4a68      	ldr	r2, [pc, #416]	@ (8101eac <HAL_DMA_Abort+0x450>)
 8101d0a:	4293      	cmp	r3, r2
 8101d0c:	d03b      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101d0e:	687b      	ldr	r3, [r7, #4]
 8101d10:	681b      	ldr	r3, [r3, #0]
 8101d12:	4a67      	ldr	r2, [pc, #412]	@ (8101eb0 <HAL_DMA_Abort+0x454>)
 8101d14:	4293      	cmp	r3, r2
 8101d16:	d036      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101d18:	687b      	ldr	r3, [r7, #4]
 8101d1a:	681b      	ldr	r3, [r3, #0]
 8101d1c:	4a65      	ldr	r2, [pc, #404]	@ (8101eb4 <HAL_DMA_Abort+0x458>)
 8101d1e:	4293      	cmp	r3, r2
 8101d20:	d031      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101d22:	687b      	ldr	r3, [r7, #4]
 8101d24:	681b      	ldr	r3, [r3, #0]
 8101d26:	4a64      	ldr	r2, [pc, #400]	@ (8101eb8 <HAL_DMA_Abort+0x45c>)
 8101d28:	4293      	cmp	r3, r2
 8101d2a:	d02c      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101d2c:	687b      	ldr	r3, [r7, #4]
 8101d2e:	681b      	ldr	r3, [r3, #0]
 8101d30:	4a62      	ldr	r2, [pc, #392]	@ (8101ebc <HAL_DMA_Abort+0x460>)
 8101d32:	4293      	cmp	r3, r2
 8101d34:	d027      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101d36:	687b      	ldr	r3, [r7, #4]
 8101d38:	681b      	ldr	r3, [r3, #0]
 8101d3a:	4a61      	ldr	r2, [pc, #388]	@ (8101ec0 <HAL_DMA_Abort+0x464>)
 8101d3c:	4293      	cmp	r3, r2
 8101d3e:	d022      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101d40:	687b      	ldr	r3, [r7, #4]
 8101d42:	681b      	ldr	r3, [r3, #0]
 8101d44:	4a5f      	ldr	r2, [pc, #380]	@ (8101ec4 <HAL_DMA_Abort+0x468>)
 8101d46:	4293      	cmp	r3, r2
 8101d48:	d01d      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101d4a:	687b      	ldr	r3, [r7, #4]
 8101d4c:	681b      	ldr	r3, [r3, #0]
 8101d4e:	4a5e      	ldr	r2, [pc, #376]	@ (8101ec8 <HAL_DMA_Abort+0x46c>)
 8101d50:	4293      	cmp	r3, r2
 8101d52:	d018      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101d54:	687b      	ldr	r3, [r7, #4]
 8101d56:	681b      	ldr	r3, [r3, #0]
 8101d58:	4a5c      	ldr	r2, [pc, #368]	@ (8101ecc <HAL_DMA_Abort+0x470>)
 8101d5a:	4293      	cmp	r3, r2
 8101d5c:	d013      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101d5e:	687b      	ldr	r3, [r7, #4]
 8101d60:	681b      	ldr	r3, [r3, #0]
 8101d62:	4a5b      	ldr	r2, [pc, #364]	@ (8101ed0 <HAL_DMA_Abort+0x474>)
 8101d64:	4293      	cmp	r3, r2
 8101d66:	d00e      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101d68:	687b      	ldr	r3, [r7, #4]
 8101d6a:	681b      	ldr	r3, [r3, #0]
 8101d6c:	4a59      	ldr	r2, [pc, #356]	@ (8101ed4 <HAL_DMA_Abort+0x478>)
 8101d6e:	4293      	cmp	r3, r2
 8101d70:	d009      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101d72:	687b      	ldr	r3, [r7, #4]
 8101d74:	681b      	ldr	r3, [r3, #0]
 8101d76:	4a58      	ldr	r2, [pc, #352]	@ (8101ed8 <HAL_DMA_Abort+0x47c>)
 8101d78:	4293      	cmp	r3, r2
 8101d7a:	d004      	beq.n	8101d86 <HAL_DMA_Abort+0x32a>
 8101d7c:	687b      	ldr	r3, [r7, #4]
 8101d7e:	681b      	ldr	r3, [r3, #0]
 8101d80:	4a56      	ldr	r2, [pc, #344]	@ (8101edc <HAL_DMA_Abort+0x480>)
 8101d82:	4293      	cmp	r3, r2
 8101d84:	d108      	bne.n	8101d98 <HAL_DMA_Abort+0x33c>
 8101d86:	687b      	ldr	r3, [r7, #4]
 8101d88:	681b      	ldr	r3, [r3, #0]
 8101d8a:	681a      	ldr	r2, [r3, #0]
 8101d8c:	687b      	ldr	r3, [r7, #4]
 8101d8e:	681b      	ldr	r3, [r3, #0]
 8101d90:	f022 0201 	bic.w	r2, r2, #1
 8101d94:	601a      	str	r2, [r3, #0]
 8101d96:	e007      	b.n	8101da8 <HAL_DMA_Abort+0x34c>
 8101d98:	687b      	ldr	r3, [r7, #4]
 8101d9a:	681b      	ldr	r3, [r3, #0]
 8101d9c:	681a      	ldr	r2, [r3, #0]
 8101d9e:	687b      	ldr	r3, [r7, #4]
 8101da0:	681b      	ldr	r3, [r3, #0]
 8101da2:	f022 0201 	bic.w	r2, r2, #1
 8101da6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8101da8:	e013      	b.n	8101dd2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8101daa:	f7ff fd59 	bl	8101860 <HAL_GetTick>
 8101dae:	4602      	mov	r2, r0
 8101db0:	693b      	ldr	r3, [r7, #16]
 8101db2:	1ad3      	subs	r3, r2, r3
 8101db4:	2b05      	cmp	r3, #5
 8101db6:	d90c      	bls.n	8101dd2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8101db8:	687b      	ldr	r3, [r7, #4]
 8101dba:	2220      	movs	r2, #32
 8101dbc:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8101dbe:	687b      	ldr	r3, [r7, #4]
 8101dc0:	2203      	movs	r2, #3
 8101dc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8101dc6:	687b      	ldr	r3, [r7, #4]
 8101dc8:	2200      	movs	r2, #0
 8101dca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8101dce:	2301      	movs	r3, #1
 8101dd0:	e12d      	b.n	810202e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8101dd2:	697b      	ldr	r3, [r7, #20]
 8101dd4:	681b      	ldr	r3, [r3, #0]
 8101dd6:	f003 0301 	and.w	r3, r3, #1
 8101dda:	2b00      	cmp	r3, #0
 8101ddc:	d1e5      	bne.n	8101daa <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8101dde:	687b      	ldr	r3, [r7, #4]
 8101de0:	681b      	ldr	r3, [r3, #0]
 8101de2:	4a2f      	ldr	r2, [pc, #188]	@ (8101ea0 <HAL_DMA_Abort+0x444>)
 8101de4:	4293      	cmp	r3, r2
 8101de6:	d04a      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101de8:	687b      	ldr	r3, [r7, #4]
 8101dea:	681b      	ldr	r3, [r3, #0]
 8101dec:	4a2d      	ldr	r2, [pc, #180]	@ (8101ea4 <HAL_DMA_Abort+0x448>)
 8101dee:	4293      	cmp	r3, r2
 8101df0:	d045      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101df2:	687b      	ldr	r3, [r7, #4]
 8101df4:	681b      	ldr	r3, [r3, #0]
 8101df6:	4a2c      	ldr	r2, [pc, #176]	@ (8101ea8 <HAL_DMA_Abort+0x44c>)
 8101df8:	4293      	cmp	r3, r2
 8101dfa:	d040      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101dfc:	687b      	ldr	r3, [r7, #4]
 8101dfe:	681b      	ldr	r3, [r3, #0]
 8101e00:	4a2a      	ldr	r2, [pc, #168]	@ (8101eac <HAL_DMA_Abort+0x450>)
 8101e02:	4293      	cmp	r3, r2
 8101e04:	d03b      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101e06:	687b      	ldr	r3, [r7, #4]
 8101e08:	681b      	ldr	r3, [r3, #0]
 8101e0a:	4a29      	ldr	r2, [pc, #164]	@ (8101eb0 <HAL_DMA_Abort+0x454>)
 8101e0c:	4293      	cmp	r3, r2
 8101e0e:	d036      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101e10:	687b      	ldr	r3, [r7, #4]
 8101e12:	681b      	ldr	r3, [r3, #0]
 8101e14:	4a27      	ldr	r2, [pc, #156]	@ (8101eb4 <HAL_DMA_Abort+0x458>)
 8101e16:	4293      	cmp	r3, r2
 8101e18:	d031      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101e1a:	687b      	ldr	r3, [r7, #4]
 8101e1c:	681b      	ldr	r3, [r3, #0]
 8101e1e:	4a26      	ldr	r2, [pc, #152]	@ (8101eb8 <HAL_DMA_Abort+0x45c>)
 8101e20:	4293      	cmp	r3, r2
 8101e22:	d02c      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101e24:	687b      	ldr	r3, [r7, #4]
 8101e26:	681b      	ldr	r3, [r3, #0]
 8101e28:	4a24      	ldr	r2, [pc, #144]	@ (8101ebc <HAL_DMA_Abort+0x460>)
 8101e2a:	4293      	cmp	r3, r2
 8101e2c:	d027      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101e2e:	687b      	ldr	r3, [r7, #4]
 8101e30:	681b      	ldr	r3, [r3, #0]
 8101e32:	4a23      	ldr	r2, [pc, #140]	@ (8101ec0 <HAL_DMA_Abort+0x464>)
 8101e34:	4293      	cmp	r3, r2
 8101e36:	d022      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101e38:	687b      	ldr	r3, [r7, #4]
 8101e3a:	681b      	ldr	r3, [r3, #0]
 8101e3c:	4a21      	ldr	r2, [pc, #132]	@ (8101ec4 <HAL_DMA_Abort+0x468>)
 8101e3e:	4293      	cmp	r3, r2
 8101e40:	d01d      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101e42:	687b      	ldr	r3, [r7, #4]
 8101e44:	681b      	ldr	r3, [r3, #0]
 8101e46:	4a20      	ldr	r2, [pc, #128]	@ (8101ec8 <HAL_DMA_Abort+0x46c>)
 8101e48:	4293      	cmp	r3, r2
 8101e4a:	d018      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101e4c:	687b      	ldr	r3, [r7, #4]
 8101e4e:	681b      	ldr	r3, [r3, #0]
 8101e50:	4a1e      	ldr	r2, [pc, #120]	@ (8101ecc <HAL_DMA_Abort+0x470>)
 8101e52:	4293      	cmp	r3, r2
 8101e54:	d013      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101e56:	687b      	ldr	r3, [r7, #4]
 8101e58:	681b      	ldr	r3, [r3, #0]
 8101e5a:	4a1d      	ldr	r2, [pc, #116]	@ (8101ed0 <HAL_DMA_Abort+0x474>)
 8101e5c:	4293      	cmp	r3, r2
 8101e5e:	d00e      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101e60:	687b      	ldr	r3, [r7, #4]
 8101e62:	681b      	ldr	r3, [r3, #0]
 8101e64:	4a1b      	ldr	r2, [pc, #108]	@ (8101ed4 <HAL_DMA_Abort+0x478>)
 8101e66:	4293      	cmp	r3, r2
 8101e68:	d009      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101e6a:	687b      	ldr	r3, [r7, #4]
 8101e6c:	681b      	ldr	r3, [r3, #0]
 8101e6e:	4a1a      	ldr	r2, [pc, #104]	@ (8101ed8 <HAL_DMA_Abort+0x47c>)
 8101e70:	4293      	cmp	r3, r2
 8101e72:	d004      	beq.n	8101e7e <HAL_DMA_Abort+0x422>
 8101e74:	687b      	ldr	r3, [r7, #4]
 8101e76:	681b      	ldr	r3, [r3, #0]
 8101e78:	4a18      	ldr	r2, [pc, #96]	@ (8101edc <HAL_DMA_Abort+0x480>)
 8101e7a:	4293      	cmp	r3, r2
 8101e7c:	d101      	bne.n	8101e82 <HAL_DMA_Abort+0x426>
 8101e7e:	2301      	movs	r3, #1
 8101e80:	e000      	b.n	8101e84 <HAL_DMA_Abort+0x428>
 8101e82:	2300      	movs	r3, #0
 8101e84:	2b00      	cmp	r3, #0
 8101e86:	d02b      	beq.n	8101ee0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8101e88:	687b      	ldr	r3, [r7, #4]
 8101e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101e8c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8101e8e:	687b      	ldr	r3, [r7, #4]
 8101e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8101e92:	f003 031f 	and.w	r3, r3, #31
 8101e96:	223f      	movs	r2, #63	@ 0x3f
 8101e98:	409a      	lsls	r2, r3
 8101e9a:	68bb      	ldr	r3, [r7, #8]
 8101e9c:	609a      	str	r2, [r3, #8]
 8101e9e:	e02a      	b.n	8101ef6 <HAL_DMA_Abort+0x49a>
 8101ea0:	40020010 	.word	0x40020010
 8101ea4:	40020028 	.word	0x40020028
 8101ea8:	40020040 	.word	0x40020040
 8101eac:	40020058 	.word	0x40020058
 8101eb0:	40020070 	.word	0x40020070
 8101eb4:	40020088 	.word	0x40020088
 8101eb8:	400200a0 	.word	0x400200a0
 8101ebc:	400200b8 	.word	0x400200b8
 8101ec0:	40020410 	.word	0x40020410
 8101ec4:	40020428 	.word	0x40020428
 8101ec8:	40020440 	.word	0x40020440
 8101ecc:	40020458 	.word	0x40020458
 8101ed0:	40020470 	.word	0x40020470
 8101ed4:	40020488 	.word	0x40020488
 8101ed8:	400204a0 	.word	0x400204a0
 8101edc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8101ee0:	687b      	ldr	r3, [r7, #4]
 8101ee2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101ee4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8101ee6:	687b      	ldr	r3, [r7, #4]
 8101ee8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8101eea:	f003 031f 	and.w	r3, r3, #31
 8101eee:	2201      	movs	r2, #1
 8101ef0:	409a      	lsls	r2, r3
 8101ef2:	68fb      	ldr	r3, [r7, #12]
 8101ef4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8101ef6:	687b      	ldr	r3, [r7, #4]
 8101ef8:	681b      	ldr	r3, [r3, #0]
 8101efa:	4a4f      	ldr	r2, [pc, #316]	@ (8102038 <HAL_DMA_Abort+0x5dc>)
 8101efc:	4293      	cmp	r3, r2
 8101efe:	d072      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f00:	687b      	ldr	r3, [r7, #4]
 8101f02:	681b      	ldr	r3, [r3, #0]
 8101f04:	4a4d      	ldr	r2, [pc, #308]	@ (810203c <HAL_DMA_Abort+0x5e0>)
 8101f06:	4293      	cmp	r3, r2
 8101f08:	d06d      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f0a:	687b      	ldr	r3, [r7, #4]
 8101f0c:	681b      	ldr	r3, [r3, #0]
 8101f0e:	4a4c      	ldr	r2, [pc, #304]	@ (8102040 <HAL_DMA_Abort+0x5e4>)
 8101f10:	4293      	cmp	r3, r2
 8101f12:	d068      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f14:	687b      	ldr	r3, [r7, #4]
 8101f16:	681b      	ldr	r3, [r3, #0]
 8101f18:	4a4a      	ldr	r2, [pc, #296]	@ (8102044 <HAL_DMA_Abort+0x5e8>)
 8101f1a:	4293      	cmp	r3, r2
 8101f1c:	d063      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f1e:	687b      	ldr	r3, [r7, #4]
 8101f20:	681b      	ldr	r3, [r3, #0]
 8101f22:	4a49      	ldr	r2, [pc, #292]	@ (8102048 <HAL_DMA_Abort+0x5ec>)
 8101f24:	4293      	cmp	r3, r2
 8101f26:	d05e      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f28:	687b      	ldr	r3, [r7, #4]
 8101f2a:	681b      	ldr	r3, [r3, #0]
 8101f2c:	4a47      	ldr	r2, [pc, #284]	@ (810204c <HAL_DMA_Abort+0x5f0>)
 8101f2e:	4293      	cmp	r3, r2
 8101f30:	d059      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f32:	687b      	ldr	r3, [r7, #4]
 8101f34:	681b      	ldr	r3, [r3, #0]
 8101f36:	4a46      	ldr	r2, [pc, #280]	@ (8102050 <HAL_DMA_Abort+0x5f4>)
 8101f38:	4293      	cmp	r3, r2
 8101f3a:	d054      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f3c:	687b      	ldr	r3, [r7, #4]
 8101f3e:	681b      	ldr	r3, [r3, #0]
 8101f40:	4a44      	ldr	r2, [pc, #272]	@ (8102054 <HAL_DMA_Abort+0x5f8>)
 8101f42:	4293      	cmp	r3, r2
 8101f44:	d04f      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f46:	687b      	ldr	r3, [r7, #4]
 8101f48:	681b      	ldr	r3, [r3, #0]
 8101f4a:	4a43      	ldr	r2, [pc, #268]	@ (8102058 <HAL_DMA_Abort+0x5fc>)
 8101f4c:	4293      	cmp	r3, r2
 8101f4e:	d04a      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f50:	687b      	ldr	r3, [r7, #4]
 8101f52:	681b      	ldr	r3, [r3, #0]
 8101f54:	4a41      	ldr	r2, [pc, #260]	@ (810205c <HAL_DMA_Abort+0x600>)
 8101f56:	4293      	cmp	r3, r2
 8101f58:	d045      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f5a:	687b      	ldr	r3, [r7, #4]
 8101f5c:	681b      	ldr	r3, [r3, #0]
 8101f5e:	4a40      	ldr	r2, [pc, #256]	@ (8102060 <HAL_DMA_Abort+0x604>)
 8101f60:	4293      	cmp	r3, r2
 8101f62:	d040      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f64:	687b      	ldr	r3, [r7, #4]
 8101f66:	681b      	ldr	r3, [r3, #0]
 8101f68:	4a3e      	ldr	r2, [pc, #248]	@ (8102064 <HAL_DMA_Abort+0x608>)
 8101f6a:	4293      	cmp	r3, r2
 8101f6c:	d03b      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f6e:	687b      	ldr	r3, [r7, #4]
 8101f70:	681b      	ldr	r3, [r3, #0]
 8101f72:	4a3d      	ldr	r2, [pc, #244]	@ (8102068 <HAL_DMA_Abort+0x60c>)
 8101f74:	4293      	cmp	r3, r2
 8101f76:	d036      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f78:	687b      	ldr	r3, [r7, #4]
 8101f7a:	681b      	ldr	r3, [r3, #0]
 8101f7c:	4a3b      	ldr	r2, [pc, #236]	@ (810206c <HAL_DMA_Abort+0x610>)
 8101f7e:	4293      	cmp	r3, r2
 8101f80:	d031      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f82:	687b      	ldr	r3, [r7, #4]
 8101f84:	681b      	ldr	r3, [r3, #0]
 8101f86:	4a3a      	ldr	r2, [pc, #232]	@ (8102070 <HAL_DMA_Abort+0x614>)
 8101f88:	4293      	cmp	r3, r2
 8101f8a:	d02c      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f8c:	687b      	ldr	r3, [r7, #4]
 8101f8e:	681b      	ldr	r3, [r3, #0]
 8101f90:	4a38      	ldr	r2, [pc, #224]	@ (8102074 <HAL_DMA_Abort+0x618>)
 8101f92:	4293      	cmp	r3, r2
 8101f94:	d027      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101f96:	687b      	ldr	r3, [r7, #4]
 8101f98:	681b      	ldr	r3, [r3, #0]
 8101f9a:	4a37      	ldr	r2, [pc, #220]	@ (8102078 <HAL_DMA_Abort+0x61c>)
 8101f9c:	4293      	cmp	r3, r2
 8101f9e:	d022      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101fa0:	687b      	ldr	r3, [r7, #4]
 8101fa2:	681b      	ldr	r3, [r3, #0]
 8101fa4:	4a35      	ldr	r2, [pc, #212]	@ (810207c <HAL_DMA_Abort+0x620>)
 8101fa6:	4293      	cmp	r3, r2
 8101fa8:	d01d      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101faa:	687b      	ldr	r3, [r7, #4]
 8101fac:	681b      	ldr	r3, [r3, #0]
 8101fae:	4a34      	ldr	r2, [pc, #208]	@ (8102080 <HAL_DMA_Abort+0x624>)
 8101fb0:	4293      	cmp	r3, r2
 8101fb2:	d018      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101fb4:	687b      	ldr	r3, [r7, #4]
 8101fb6:	681b      	ldr	r3, [r3, #0]
 8101fb8:	4a32      	ldr	r2, [pc, #200]	@ (8102084 <HAL_DMA_Abort+0x628>)
 8101fba:	4293      	cmp	r3, r2
 8101fbc:	d013      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101fbe:	687b      	ldr	r3, [r7, #4]
 8101fc0:	681b      	ldr	r3, [r3, #0]
 8101fc2:	4a31      	ldr	r2, [pc, #196]	@ (8102088 <HAL_DMA_Abort+0x62c>)
 8101fc4:	4293      	cmp	r3, r2
 8101fc6:	d00e      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101fc8:	687b      	ldr	r3, [r7, #4]
 8101fca:	681b      	ldr	r3, [r3, #0]
 8101fcc:	4a2f      	ldr	r2, [pc, #188]	@ (810208c <HAL_DMA_Abort+0x630>)
 8101fce:	4293      	cmp	r3, r2
 8101fd0:	d009      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101fd2:	687b      	ldr	r3, [r7, #4]
 8101fd4:	681b      	ldr	r3, [r3, #0]
 8101fd6:	4a2e      	ldr	r2, [pc, #184]	@ (8102090 <HAL_DMA_Abort+0x634>)
 8101fd8:	4293      	cmp	r3, r2
 8101fda:	d004      	beq.n	8101fe6 <HAL_DMA_Abort+0x58a>
 8101fdc:	687b      	ldr	r3, [r7, #4]
 8101fde:	681b      	ldr	r3, [r3, #0]
 8101fe0:	4a2c      	ldr	r2, [pc, #176]	@ (8102094 <HAL_DMA_Abort+0x638>)
 8101fe2:	4293      	cmp	r3, r2
 8101fe4:	d101      	bne.n	8101fea <HAL_DMA_Abort+0x58e>
 8101fe6:	2301      	movs	r3, #1
 8101fe8:	e000      	b.n	8101fec <HAL_DMA_Abort+0x590>
 8101fea:	2300      	movs	r3, #0
 8101fec:	2b00      	cmp	r3, #0
 8101fee:	d015      	beq.n	810201c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8101ff0:	687b      	ldr	r3, [r7, #4]
 8101ff2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8101ff4:	687a      	ldr	r2, [r7, #4]
 8101ff6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8101ff8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8101ffa:	687b      	ldr	r3, [r7, #4]
 8101ffc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8101ffe:	2b00      	cmp	r3, #0
 8102000:	d00c      	beq.n	810201c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8102002:	687b      	ldr	r3, [r7, #4]
 8102004:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8102006:	681a      	ldr	r2, [r3, #0]
 8102008:	687b      	ldr	r3, [r7, #4]
 810200a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 810200c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8102010:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8102012:	687b      	ldr	r3, [r7, #4]
 8102014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102016:	687a      	ldr	r2, [r7, #4]
 8102018:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 810201a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 810201c:	687b      	ldr	r3, [r7, #4]
 810201e:	2201      	movs	r2, #1
 8102020:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8102024:	687b      	ldr	r3, [r7, #4]
 8102026:	2200      	movs	r2, #0
 8102028:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 810202c:	2300      	movs	r3, #0
}
 810202e:	4618      	mov	r0, r3
 8102030:	3718      	adds	r7, #24
 8102032:	46bd      	mov	sp, r7
 8102034:	bd80      	pop	{r7, pc}
 8102036:	bf00      	nop
 8102038:	40020010 	.word	0x40020010
 810203c:	40020028 	.word	0x40020028
 8102040:	40020040 	.word	0x40020040
 8102044:	40020058 	.word	0x40020058
 8102048:	40020070 	.word	0x40020070
 810204c:	40020088 	.word	0x40020088
 8102050:	400200a0 	.word	0x400200a0
 8102054:	400200b8 	.word	0x400200b8
 8102058:	40020410 	.word	0x40020410
 810205c:	40020428 	.word	0x40020428
 8102060:	40020440 	.word	0x40020440
 8102064:	40020458 	.word	0x40020458
 8102068:	40020470 	.word	0x40020470
 810206c:	40020488 	.word	0x40020488
 8102070:	400204a0 	.word	0x400204a0
 8102074:	400204b8 	.word	0x400204b8
 8102078:	58025408 	.word	0x58025408
 810207c:	5802541c 	.word	0x5802541c
 8102080:	58025430 	.word	0x58025430
 8102084:	58025444 	.word	0x58025444
 8102088:	58025458 	.word	0x58025458
 810208c:	5802546c 	.word	0x5802546c
 8102090:	58025480 	.word	0x58025480
 8102094:	58025494 	.word	0x58025494

08102098 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8102098:	b580      	push	{r7, lr}
 810209a:	b084      	sub	sp, #16
 810209c:	af00      	add	r7, sp, #0
 810209e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 81020a0:	687b      	ldr	r3, [r7, #4]
 81020a2:	2b00      	cmp	r3, #0
 81020a4:	d101      	bne.n	81020aa <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 81020a6:	2301      	movs	r3, #1
 81020a8:	e237      	b.n	810251a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 81020aa:	687b      	ldr	r3, [r7, #4]
 81020ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 81020b0:	b2db      	uxtb	r3, r3
 81020b2:	2b02      	cmp	r3, #2
 81020b4:	d004      	beq.n	81020c0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 81020b6:	687b      	ldr	r3, [r7, #4]
 81020b8:	2280      	movs	r2, #128	@ 0x80
 81020ba:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 81020bc:	2301      	movs	r3, #1
 81020be:	e22c      	b.n	810251a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81020c0:	687b      	ldr	r3, [r7, #4]
 81020c2:	681b      	ldr	r3, [r3, #0]
 81020c4:	4a5c      	ldr	r2, [pc, #368]	@ (8102238 <HAL_DMA_Abort_IT+0x1a0>)
 81020c6:	4293      	cmp	r3, r2
 81020c8:	d04a      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 81020ca:	687b      	ldr	r3, [r7, #4]
 81020cc:	681b      	ldr	r3, [r3, #0]
 81020ce:	4a5b      	ldr	r2, [pc, #364]	@ (810223c <HAL_DMA_Abort_IT+0x1a4>)
 81020d0:	4293      	cmp	r3, r2
 81020d2:	d045      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 81020d4:	687b      	ldr	r3, [r7, #4]
 81020d6:	681b      	ldr	r3, [r3, #0]
 81020d8:	4a59      	ldr	r2, [pc, #356]	@ (8102240 <HAL_DMA_Abort_IT+0x1a8>)
 81020da:	4293      	cmp	r3, r2
 81020dc:	d040      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 81020de:	687b      	ldr	r3, [r7, #4]
 81020e0:	681b      	ldr	r3, [r3, #0]
 81020e2:	4a58      	ldr	r2, [pc, #352]	@ (8102244 <HAL_DMA_Abort_IT+0x1ac>)
 81020e4:	4293      	cmp	r3, r2
 81020e6:	d03b      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 81020e8:	687b      	ldr	r3, [r7, #4]
 81020ea:	681b      	ldr	r3, [r3, #0]
 81020ec:	4a56      	ldr	r2, [pc, #344]	@ (8102248 <HAL_DMA_Abort_IT+0x1b0>)
 81020ee:	4293      	cmp	r3, r2
 81020f0:	d036      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 81020f2:	687b      	ldr	r3, [r7, #4]
 81020f4:	681b      	ldr	r3, [r3, #0]
 81020f6:	4a55      	ldr	r2, [pc, #340]	@ (810224c <HAL_DMA_Abort_IT+0x1b4>)
 81020f8:	4293      	cmp	r3, r2
 81020fa:	d031      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 81020fc:	687b      	ldr	r3, [r7, #4]
 81020fe:	681b      	ldr	r3, [r3, #0]
 8102100:	4a53      	ldr	r2, [pc, #332]	@ (8102250 <HAL_DMA_Abort_IT+0x1b8>)
 8102102:	4293      	cmp	r3, r2
 8102104:	d02c      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 8102106:	687b      	ldr	r3, [r7, #4]
 8102108:	681b      	ldr	r3, [r3, #0]
 810210a:	4a52      	ldr	r2, [pc, #328]	@ (8102254 <HAL_DMA_Abort_IT+0x1bc>)
 810210c:	4293      	cmp	r3, r2
 810210e:	d027      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 8102110:	687b      	ldr	r3, [r7, #4]
 8102112:	681b      	ldr	r3, [r3, #0]
 8102114:	4a50      	ldr	r2, [pc, #320]	@ (8102258 <HAL_DMA_Abort_IT+0x1c0>)
 8102116:	4293      	cmp	r3, r2
 8102118:	d022      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 810211a:	687b      	ldr	r3, [r7, #4]
 810211c:	681b      	ldr	r3, [r3, #0]
 810211e:	4a4f      	ldr	r2, [pc, #316]	@ (810225c <HAL_DMA_Abort_IT+0x1c4>)
 8102120:	4293      	cmp	r3, r2
 8102122:	d01d      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 8102124:	687b      	ldr	r3, [r7, #4]
 8102126:	681b      	ldr	r3, [r3, #0]
 8102128:	4a4d      	ldr	r2, [pc, #308]	@ (8102260 <HAL_DMA_Abort_IT+0x1c8>)
 810212a:	4293      	cmp	r3, r2
 810212c:	d018      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 810212e:	687b      	ldr	r3, [r7, #4]
 8102130:	681b      	ldr	r3, [r3, #0]
 8102132:	4a4c      	ldr	r2, [pc, #304]	@ (8102264 <HAL_DMA_Abort_IT+0x1cc>)
 8102134:	4293      	cmp	r3, r2
 8102136:	d013      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 8102138:	687b      	ldr	r3, [r7, #4]
 810213a:	681b      	ldr	r3, [r3, #0]
 810213c:	4a4a      	ldr	r2, [pc, #296]	@ (8102268 <HAL_DMA_Abort_IT+0x1d0>)
 810213e:	4293      	cmp	r3, r2
 8102140:	d00e      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 8102142:	687b      	ldr	r3, [r7, #4]
 8102144:	681b      	ldr	r3, [r3, #0]
 8102146:	4a49      	ldr	r2, [pc, #292]	@ (810226c <HAL_DMA_Abort_IT+0x1d4>)
 8102148:	4293      	cmp	r3, r2
 810214a:	d009      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 810214c:	687b      	ldr	r3, [r7, #4]
 810214e:	681b      	ldr	r3, [r3, #0]
 8102150:	4a47      	ldr	r2, [pc, #284]	@ (8102270 <HAL_DMA_Abort_IT+0x1d8>)
 8102152:	4293      	cmp	r3, r2
 8102154:	d004      	beq.n	8102160 <HAL_DMA_Abort_IT+0xc8>
 8102156:	687b      	ldr	r3, [r7, #4]
 8102158:	681b      	ldr	r3, [r3, #0]
 810215a:	4a46      	ldr	r2, [pc, #280]	@ (8102274 <HAL_DMA_Abort_IT+0x1dc>)
 810215c:	4293      	cmp	r3, r2
 810215e:	d101      	bne.n	8102164 <HAL_DMA_Abort_IT+0xcc>
 8102160:	2301      	movs	r3, #1
 8102162:	e000      	b.n	8102166 <HAL_DMA_Abort_IT+0xce>
 8102164:	2300      	movs	r3, #0
 8102166:	2b00      	cmp	r3, #0
 8102168:	f000 8086 	beq.w	8102278 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 810216c:	687b      	ldr	r3, [r7, #4]
 810216e:	2204      	movs	r2, #4
 8102170:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8102174:	687b      	ldr	r3, [r7, #4]
 8102176:	681b      	ldr	r3, [r3, #0]
 8102178:	4a2f      	ldr	r2, [pc, #188]	@ (8102238 <HAL_DMA_Abort_IT+0x1a0>)
 810217a:	4293      	cmp	r3, r2
 810217c:	d04a      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 810217e:	687b      	ldr	r3, [r7, #4]
 8102180:	681b      	ldr	r3, [r3, #0]
 8102182:	4a2e      	ldr	r2, [pc, #184]	@ (810223c <HAL_DMA_Abort_IT+0x1a4>)
 8102184:	4293      	cmp	r3, r2
 8102186:	d045      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 8102188:	687b      	ldr	r3, [r7, #4]
 810218a:	681b      	ldr	r3, [r3, #0]
 810218c:	4a2c      	ldr	r2, [pc, #176]	@ (8102240 <HAL_DMA_Abort_IT+0x1a8>)
 810218e:	4293      	cmp	r3, r2
 8102190:	d040      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 8102192:	687b      	ldr	r3, [r7, #4]
 8102194:	681b      	ldr	r3, [r3, #0]
 8102196:	4a2b      	ldr	r2, [pc, #172]	@ (8102244 <HAL_DMA_Abort_IT+0x1ac>)
 8102198:	4293      	cmp	r3, r2
 810219a:	d03b      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 810219c:	687b      	ldr	r3, [r7, #4]
 810219e:	681b      	ldr	r3, [r3, #0]
 81021a0:	4a29      	ldr	r2, [pc, #164]	@ (8102248 <HAL_DMA_Abort_IT+0x1b0>)
 81021a2:	4293      	cmp	r3, r2
 81021a4:	d036      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 81021a6:	687b      	ldr	r3, [r7, #4]
 81021a8:	681b      	ldr	r3, [r3, #0]
 81021aa:	4a28      	ldr	r2, [pc, #160]	@ (810224c <HAL_DMA_Abort_IT+0x1b4>)
 81021ac:	4293      	cmp	r3, r2
 81021ae:	d031      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 81021b0:	687b      	ldr	r3, [r7, #4]
 81021b2:	681b      	ldr	r3, [r3, #0]
 81021b4:	4a26      	ldr	r2, [pc, #152]	@ (8102250 <HAL_DMA_Abort_IT+0x1b8>)
 81021b6:	4293      	cmp	r3, r2
 81021b8:	d02c      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 81021ba:	687b      	ldr	r3, [r7, #4]
 81021bc:	681b      	ldr	r3, [r3, #0]
 81021be:	4a25      	ldr	r2, [pc, #148]	@ (8102254 <HAL_DMA_Abort_IT+0x1bc>)
 81021c0:	4293      	cmp	r3, r2
 81021c2:	d027      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 81021c4:	687b      	ldr	r3, [r7, #4]
 81021c6:	681b      	ldr	r3, [r3, #0]
 81021c8:	4a23      	ldr	r2, [pc, #140]	@ (8102258 <HAL_DMA_Abort_IT+0x1c0>)
 81021ca:	4293      	cmp	r3, r2
 81021cc:	d022      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 81021ce:	687b      	ldr	r3, [r7, #4]
 81021d0:	681b      	ldr	r3, [r3, #0]
 81021d2:	4a22      	ldr	r2, [pc, #136]	@ (810225c <HAL_DMA_Abort_IT+0x1c4>)
 81021d4:	4293      	cmp	r3, r2
 81021d6:	d01d      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 81021d8:	687b      	ldr	r3, [r7, #4]
 81021da:	681b      	ldr	r3, [r3, #0]
 81021dc:	4a20      	ldr	r2, [pc, #128]	@ (8102260 <HAL_DMA_Abort_IT+0x1c8>)
 81021de:	4293      	cmp	r3, r2
 81021e0:	d018      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 81021e2:	687b      	ldr	r3, [r7, #4]
 81021e4:	681b      	ldr	r3, [r3, #0]
 81021e6:	4a1f      	ldr	r2, [pc, #124]	@ (8102264 <HAL_DMA_Abort_IT+0x1cc>)
 81021e8:	4293      	cmp	r3, r2
 81021ea:	d013      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 81021ec:	687b      	ldr	r3, [r7, #4]
 81021ee:	681b      	ldr	r3, [r3, #0]
 81021f0:	4a1d      	ldr	r2, [pc, #116]	@ (8102268 <HAL_DMA_Abort_IT+0x1d0>)
 81021f2:	4293      	cmp	r3, r2
 81021f4:	d00e      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 81021f6:	687b      	ldr	r3, [r7, #4]
 81021f8:	681b      	ldr	r3, [r3, #0]
 81021fa:	4a1c      	ldr	r2, [pc, #112]	@ (810226c <HAL_DMA_Abort_IT+0x1d4>)
 81021fc:	4293      	cmp	r3, r2
 81021fe:	d009      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 8102200:	687b      	ldr	r3, [r7, #4]
 8102202:	681b      	ldr	r3, [r3, #0]
 8102204:	4a1a      	ldr	r2, [pc, #104]	@ (8102270 <HAL_DMA_Abort_IT+0x1d8>)
 8102206:	4293      	cmp	r3, r2
 8102208:	d004      	beq.n	8102214 <HAL_DMA_Abort_IT+0x17c>
 810220a:	687b      	ldr	r3, [r7, #4]
 810220c:	681b      	ldr	r3, [r3, #0]
 810220e:	4a19      	ldr	r2, [pc, #100]	@ (8102274 <HAL_DMA_Abort_IT+0x1dc>)
 8102210:	4293      	cmp	r3, r2
 8102212:	d108      	bne.n	8102226 <HAL_DMA_Abort_IT+0x18e>
 8102214:	687b      	ldr	r3, [r7, #4]
 8102216:	681b      	ldr	r3, [r3, #0]
 8102218:	681a      	ldr	r2, [r3, #0]
 810221a:	687b      	ldr	r3, [r7, #4]
 810221c:	681b      	ldr	r3, [r3, #0]
 810221e:	f022 0201 	bic.w	r2, r2, #1
 8102222:	601a      	str	r2, [r3, #0]
 8102224:	e178      	b.n	8102518 <HAL_DMA_Abort_IT+0x480>
 8102226:	687b      	ldr	r3, [r7, #4]
 8102228:	681b      	ldr	r3, [r3, #0]
 810222a:	681a      	ldr	r2, [r3, #0]
 810222c:	687b      	ldr	r3, [r7, #4]
 810222e:	681b      	ldr	r3, [r3, #0]
 8102230:	f022 0201 	bic.w	r2, r2, #1
 8102234:	601a      	str	r2, [r3, #0]
 8102236:	e16f      	b.n	8102518 <HAL_DMA_Abort_IT+0x480>
 8102238:	40020010 	.word	0x40020010
 810223c:	40020028 	.word	0x40020028
 8102240:	40020040 	.word	0x40020040
 8102244:	40020058 	.word	0x40020058
 8102248:	40020070 	.word	0x40020070
 810224c:	40020088 	.word	0x40020088
 8102250:	400200a0 	.word	0x400200a0
 8102254:	400200b8 	.word	0x400200b8
 8102258:	40020410 	.word	0x40020410
 810225c:	40020428 	.word	0x40020428
 8102260:	40020440 	.word	0x40020440
 8102264:	40020458 	.word	0x40020458
 8102268:	40020470 	.word	0x40020470
 810226c:	40020488 	.word	0x40020488
 8102270:	400204a0 	.word	0x400204a0
 8102274:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8102278:	687b      	ldr	r3, [r7, #4]
 810227a:	681b      	ldr	r3, [r3, #0]
 810227c:	681a      	ldr	r2, [r3, #0]
 810227e:	687b      	ldr	r3, [r7, #4]
 8102280:	681b      	ldr	r3, [r3, #0]
 8102282:	f022 020e 	bic.w	r2, r2, #14
 8102286:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8102288:	687b      	ldr	r3, [r7, #4]
 810228a:	681b      	ldr	r3, [r3, #0]
 810228c:	4a6c      	ldr	r2, [pc, #432]	@ (8102440 <HAL_DMA_Abort_IT+0x3a8>)
 810228e:	4293      	cmp	r3, r2
 8102290:	d04a      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 8102292:	687b      	ldr	r3, [r7, #4]
 8102294:	681b      	ldr	r3, [r3, #0]
 8102296:	4a6b      	ldr	r2, [pc, #428]	@ (8102444 <HAL_DMA_Abort_IT+0x3ac>)
 8102298:	4293      	cmp	r3, r2
 810229a:	d045      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 810229c:	687b      	ldr	r3, [r7, #4]
 810229e:	681b      	ldr	r3, [r3, #0]
 81022a0:	4a69      	ldr	r2, [pc, #420]	@ (8102448 <HAL_DMA_Abort_IT+0x3b0>)
 81022a2:	4293      	cmp	r3, r2
 81022a4:	d040      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 81022a6:	687b      	ldr	r3, [r7, #4]
 81022a8:	681b      	ldr	r3, [r3, #0]
 81022aa:	4a68      	ldr	r2, [pc, #416]	@ (810244c <HAL_DMA_Abort_IT+0x3b4>)
 81022ac:	4293      	cmp	r3, r2
 81022ae:	d03b      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 81022b0:	687b      	ldr	r3, [r7, #4]
 81022b2:	681b      	ldr	r3, [r3, #0]
 81022b4:	4a66      	ldr	r2, [pc, #408]	@ (8102450 <HAL_DMA_Abort_IT+0x3b8>)
 81022b6:	4293      	cmp	r3, r2
 81022b8:	d036      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 81022ba:	687b      	ldr	r3, [r7, #4]
 81022bc:	681b      	ldr	r3, [r3, #0]
 81022be:	4a65      	ldr	r2, [pc, #404]	@ (8102454 <HAL_DMA_Abort_IT+0x3bc>)
 81022c0:	4293      	cmp	r3, r2
 81022c2:	d031      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 81022c4:	687b      	ldr	r3, [r7, #4]
 81022c6:	681b      	ldr	r3, [r3, #0]
 81022c8:	4a63      	ldr	r2, [pc, #396]	@ (8102458 <HAL_DMA_Abort_IT+0x3c0>)
 81022ca:	4293      	cmp	r3, r2
 81022cc:	d02c      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 81022ce:	687b      	ldr	r3, [r7, #4]
 81022d0:	681b      	ldr	r3, [r3, #0]
 81022d2:	4a62      	ldr	r2, [pc, #392]	@ (810245c <HAL_DMA_Abort_IT+0x3c4>)
 81022d4:	4293      	cmp	r3, r2
 81022d6:	d027      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 81022d8:	687b      	ldr	r3, [r7, #4]
 81022da:	681b      	ldr	r3, [r3, #0]
 81022dc:	4a60      	ldr	r2, [pc, #384]	@ (8102460 <HAL_DMA_Abort_IT+0x3c8>)
 81022de:	4293      	cmp	r3, r2
 81022e0:	d022      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 81022e2:	687b      	ldr	r3, [r7, #4]
 81022e4:	681b      	ldr	r3, [r3, #0]
 81022e6:	4a5f      	ldr	r2, [pc, #380]	@ (8102464 <HAL_DMA_Abort_IT+0x3cc>)
 81022e8:	4293      	cmp	r3, r2
 81022ea:	d01d      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 81022ec:	687b      	ldr	r3, [r7, #4]
 81022ee:	681b      	ldr	r3, [r3, #0]
 81022f0:	4a5d      	ldr	r2, [pc, #372]	@ (8102468 <HAL_DMA_Abort_IT+0x3d0>)
 81022f2:	4293      	cmp	r3, r2
 81022f4:	d018      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 81022f6:	687b      	ldr	r3, [r7, #4]
 81022f8:	681b      	ldr	r3, [r3, #0]
 81022fa:	4a5c      	ldr	r2, [pc, #368]	@ (810246c <HAL_DMA_Abort_IT+0x3d4>)
 81022fc:	4293      	cmp	r3, r2
 81022fe:	d013      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 8102300:	687b      	ldr	r3, [r7, #4]
 8102302:	681b      	ldr	r3, [r3, #0]
 8102304:	4a5a      	ldr	r2, [pc, #360]	@ (8102470 <HAL_DMA_Abort_IT+0x3d8>)
 8102306:	4293      	cmp	r3, r2
 8102308:	d00e      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 810230a:	687b      	ldr	r3, [r7, #4]
 810230c:	681b      	ldr	r3, [r3, #0]
 810230e:	4a59      	ldr	r2, [pc, #356]	@ (8102474 <HAL_DMA_Abort_IT+0x3dc>)
 8102310:	4293      	cmp	r3, r2
 8102312:	d009      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 8102314:	687b      	ldr	r3, [r7, #4]
 8102316:	681b      	ldr	r3, [r3, #0]
 8102318:	4a57      	ldr	r2, [pc, #348]	@ (8102478 <HAL_DMA_Abort_IT+0x3e0>)
 810231a:	4293      	cmp	r3, r2
 810231c:	d004      	beq.n	8102328 <HAL_DMA_Abort_IT+0x290>
 810231e:	687b      	ldr	r3, [r7, #4]
 8102320:	681b      	ldr	r3, [r3, #0]
 8102322:	4a56      	ldr	r2, [pc, #344]	@ (810247c <HAL_DMA_Abort_IT+0x3e4>)
 8102324:	4293      	cmp	r3, r2
 8102326:	d108      	bne.n	810233a <HAL_DMA_Abort_IT+0x2a2>
 8102328:	687b      	ldr	r3, [r7, #4]
 810232a:	681b      	ldr	r3, [r3, #0]
 810232c:	681a      	ldr	r2, [r3, #0]
 810232e:	687b      	ldr	r3, [r7, #4]
 8102330:	681b      	ldr	r3, [r3, #0]
 8102332:	f022 0201 	bic.w	r2, r2, #1
 8102336:	601a      	str	r2, [r3, #0]
 8102338:	e007      	b.n	810234a <HAL_DMA_Abort_IT+0x2b2>
 810233a:	687b      	ldr	r3, [r7, #4]
 810233c:	681b      	ldr	r3, [r3, #0]
 810233e:	681a      	ldr	r2, [r3, #0]
 8102340:	687b      	ldr	r3, [r7, #4]
 8102342:	681b      	ldr	r3, [r3, #0]
 8102344:	f022 0201 	bic.w	r2, r2, #1
 8102348:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 810234a:	687b      	ldr	r3, [r7, #4]
 810234c:	681b      	ldr	r3, [r3, #0]
 810234e:	4a3c      	ldr	r2, [pc, #240]	@ (8102440 <HAL_DMA_Abort_IT+0x3a8>)
 8102350:	4293      	cmp	r3, r2
 8102352:	d072      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 8102354:	687b      	ldr	r3, [r7, #4]
 8102356:	681b      	ldr	r3, [r3, #0]
 8102358:	4a3a      	ldr	r2, [pc, #232]	@ (8102444 <HAL_DMA_Abort_IT+0x3ac>)
 810235a:	4293      	cmp	r3, r2
 810235c:	d06d      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 810235e:	687b      	ldr	r3, [r7, #4]
 8102360:	681b      	ldr	r3, [r3, #0]
 8102362:	4a39      	ldr	r2, [pc, #228]	@ (8102448 <HAL_DMA_Abort_IT+0x3b0>)
 8102364:	4293      	cmp	r3, r2
 8102366:	d068      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 8102368:	687b      	ldr	r3, [r7, #4]
 810236a:	681b      	ldr	r3, [r3, #0]
 810236c:	4a37      	ldr	r2, [pc, #220]	@ (810244c <HAL_DMA_Abort_IT+0x3b4>)
 810236e:	4293      	cmp	r3, r2
 8102370:	d063      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 8102372:	687b      	ldr	r3, [r7, #4]
 8102374:	681b      	ldr	r3, [r3, #0]
 8102376:	4a36      	ldr	r2, [pc, #216]	@ (8102450 <HAL_DMA_Abort_IT+0x3b8>)
 8102378:	4293      	cmp	r3, r2
 810237a:	d05e      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 810237c:	687b      	ldr	r3, [r7, #4]
 810237e:	681b      	ldr	r3, [r3, #0]
 8102380:	4a34      	ldr	r2, [pc, #208]	@ (8102454 <HAL_DMA_Abort_IT+0x3bc>)
 8102382:	4293      	cmp	r3, r2
 8102384:	d059      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 8102386:	687b      	ldr	r3, [r7, #4]
 8102388:	681b      	ldr	r3, [r3, #0]
 810238a:	4a33      	ldr	r2, [pc, #204]	@ (8102458 <HAL_DMA_Abort_IT+0x3c0>)
 810238c:	4293      	cmp	r3, r2
 810238e:	d054      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 8102390:	687b      	ldr	r3, [r7, #4]
 8102392:	681b      	ldr	r3, [r3, #0]
 8102394:	4a31      	ldr	r2, [pc, #196]	@ (810245c <HAL_DMA_Abort_IT+0x3c4>)
 8102396:	4293      	cmp	r3, r2
 8102398:	d04f      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 810239a:	687b      	ldr	r3, [r7, #4]
 810239c:	681b      	ldr	r3, [r3, #0]
 810239e:	4a30      	ldr	r2, [pc, #192]	@ (8102460 <HAL_DMA_Abort_IT+0x3c8>)
 81023a0:	4293      	cmp	r3, r2
 81023a2:	d04a      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 81023a4:	687b      	ldr	r3, [r7, #4]
 81023a6:	681b      	ldr	r3, [r3, #0]
 81023a8:	4a2e      	ldr	r2, [pc, #184]	@ (8102464 <HAL_DMA_Abort_IT+0x3cc>)
 81023aa:	4293      	cmp	r3, r2
 81023ac:	d045      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 81023ae:	687b      	ldr	r3, [r7, #4]
 81023b0:	681b      	ldr	r3, [r3, #0]
 81023b2:	4a2d      	ldr	r2, [pc, #180]	@ (8102468 <HAL_DMA_Abort_IT+0x3d0>)
 81023b4:	4293      	cmp	r3, r2
 81023b6:	d040      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 81023b8:	687b      	ldr	r3, [r7, #4]
 81023ba:	681b      	ldr	r3, [r3, #0]
 81023bc:	4a2b      	ldr	r2, [pc, #172]	@ (810246c <HAL_DMA_Abort_IT+0x3d4>)
 81023be:	4293      	cmp	r3, r2
 81023c0:	d03b      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 81023c2:	687b      	ldr	r3, [r7, #4]
 81023c4:	681b      	ldr	r3, [r3, #0]
 81023c6:	4a2a      	ldr	r2, [pc, #168]	@ (8102470 <HAL_DMA_Abort_IT+0x3d8>)
 81023c8:	4293      	cmp	r3, r2
 81023ca:	d036      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 81023cc:	687b      	ldr	r3, [r7, #4]
 81023ce:	681b      	ldr	r3, [r3, #0]
 81023d0:	4a28      	ldr	r2, [pc, #160]	@ (8102474 <HAL_DMA_Abort_IT+0x3dc>)
 81023d2:	4293      	cmp	r3, r2
 81023d4:	d031      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 81023d6:	687b      	ldr	r3, [r7, #4]
 81023d8:	681b      	ldr	r3, [r3, #0]
 81023da:	4a27      	ldr	r2, [pc, #156]	@ (8102478 <HAL_DMA_Abort_IT+0x3e0>)
 81023dc:	4293      	cmp	r3, r2
 81023de:	d02c      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 81023e0:	687b      	ldr	r3, [r7, #4]
 81023e2:	681b      	ldr	r3, [r3, #0]
 81023e4:	4a25      	ldr	r2, [pc, #148]	@ (810247c <HAL_DMA_Abort_IT+0x3e4>)
 81023e6:	4293      	cmp	r3, r2
 81023e8:	d027      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 81023ea:	687b      	ldr	r3, [r7, #4]
 81023ec:	681b      	ldr	r3, [r3, #0]
 81023ee:	4a24      	ldr	r2, [pc, #144]	@ (8102480 <HAL_DMA_Abort_IT+0x3e8>)
 81023f0:	4293      	cmp	r3, r2
 81023f2:	d022      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 81023f4:	687b      	ldr	r3, [r7, #4]
 81023f6:	681b      	ldr	r3, [r3, #0]
 81023f8:	4a22      	ldr	r2, [pc, #136]	@ (8102484 <HAL_DMA_Abort_IT+0x3ec>)
 81023fa:	4293      	cmp	r3, r2
 81023fc:	d01d      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 81023fe:	687b      	ldr	r3, [r7, #4]
 8102400:	681b      	ldr	r3, [r3, #0]
 8102402:	4a21      	ldr	r2, [pc, #132]	@ (8102488 <HAL_DMA_Abort_IT+0x3f0>)
 8102404:	4293      	cmp	r3, r2
 8102406:	d018      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 8102408:	687b      	ldr	r3, [r7, #4]
 810240a:	681b      	ldr	r3, [r3, #0]
 810240c:	4a1f      	ldr	r2, [pc, #124]	@ (810248c <HAL_DMA_Abort_IT+0x3f4>)
 810240e:	4293      	cmp	r3, r2
 8102410:	d013      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 8102412:	687b      	ldr	r3, [r7, #4]
 8102414:	681b      	ldr	r3, [r3, #0]
 8102416:	4a1e      	ldr	r2, [pc, #120]	@ (8102490 <HAL_DMA_Abort_IT+0x3f8>)
 8102418:	4293      	cmp	r3, r2
 810241a:	d00e      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 810241c:	687b      	ldr	r3, [r7, #4]
 810241e:	681b      	ldr	r3, [r3, #0]
 8102420:	4a1c      	ldr	r2, [pc, #112]	@ (8102494 <HAL_DMA_Abort_IT+0x3fc>)
 8102422:	4293      	cmp	r3, r2
 8102424:	d009      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 8102426:	687b      	ldr	r3, [r7, #4]
 8102428:	681b      	ldr	r3, [r3, #0]
 810242a:	4a1b      	ldr	r2, [pc, #108]	@ (8102498 <HAL_DMA_Abort_IT+0x400>)
 810242c:	4293      	cmp	r3, r2
 810242e:	d004      	beq.n	810243a <HAL_DMA_Abort_IT+0x3a2>
 8102430:	687b      	ldr	r3, [r7, #4]
 8102432:	681b      	ldr	r3, [r3, #0]
 8102434:	4a19      	ldr	r2, [pc, #100]	@ (810249c <HAL_DMA_Abort_IT+0x404>)
 8102436:	4293      	cmp	r3, r2
 8102438:	d132      	bne.n	81024a0 <HAL_DMA_Abort_IT+0x408>
 810243a:	2301      	movs	r3, #1
 810243c:	e031      	b.n	81024a2 <HAL_DMA_Abort_IT+0x40a>
 810243e:	bf00      	nop
 8102440:	40020010 	.word	0x40020010
 8102444:	40020028 	.word	0x40020028
 8102448:	40020040 	.word	0x40020040
 810244c:	40020058 	.word	0x40020058
 8102450:	40020070 	.word	0x40020070
 8102454:	40020088 	.word	0x40020088
 8102458:	400200a0 	.word	0x400200a0
 810245c:	400200b8 	.word	0x400200b8
 8102460:	40020410 	.word	0x40020410
 8102464:	40020428 	.word	0x40020428
 8102468:	40020440 	.word	0x40020440
 810246c:	40020458 	.word	0x40020458
 8102470:	40020470 	.word	0x40020470
 8102474:	40020488 	.word	0x40020488
 8102478:	400204a0 	.word	0x400204a0
 810247c:	400204b8 	.word	0x400204b8
 8102480:	58025408 	.word	0x58025408
 8102484:	5802541c 	.word	0x5802541c
 8102488:	58025430 	.word	0x58025430
 810248c:	58025444 	.word	0x58025444
 8102490:	58025458 	.word	0x58025458
 8102494:	5802546c 	.word	0x5802546c
 8102498:	58025480 	.word	0x58025480
 810249c:	58025494 	.word	0x58025494
 81024a0:	2300      	movs	r3, #0
 81024a2:	2b00      	cmp	r3, #0
 81024a4:	d028      	beq.n	81024f8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 81024a6:	687b      	ldr	r3, [r7, #4]
 81024a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81024aa:	681a      	ldr	r2, [r3, #0]
 81024ac:	687b      	ldr	r3, [r7, #4]
 81024ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81024b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 81024b4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 81024b6:	687b      	ldr	r3, [r7, #4]
 81024b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81024ba:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 81024bc:	687b      	ldr	r3, [r7, #4]
 81024be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81024c0:	f003 031f 	and.w	r3, r3, #31
 81024c4:	2201      	movs	r2, #1
 81024c6:	409a      	lsls	r2, r3
 81024c8:	68fb      	ldr	r3, [r7, #12]
 81024ca:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 81024cc:	687b      	ldr	r3, [r7, #4]
 81024ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81024d0:	687a      	ldr	r2, [r7, #4]
 81024d2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 81024d4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 81024d6:	687b      	ldr	r3, [r7, #4]
 81024d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81024da:	2b00      	cmp	r3, #0
 81024dc:	d00c      	beq.n	81024f8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 81024de:	687b      	ldr	r3, [r7, #4]
 81024e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81024e2:	681a      	ldr	r2, [r3, #0]
 81024e4:	687b      	ldr	r3, [r7, #4]
 81024e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81024e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 81024ec:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 81024ee:	687b      	ldr	r3, [r7, #4]
 81024f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81024f2:	687a      	ldr	r2, [r7, #4]
 81024f4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 81024f6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 81024f8:	687b      	ldr	r3, [r7, #4]
 81024fa:	2201      	movs	r2, #1
 81024fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8102500:	687b      	ldr	r3, [r7, #4]
 8102502:	2200      	movs	r2, #0
 8102504:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8102508:	687b      	ldr	r3, [r7, #4]
 810250a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810250c:	2b00      	cmp	r3, #0
 810250e:	d003      	beq.n	8102518 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8102510:	687b      	ldr	r3, [r7, #4]
 8102512:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102514:	6878      	ldr	r0, [r7, #4]
 8102516:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8102518:	2300      	movs	r3, #0
}
 810251a:	4618      	mov	r0, r3
 810251c:	3710      	adds	r7, #16
 810251e:	46bd      	mov	sp, r7
 8102520:	bd80      	pop	{r7, pc}
 8102522:	bf00      	nop

08102524 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8102524:	b480      	push	{r7}
 8102526:	b089      	sub	sp, #36	@ 0x24
 8102528:	af00      	add	r7, sp, #0
 810252a:	6078      	str	r0, [r7, #4]
 810252c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 810252e:	2300      	movs	r3, #0
 8102530:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8102532:	4b89      	ldr	r3, [pc, #548]	@ (8102758 <HAL_GPIO_Init+0x234>)
 8102534:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102536:	e194      	b.n	8102862 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8102538:	683b      	ldr	r3, [r7, #0]
 810253a:	681a      	ldr	r2, [r3, #0]
 810253c:	2101      	movs	r1, #1
 810253e:	69fb      	ldr	r3, [r7, #28]
 8102540:	fa01 f303 	lsl.w	r3, r1, r3
 8102544:	4013      	ands	r3, r2
 8102546:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8102548:	693b      	ldr	r3, [r7, #16]
 810254a:	2b00      	cmp	r3, #0
 810254c:	f000 8186 	beq.w	810285c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8102550:	683b      	ldr	r3, [r7, #0]
 8102552:	685b      	ldr	r3, [r3, #4]
 8102554:	f003 0303 	and.w	r3, r3, #3
 8102558:	2b01      	cmp	r3, #1
 810255a:	d005      	beq.n	8102568 <HAL_GPIO_Init+0x44>
 810255c:	683b      	ldr	r3, [r7, #0]
 810255e:	685b      	ldr	r3, [r3, #4]
 8102560:	f003 0303 	and.w	r3, r3, #3
 8102564:	2b02      	cmp	r3, #2
 8102566:	d130      	bne.n	81025ca <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8102568:	687b      	ldr	r3, [r7, #4]
 810256a:	689b      	ldr	r3, [r3, #8]
 810256c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 810256e:	69fb      	ldr	r3, [r7, #28]
 8102570:	005b      	lsls	r3, r3, #1
 8102572:	2203      	movs	r2, #3
 8102574:	fa02 f303 	lsl.w	r3, r2, r3
 8102578:	43db      	mvns	r3, r3
 810257a:	69ba      	ldr	r2, [r7, #24]
 810257c:	4013      	ands	r3, r2
 810257e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8102580:	683b      	ldr	r3, [r7, #0]
 8102582:	68da      	ldr	r2, [r3, #12]
 8102584:	69fb      	ldr	r3, [r7, #28]
 8102586:	005b      	lsls	r3, r3, #1
 8102588:	fa02 f303 	lsl.w	r3, r2, r3
 810258c:	69ba      	ldr	r2, [r7, #24]
 810258e:	4313      	orrs	r3, r2
 8102590:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8102592:	687b      	ldr	r3, [r7, #4]
 8102594:	69ba      	ldr	r2, [r7, #24]
 8102596:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8102598:	687b      	ldr	r3, [r7, #4]
 810259a:	685b      	ldr	r3, [r3, #4]
 810259c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 810259e:	2201      	movs	r2, #1
 81025a0:	69fb      	ldr	r3, [r7, #28]
 81025a2:	fa02 f303 	lsl.w	r3, r2, r3
 81025a6:	43db      	mvns	r3, r3
 81025a8:	69ba      	ldr	r2, [r7, #24]
 81025aa:	4013      	ands	r3, r2
 81025ac:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 81025ae:	683b      	ldr	r3, [r7, #0]
 81025b0:	685b      	ldr	r3, [r3, #4]
 81025b2:	091b      	lsrs	r3, r3, #4
 81025b4:	f003 0201 	and.w	r2, r3, #1
 81025b8:	69fb      	ldr	r3, [r7, #28]
 81025ba:	fa02 f303 	lsl.w	r3, r2, r3
 81025be:	69ba      	ldr	r2, [r7, #24]
 81025c0:	4313      	orrs	r3, r2
 81025c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 81025c4:	687b      	ldr	r3, [r7, #4]
 81025c6:	69ba      	ldr	r2, [r7, #24]
 81025c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 81025ca:	683b      	ldr	r3, [r7, #0]
 81025cc:	685b      	ldr	r3, [r3, #4]
 81025ce:	f003 0303 	and.w	r3, r3, #3
 81025d2:	2b03      	cmp	r3, #3
 81025d4:	d017      	beq.n	8102606 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 81025d6:	687b      	ldr	r3, [r7, #4]
 81025d8:	68db      	ldr	r3, [r3, #12]
 81025da:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 81025dc:	69fb      	ldr	r3, [r7, #28]
 81025de:	005b      	lsls	r3, r3, #1
 81025e0:	2203      	movs	r2, #3
 81025e2:	fa02 f303 	lsl.w	r3, r2, r3
 81025e6:	43db      	mvns	r3, r3
 81025e8:	69ba      	ldr	r2, [r7, #24]
 81025ea:	4013      	ands	r3, r2
 81025ec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 81025ee:	683b      	ldr	r3, [r7, #0]
 81025f0:	689a      	ldr	r2, [r3, #8]
 81025f2:	69fb      	ldr	r3, [r7, #28]
 81025f4:	005b      	lsls	r3, r3, #1
 81025f6:	fa02 f303 	lsl.w	r3, r2, r3
 81025fa:	69ba      	ldr	r2, [r7, #24]
 81025fc:	4313      	orrs	r3, r2
 81025fe:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8102600:	687b      	ldr	r3, [r7, #4]
 8102602:	69ba      	ldr	r2, [r7, #24]
 8102604:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8102606:	683b      	ldr	r3, [r7, #0]
 8102608:	685b      	ldr	r3, [r3, #4]
 810260a:	f003 0303 	and.w	r3, r3, #3
 810260e:	2b02      	cmp	r3, #2
 8102610:	d123      	bne.n	810265a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8102612:	69fb      	ldr	r3, [r7, #28]
 8102614:	08da      	lsrs	r2, r3, #3
 8102616:	687b      	ldr	r3, [r7, #4]
 8102618:	3208      	adds	r2, #8
 810261a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810261e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8102620:	69fb      	ldr	r3, [r7, #28]
 8102622:	f003 0307 	and.w	r3, r3, #7
 8102626:	009b      	lsls	r3, r3, #2
 8102628:	220f      	movs	r2, #15
 810262a:	fa02 f303 	lsl.w	r3, r2, r3
 810262e:	43db      	mvns	r3, r3
 8102630:	69ba      	ldr	r2, [r7, #24]
 8102632:	4013      	ands	r3, r2
 8102634:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8102636:	683b      	ldr	r3, [r7, #0]
 8102638:	691a      	ldr	r2, [r3, #16]
 810263a:	69fb      	ldr	r3, [r7, #28]
 810263c:	f003 0307 	and.w	r3, r3, #7
 8102640:	009b      	lsls	r3, r3, #2
 8102642:	fa02 f303 	lsl.w	r3, r2, r3
 8102646:	69ba      	ldr	r2, [r7, #24]
 8102648:	4313      	orrs	r3, r2
 810264a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 810264c:	69fb      	ldr	r3, [r7, #28]
 810264e:	08da      	lsrs	r2, r3, #3
 8102650:	687b      	ldr	r3, [r7, #4]
 8102652:	3208      	adds	r2, #8
 8102654:	69b9      	ldr	r1, [r7, #24]
 8102656:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 810265a:	687b      	ldr	r3, [r7, #4]
 810265c:	681b      	ldr	r3, [r3, #0]
 810265e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8102660:	69fb      	ldr	r3, [r7, #28]
 8102662:	005b      	lsls	r3, r3, #1
 8102664:	2203      	movs	r2, #3
 8102666:	fa02 f303 	lsl.w	r3, r2, r3
 810266a:	43db      	mvns	r3, r3
 810266c:	69ba      	ldr	r2, [r7, #24]
 810266e:	4013      	ands	r3, r2
 8102670:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8102672:	683b      	ldr	r3, [r7, #0]
 8102674:	685b      	ldr	r3, [r3, #4]
 8102676:	f003 0203 	and.w	r2, r3, #3
 810267a:	69fb      	ldr	r3, [r7, #28]
 810267c:	005b      	lsls	r3, r3, #1
 810267e:	fa02 f303 	lsl.w	r3, r2, r3
 8102682:	69ba      	ldr	r2, [r7, #24]
 8102684:	4313      	orrs	r3, r2
 8102686:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8102688:	687b      	ldr	r3, [r7, #4]
 810268a:	69ba      	ldr	r2, [r7, #24]
 810268c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 810268e:	683b      	ldr	r3, [r7, #0]
 8102690:	685b      	ldr	r3, [r3, #4]
 8102692:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8102696:	2b00      	cmp	r3, #0
 8102698:	f000 80e0 	beq.w	810285c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 810269c:	4b2f      	ldr	r3, [pc, #188]	@ (810275c <HAL_GPIO_Init+0x238>)
 810269e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81026a2:	4a2e      	ldr	r2, [pc, #184]	@ (810275c <HAL_GPIO_Init+0x238>)
 81026a4:	f043 0302 	orr.w	r3, r3, #2
 81026a8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 81026ac:	4b2b      	ldr	r3, [pc, #172]	@ (810275c <HAL_GPIO_Init+0x238>)
 81026ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81026b2:	f003 0302 	and.w	r3, r3, #2
 81026b6:	60fb      	str	r3, [r7, #12]
 81026b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 81026ba:	4a29      	ldr	r2, [pc, #164]	@ (8102760 <HAL_GPIO_Init+0x23c>)
 81026bc:	69fb      	ldr	r3, [r7, #28]
 81026be:	089b      	lsrs	r3, r3, #2
 81026c0:	3302      	adds	r3, #2
 81026c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 81026c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 81026c8:	69fb      	ldr	r3, [r7, #28]
 81026ca:	f003 0303 	and.w	r3, r3, #3
 81026ce:	009b      	lsls	r3, r3, #2
 81026d0:	220f      	movs	r2, #15
 81026d2:	fa02 f303 	lsl.w	r3, r2, r3
 81026d6:	43db      	mvns	r3, r3
 81026d8:	69ba      	ldr	r2, [r7, #24]
 81026da:	4013      	ands	r3, r2
 81026dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81026de:	687b      	ldr	r3, [r7, #4]
 81026e0:	4a20      	ldr	r2, [pc, #128]	@ (8102764 <HAL_GPIO_Init+0x240>)
 81026e2:	4293      	cmp	r3, r2
 81026e4:	d052      	beq.n	810278c <HAL_GPIO_Init+0x268>
 81026e6:	687b      	ldr	r3, [r7, #4]
 81026e8:	4a1f      	ldr	r2, [pc, #124]	@ (8102768 <HAL_GPIO_Init+0x244>)
 81026ea:	4293      	cmp	r3, r2
 81026ec:	d031      	beq.n	8102752 <HAL_GPIO_Init+0x22e>
 81026ee:	687b      	ldr	r3, [r7, #4]
 81026f0:	4a1e      	ldr	r2, [pc, #120]	@ (810276c <HAL_GPIO_Init+0x248>)
 81026f2:	4293      	cmp	r3, r2
 81026f4:	d02b      	beq.n	810274e <HAL_GPIO_Init+0x22a>
 81026f6:	687b      	ldr	r3, [r7, #4]
 81026f8:	4a1d      	ldr	r2, [pc, #116]	@ (8102770 <HAL_GPIO_Init+0x24c>)
 81026fa:	4293      	cmp	r3, r2
 81026fc:	d025      	beq.n	810274a <HAL_GPIO_Init+0x226>
 81026fe:	687b      	ldr	r3, [r7, #4]
 8102700:	4a1c      	ldr	r2, [pc, #112]	@ (8102774 <HAL_GPIO_Init+0x250>)
 8102702:	4293      	cmp	r3, r2
 8102704:	d01f      	beq.n	8102746 <HAL_GPIO_Init+0x222>
 8102706:	687b      	ldr	r3, [r7, #4]
 8102708:	4a1b      	ldr	r2, [pc, #108]	@ (8102778 <HAL_GPIO_Init+0x254>)
 810270a:	4293      	cmp	r3, r2
 810270c:	d019      	beq.n	8102742 <HAL_GPIO_Init+0x21e>
 810270e:	687b      	ldr	r3, [r7, #4]
 8102710:	4a1a      	ldr	r2, [pc, #104]	@ (810277c <HAL_GPIO_Init+0x258>)
 8102712:	4293      	cmp	r3, r2
 8102714:	d013      	beq.n	810273e <HAL_GPIO_Init+0x21a>
 8102716:	687b      	ldr	r3, [r7, #4]
 8102718:	4a19      	ldr	r2, [pc, #100]	@ (8102780 <HAL_GPIO_Init+0x25c>)
 810271a:	4293      	cmp	r3, r2
 810271c:	d00d      	beq.n	810273a <HAL_GPIO_Init+0x216>
 810271e:	687b      	ldr	r3, [r7, #4]
 8102720:	4a18      	ldr	r2, [pc, #96]	@ (8102784 <HAL_GPIO_Init+0x260>)
 8102722:	4293      	cmp	r3, r2
 8102724:	d007      	beq.n	8102736 <HAL_GPIO_Init+0x212>
 8102726:	687b      	ldr	r3, [r7, #4]
 8102728:	4a17      	ldr	r2, [pc, #92]	@ (8102788 <HAL_GPIO_Init+0x264>)
 810272a:	4293      	cmp	r3, r2
 810272c:	d101      	bne.n	8102732 <HAL_GPIO_Init+0x20e>
 810272e:	2309      	movs	r3, #9
 8102730:	e02d      	b.n	810278e <HAL_GPIO_Init+0x26a>
 8102732:	230a      	movs	r3, #10
 8102734:	e02b      	b.n	810278e <HAL_GPIO_Init+0x26a>
 8102736:	2308      	movs	r3, #8
 8102738:	e029      	b.n	810278e <HAL_GPIO_Init+0x26a>
 810273a:	2307      	movs	r3, #7
 810273c:	e027      	b.n	810278e <HAL_GPIO_Init+0x26a>
 810273e:	2306      	movs	r3, #6
 8102740:	e025      	b.n	810278e <HAL_GPIO_Init+0x26a>
 8102742:	2305      	movs	r3, #5
 8102744:	e023      	b.n	810278e <HAL_GPIO_Init+0x26a>
 8102746:	2304      	movs	r3, #4
 8102748:	e021      	b.n	810278e <HAL_GPIO_Init+0x26a>
 810274a:	2303      	movs	r3, #3
 810274c:	e01f      	b.n	810278e <HAL_GPIO_Init+0x26a>
 810274e:	2302      	movs	r3, #2
 8102750:	e01d      	b.n	810278e <HAL_GPIO_Init+0x26a>
 8102752:	2301      	movs	r3, #1
 8102754:	e01b      	b.n	810278e <HAL_GPIO_Init+0x26a>
 8102756:	bf00      	nop
 8102758:	580000c0 	.word	0x580000c0
 810275c:	58024400 	.word	0x58024400
 8102760:	58000400 	.word	0x58000400
 8102764:	58020000 	.word	0x58020000
 8102768:	58020400 	.word	0x58020400
 810276c:	58020800 	.word	0x58020800
 8102770:	58020c00 	.word	0x58020c00
 8102774:	58021000 	.word	0x58021000
 8102778:	58021400 	.word	0x58021400
 810277c:	58021800 	.word	0x58021800
 8102780:	58021c00 	.word	0x58021c00
 8102784:	58022000 	.word	0x58022000
 8102788:	58022400 	.word	0x58022400
 810278c:	2300      	movs	r3, #0
 810278e:	69fa      	ldr	r2, [r7, #28]
 8102790:	f002 0203 	and.w	r2, r2, #3
 8102794:	0092      	lsls	r2, r2, #2
 8102796:	4093      	lsls	r3, r2
 8102798:	69ba      	ldr	r2, [r7, #24]
 810279a:	4313      	orrs	r3, r2
 810279c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 810279e:	4938      	ldr	r1, [pc, #224]	@ (8102880 <HAL_GPIO_Init+0x35c>)
 81027a0:	69fb      	ldr	r3, [r7, #28]
 81027a2:	089b      	lsrs	r3, r3, #2
 81027a4:	3302      	adds	r3, #2
 81027a6:	69ba      	ldr	r2, [r7, #24]
 81027a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81027ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 81027b0:	681b      	ldr	r3, [r3, #0]
 81027b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81027b4:	693b      	ldr	r3, [r7, #16]
 81027b6:	43db      	mvns	r3, r3
 81027b8:	69ba      	ldr	r2, [r7, #24]
 81027ba:	4013      	ands	r3, r2
 81027bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 81027be:	683b      	ldr	r3, [r7, #0]
 81027c0:	685b      	ldr	r3, [r3, #4]
 81027c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 81027c6:	2b00      	cmp	r3, #0
 81027c8:	d003      	beq.n	81027d2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 81027ca:	69ba      	ldr	r2, [r7, #24]
 81027cc:	693b      	ldr	r3, [r7, #16]
 81027ce:	4313      	orrs	r3, r2
 81027d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 81027d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 81027d6:	69bb      	ldr	r3, [r7, #24]
 81027d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 81027da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 81027de:	685b      	ldr	r3, [r3, #4]
 81027e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81027e2:	693b      	ldr	r3, [r7, #16]
 81027e4:	43db      	mvns	r3, r3
 81027e6:	69ba      	ldr	r2, [r7, #24]
 81027e8:	4013      	ands	r3, r2
 81027ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 81027ec:	683b      	ldr	r3, [r7, #0]
 81027ee:	685b      	ldr	r3, [r3, #4]
 81027f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 81027f4:	2b00      	cmp	r3, #0
 81027f6:	d003      	beq.n	8102800 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 81027f8:	69ba      	ldr	r2, [r7, #24]
 81027fa:	693b      	ldr	r3, [r7, #16]
 81027fc:	4313      	orrs	r3, r2
 81027fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8102800:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8102804:	69bb      	ldr	r3, [r7, #24]
 8102806:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8102808:	697b      	ldr	r3, [r7, #20]
 810280a:	685b      	ldr	r3, [r3, #4]
 810280c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810280e:	693b      	ldr	r3, [r7, #16]
 8102810:	43db      	mvns	r3, r3
 8102812:	69ba      	ldr	r2, [r7, #24]
 8102814:	4013      	ands	r3, r2
 8102816:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8102818:	683b      	ldr	r3, [r7, #0]
 810281a:	685b      	ldr	r3, [r3, #4]
 810281c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8102820:	2b00      	cmp	r3, #0
 8102822:	d003      	beq.n	810282c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8102824:	69ba      	ldr	r2, [r7, #24]
 8102826:	693b      	ldr	r3, [r7, #16]
 8102828:	4313      	orrs	r3, r2
 810282a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 810282c:	697b      	ldr	r3, [r7, #20]
 810282e:	69ba      	ldr	r2, [r7, #24]
 8102830:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8102832:	697b      	ldr	r3, [r7, #20]
 8102834:	681b      	ldr	r3, [r3, #0]
 8102836:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102838:	693b      	ldr	r3, [r7, #16]
 810283a:	43db      	mvns	r3, r3
 810283c:	69ba      	ldr	r2, [r7, #24]
 810283e:	4013      	ands	r3, r2
 8102840:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8102842:	683b      	ldr	r3, [r7, #0]
 8102844:	685b      	ldr	r3, [r3, #4]
 8102846:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 810284a:	2b00      	cmp	r3, #0
 810284c:	d003      	beq.n	8102856 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 810284e:	69ba      	ldr	r2, [r7, #24]
 8102850:	693b      	ldr	r3, [r7, #16]
 8102852:	4313      	orrs	r3, r2
 8102854:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8102856:	697b      	ldr	r3, [r7, #20]
 8102858:	69ba      	ldr	r2, [r7, #24]
 810285a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 810285c:	69fb      	ldr	r3, [r7, #28]
 810285e:	3301      	adds	r3, #1
 8102860:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102862:	683b      	ldr	r3, [r7, #0]
 8102864:	681a      	ldr	r2, [r3, #0]
 8102866:	69fb      	ldr	r3, [r7, #28]
 8102868:	fa22 f303 	lsr.w	r3, r2, r3
 810286c:	2b00      	cmp	r3, #0
 810286e:	f47f ae63 	bne.w	8102538 <HAL_GPIO_Init+0x14>
  }
}
 8102872:	bf00      	nop
 8102874:	bf00      	nop
 8102876:	3724      	adds	r7, #36	@ 0x24
 8102878:	46bd      	mov	sp, r7
 810287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810287e:	4770      	bx	lr
 8102880:	58000400 	.word	0x58000400

08102884 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8102884:	b480      	push	{r7}
 8102886:	b083      	sub	sp, #12
 8102888:	af00      	add	r7, sp, #0
 810288a:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 810288c:	4b05      	ldr	r3, [pc, #20]	@ (81028a4 <HAL_HSEM_ActivateNotification+0x20>)
 810288e:	681a      	ldr	r2, [r3, #0]
 8102890:	4904      	ldr	r1, [pc, #16]	@ (81028a4 <HAL_HSEM_ActivateNotification+0x20>)
 8102892:	687b      	ldr	r3, [r7, #4]
 8102894:	4313      	orrs	r3, r2
 8102896:	600b      	str	r3, [r1, #0]
#endif
}
 8102898:	bf00      	nop
 810289a:	370c      	adds	r7, #12
 810289c:	46bd      	mov	sp, r7
 810289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 81028a2:	4770      	bx	lr
 81028a4:	58026510 	.word	0x58026510

081028a8 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 81028a8:	b580      	push	{r7, lr}
 81028aa:	b084      	sub	sp, #16
 81028ac:	af00      	add	r7, sp, #0
 81028ae:	60f8      	str	r0, [r7, #12]
 81028b0:	460b      	mov	r3, r1
 81028b2:	607a      	str	r2, [r7, #4]
 81028b4:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 81028b6:	4b37      	ldr	r3, [pc, #220]	@ (8102994 <HAL_PWREx_EnterSTOPMode+0xec>)
 81028b8:	681b      	ldr	r3, [r3, #0]
 81028ba:	f023 0201 	bic.w	r2, r3, #1
 81028be:	4935      	ldr	r1, [pc, #212]	@ (8102994 <HAL_PWREx_EnterSTOPMode+0xec>)
 81028c0:	68fb      	ldr	r3, [r7, #12]
 81028c2:	4313      	orrs	r3, r2
 81028c4:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 81028c6:	687b      	ldr	r3, [r7, #4]
 81028c8:	2b00      	cmp	r3, #0
 81028ca:	d123      	bne.n	8102914 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 81028cc:	f7ff f8b4 	bl	8101a38 <HAL_GetCurrentCPUID>
 81028d0:	4603      	mov	r3, r0
 81028d2:	2b03      	cmp	r3, #3
 81028d4:	d158      	bne.n	8102988 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 81028d6:	4b2f      	ldr	r3, [pc, #188]	@ (8102994 <HAL_PWREx_EnterSTOPMode+0xec>)
 81028d8:	691b      	ldr	r3, [r3, #16]
 81028da:	4a2e      	ldr	r2, [pc, #184]	@ (8102994 <HAL_PWREx_EnterSTOPMode+0xec>)
 81028dc:	f023 0301 	bic.w	r3, r3, #1
 81028e0:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81028e2:	4b2d      	ldr	r3, [pc, #180]	@ (8102998 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81028e4:	691b      	ldr	r3, [r3, #16]
 81028e6:	4a2c      	ldr	r2, [pc, #176]	@ (8102998 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81028e8:	f043 0304 	orr.w	r3, r3, #4
 81028ec:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 81028ee:	f3bf 8f4f 	dsb	sy
}
 81028f2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81028f4:	f3bf 8f6f 	isb	sy
}
 81028f8:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81028fa:	7afb      	ldrb	r3, [r7, #11]
 81028fc:	2b01      	cmp	r3, #1
 81028fe:	d101      	bne.n	8102904 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8102900:	bf30      	wfi
 8102902:	e000      	b.n	8102906 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102904:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102906:	4b24      	ldr	r3, [pc, #144]	@ (8102998 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102908:	691b      	ldr	r3, [r3, #16]
 810290a:	4a23      	ldr	r2, [pc, #140]	@ (8102998 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810290c:	f023 0304 	bic.w	r3, r3, #4
 8102910:	6113      	str	r3, [r2, #16]
 8102912:	e03c      	b.n	810298e <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8102914:	687b      	ldr	r3, [r7, #4]
 8102916:	2b01      	cmp	r3, #1
 8102918:	d123      	bne.n	8102962 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810291a:	f7ff f88d 	bl	8101a38 <HAL_GetCurrentCPUID>
 810291e:	4603      	mov	r3, r0
 8102920:	2b01      	cmp	r3, #1
 8102922:	d133      	bne.n	810298c <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8102924:	4b1b      	ldr	r3, [pc, #108]	@ (8102994 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102926:	695b      	ldr	r3, [r3, #20]
 8102928:	4a1a      	ldr	r2, [pc, #104]	@ (8102994 <HAL_PWREx_EnterSTOPMode+0xec>)
 810292a:	f023 0302 	bic.w	r3, r3, #2
 810292e:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102930:	4b19      	ldr	r3, [pc, #100]	@ (8102998 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102932:	691b      	ldr	r3, [r3, #16]
 8102934:	4a18      	ldr	r2, [pc, #96]	@ (8102998 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102936:	f043 0304 	orr.w	r3, r3, #4
 810293a:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 810293c:	f3bf 8f4f 	dsb	sy
}
 8102940:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102942:	f3bf 8f6f 	isb	sy
}
 8102946:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8102948:	7afb      	ldrb	r3, [r7, #11]
 810294a:	2b01      	cmp	r3, #1
 810294c:	d101      	bne.n	8102952 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810294e:	bf30      	wfi
 8102950:	e000      	b.n	8102954 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102952:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102954:	4b10      	ldr	r3, [pc, #64]	@ (8102998 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102956:	691b      	ldr	r3, [r3, #16]
 8102958:	4a0f      	ldr	r2, [pc, #60]	@ (8102998 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810295a:	f023 0304 	bic.w	r3, r3, #4
 810295e:	6113      	str	r3, [r2, #16]
 8102960:	e015      	b.n	810298e <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102962:	f7ff f869 	bl	8101a38 <HAL_GetCurrentCPUID>
 8102966:	4603      	mov	r3, r0
 8102968:	2b03      	cmp	r3, #3
 810296a:	d106      	bne.n	810297a <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 810296c:	4b09      	ldr	r3, [pc, #36]	@ (8102994 <HAL_PWREx_EnterSTOPMode+0xec>)
 810296e:	691b      	ldr	r3, [r3, #16]
 8102970:	4a08      	ldr	r2, [pc, #32]	@ (8102994 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102972:	f023 0304 	bic.w	r3, r3, #4
 8102976:	6113      	str	r3, [r2, #16]
 8102978:	e009      	b.n	810298e <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 810297a:	4b06      	ldr	r3, [pc, #24]	@ (8102994 <HAL_PWREx_EnterSTOPMode+0xec>)
 810297c:	695b      	ldr	r3, [r3, #20]
 810297e:	4a05      	ldr	r2, [pc, #20]	@ (8102994 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102980:	f023 0304 	bic.w	r3, r3, #4
 8102984:	6153      	str	r3, [r2, #20]
 8102986:	e002      	b.n	810298e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8102988:	bf00      	nop
 810298a:	e000      	b.n	810298e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 810298c:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 810298e:	3710      	adds	r7, #16
 8102990:	46bd      	mov	sp, r7
 8102992:	bd80      	pop	{r7, pc}
 8102994:	58024800 	.word	0x58024800
 8102998:	e000ed00 	.word	0xe000ed00

0810299c <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 810299c:	b580      	push	{r7, lr}
 810299e:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81029a0:	f7ff f84a 	bl	8101a38 <HAL_GetCurrentCPUID>
 81029a4:	4603      	mov	r3, r0
 81029a6:	2b03      	cmp	r3, #3
 81029a8:	d101      	bne.n	81029ae <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 81029aa:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 81029ac:	e001      	b.n	81029b2 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 81029ae:	bf40      	sev
    __WFE ();
 81029b0:	bf20      	wfe
}
 81029b2:	bf00      	nop
 81029b4:	bd80      	pop	{r7, pc}
	...

081029b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 81029b8:	b480      	push	{r7}
 81029ba:	b089      	sub	sp, #36	@ 0x24
 81029bc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81029be:	4bb3      	ldr	r3, [pc, #716]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81029c0:	691b      	ldr	r3, [r3, #16]
 81029c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 81029c6:	2b18      	cmp	r3, #24
 81029c8:	f200 8155 	bhi.w	8102c76 <HAL_RCC_GetSysClockFreq+0x2be>
 81029cc:	a201      	add	r2, pc, #4	@ (adr r2, 81029d4 <HAL_RCC_GetSysClockFreq+0x1c>)
 81029ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81029d2:	bf00      	nop
 81029d4:	08102a39 	.word	0x08102a39
 81029d8:	08102c77 	.word	0x08102c77
 81029dc:	08102c77 	.word	0x08102c77
 81029e0:	08102c77 	.word	0x08102c77
 81029e4:	08102c77 	.word	0x08102c77
 81029e8:	08102c77 	.word	0x08102c77
 81029ec:	08102c77 	.word	0x08102c77
 81029f0:	08102c77 	.word	0x08102c77
 81029f4:	08102a5f 	.word	0x08102a5f
 81029f8:	08102c77 	.word	0x08102c77
 81029fc:	08102c77 	.word	0x08102c77
 8102a00:	08102c77 	.word	0x08102c77
 8102a04:	08102c77 	.word	0x08102c77
 8102a08:	08102c77 	.word	0x08102c77
 8102a0c:	08102c77 	.word	0x08102c77
 8102a10:	08102c77 	.word	0x08102c77
 8102a14:	08102a65 	.word	0x08102a65
 8102a18:	08102c77 	.word	0x08102c77
 8102a1c:	08102c77 	.word	0x08102c77
 8102a20:	08102c77 	.word	0x08102c77
 8102a24:	08102c77 	.word	0x08102c77
 8102a28:	08102c77 	.word	0x08102c77
 8102a2c:	08102c77 	.word	0x08102c77
 8102a30:	08102c77 	.word	0x08102c77
 8102a34:	08102a6b 	.word	0x08102a6b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102a38:	4b94      	ldr	r3, [pc, #592]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102a3a:	681b      	ldr	r3, [r3, #0]
 8102a3c:	f003 0320 	and.w	r3, r3, #32
 8102a40:	2b00      	cmp	r3, #0
 8102a42:	d009      	beq.n	8102a58 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8102a44:	4b91      	ldr	r3, [pc, #580]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102a46:	681b      	ldr	r3, [r3, #0]
 8102a48:	08db      	lsrs	r3, r3, #3
 8102a4a:	f003 0303 	and.w	r3, r3, #3
 8102a4e:	4a90      	ldr	r2, [pc, #576]	@ (8102c90 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102a50:	fa22 f303 	lsr.w	r3, r2, r3
 8102a54:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8102a56:	e111      	b.n	8102c7c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8102a58:	4b8d      	ldr	r3, [pc, #564]	@ (8102c90 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102a5a:	61bb      	str	r3, [r7, #24]
      break;
 8102a5c:	e10e      	b.n	8102c7c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8102a5e:	4b8d      	ldr	r3, [pc, #564]	@ (8102c94 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102a60:	61bb      	str	r3, [r7, #24]
      break;
 8102a62:	e10b      	b.n	8102c7c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8102a64:	4b8c      	ldr	r3, [pc, #560]	@ (8102c98 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8102a66:	61bb      	str	r3, [r7, #24]
      break;
 8102a68:	e108      	b.n	8102c7c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8102a6a:	4b88      	ldr	r3, [pc, #544]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102a6e:	f003 0303 	and.w	r3, r3, #3
 8102a72:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8102a74:	4b85      	ldr	r3, [pc, #532]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102a78:	091b      	lsrs	r3, r3, #4
 8102a7a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8102a7e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8102a80:	4b82      	ldr	r3, [pc, #520]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102a84:	f003 0301 	and.w	r3, r3, #1
 8102a88:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8102a8a:	4b80      	ldr	r3, [pc, #512]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8102a8e:	08db      	lsrs	r3, r3, #3
 8102a90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8102a94:	68fa      	ldr	r2, [r7, #12]
 8102a96:	fb02 f303 	mul.w	r3, r2, r3
 8102a9a:	ee07 3a90 	vmov	s15, r3
 8102a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102aa2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8102aa6:	693b      	ldr	r3, [r7, #16]
 8102aa8:	2b00      	cmp	r3, #0
 8102aaa:	f000 80e1 	beq.w	8102c70 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8102aae:	697b      	ldr	r3, [r7, #20]
 8102ab0:	2b02      	cmp	r3, #2
 8102ab2:	f000 8083 	beq.w	8102bbc <HAL_RCC_GetSysClockFreq+0x204>
 8102ab6:	697b      	ldr	r3, [r7, #20]
 8102ab8:	2b02      	cmp	r3, #2
 8102aba:	f200 80a1 	bhi.w	8102c00 <HAL_RCC_GetSysClockFreq+0x248>
 8102abe:	697b      	ldr	r3, [r7, #20]
 8102ac0:	2b00      	cmp	r3, #0
 8102ac2:	d003      	beq.n	8102acc <HAL_RCC_GetSysClockFreq+0x114>
 8102ac4:	697b      	ldr	r3, [r7, #20]
 8102ac6:	2b01      	cmp	r3, #1
 8102ac8:	d056      	beq.n	8102b78 <HAL_RCC_GetSysClockFreq+0x1c0>
 8102aca:	e099      	b.n	8102c00 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102acc:	4b6f      	ldr	r3, [pc, #444]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102ace:	681b      	ldr	r3, [r3, #0]
 8102ad0:	f003 0320 	and.w	r3, r3, #32
 8102ad4:	2b00      	cmp	r3, #0
 8102ad6:	d02d      	beq.n	8102b34 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8102ad8:	4b6c      	ldr	r3, [pc, #432]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102ada:	681b      	ldr	r3, [r3, #0]
 8102adc:	08db      	lsrs	r3, r3, #3
 8102ade:	f003 0303 	and.w	r3, r3, #3
 8102ae2:	4a6b      	ldr	r2, [pc, #428]	@ (8102c90 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102ae4:	fa22 f303 	lsr.w	r3, r2, r3
 8102ae8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102aea:	687b      	ldr	r3, [r7, #4]
 8102aec:	ee07 3a90 	vmov	s15, r3
 8102af0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102af4:	693b      	ldr	r3, [r7, #16]
 8102af6:	ee07 3a90 	vmov	s15, r3
 8102afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102afe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102b02:	4b62      	ldr	r3, [pc, #392]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102b06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102b0a:	ee07 3a90 	vmov	s15, r3
 8102b0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102b12:	ed97 6a02 	vldr	s12, [r7, #8]
 8102b16:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8102c9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8102b1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102b1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102b22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102b26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102b2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102b2e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8102b32:	e087      	b.n	8102c44 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102b34:	693b      	ldr	r3, [r7, #16]
 8102b36:	ee07 3a90 	vmov	s15, r3
 8102b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102b3e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8102ca0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8102b42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102b46:	4b51      	ldr	r3, [pc, #324]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102b4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102b4e:	ee07 3a90 	vmov	s15, r3
 8102b52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102b56:	ed97 6a02 	vldr	s12, [r7, #8]
 8102b5a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8102c9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8102b5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102b62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102b66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102b6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102b6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102b72:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8102b76:	e065      	b.n	8102c44 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102b78:	693b      	ldr	r3, [r7, #16]
 8102b7a:	ee07 3a90 	vmov	s15, r3
 8102b7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102b82:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8102ca4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8102b86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102b8a:	4b40      	ldr	r3, [pc, #256]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102b8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102b92:	ee07 3a90 	vmov	s15, r3
 8102b96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102b9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8102b9e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8102c9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8102ba2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102ba6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102baa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102bae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102bb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102bb6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8102bba:	e043      	b.n	8102c44 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102bbc:	693b      	ldr	r3, [r7, #16]
 8102bbe:	ee07 3a90 	vmov	s15, r3
 8102bc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102bc6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8102ca8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8102bca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102bce:	4b2f      	ldr	r3, [pc, #188]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102bd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102bd6:	ee07 3a90 	vmov	s15, r3
 8102bda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102bde:	ed97 6a02 	vldr	s12, [r7, #8]
 8102be2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8102c9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8102be6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102bea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102bee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102bf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102bf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102bfa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8102bfe:	e021      	b.n	8102c44 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102c00:	693b      	ldr	r3, [r7, #16]
 8102c02:	ee07 3a90 	vmov	s15, r3
 8102c06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102c0a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8102ca4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8102c0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102c12:	4b1e      	ldr	r3, [pc, #120]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102c16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102c1a:	ee07 3a90 	vmov	s15, r3
 8102c1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102c22:	ed97 6a02 	vldr	s12, [r7, #8]
 8102c26:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8102c9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8102c2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102c2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102c32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102c36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102c3e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8102c42:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8102c44:	4b11      	ldr	r3, [pc, #68]	@ (8102c8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102c48:	0a5b      	lsrs	r3, r3, #9
 8102c4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8102c4e:	3301      	adds	r3, #1
 8102c50:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8102c52:	683b      	ldr	r3, [r7, #0]
 8102c54:	ee07 3a90 	vmov	s15, r3
 8102c58:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8102c5c:	edd7 6a07 	vldr	s13, [r7, #28]
 8102c60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102c64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102c68:	ee17 3a90 	vmov	r3, s15
 8102c6c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8102c6e:	e005      	b.n	8102c7c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8102c70:	2300      	movs	r3, #0
 8102c72:	61bb      	str	r3, [r7, #24]
      break;
 8102c74:	e002      	b.n	8102c7c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8102c76:	4b07      	ldr	r3, [pc, #28]	@ (8102c94 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102c78:	61bb      	str	r3, [r7, #24]
      break;
 8102c7a:	bf00      	nop
  }

  return sysclockfreq;
 8102c7c:	69bb      	ldr	r3, [r7, #24]
}
 8102c7e:	4618      	mov	r0, r3
 8102c80:	3724      	adds	r7, #36	@ 0x24
 8102c82:	46bd      	mov	sp, r7
 8102c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c88:	4770      	bx	lr
 8102c8a:	bf00      	nop
 8102c8c:	58024400 	.word	0x58024400
 8102c90:	03d09000 	.word	0x03d09000
 8102c94:	003d0900 	.word	0x003d0900
 8102c98:	017d7840 	.word	0x017d7840
 8102c9c:	46000000 	.word	0x46000000
 8102ca0:	4c742400 	.word	0x4c742400
 8102ca4:	4a742400 	.word	0x4a742400
 8102ca8:	4bbebc20 	.word	0x4bbebc20

08102cac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8102cac:	b580      	push	{r7, lr}
 8102cae:	b082      	sub	sp, #8
 8102cb0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8102cb2:	f7ff fe81 	bl	81029b8 <HAL_RCC_GetSysClockFreq>
 8102cb6:	4602      	mov	r2, r0
 8102cb8:	4b11      	ldr	r3, [pc, #68]	@ (8102d00 <HAL_RCC_GetHCLKFreq+0x54>)
 8102cba:	699b      	ldr	r3, [r3, #24]
 8102cbc:	0a1b      	lsrs	r3, r3, #8
 8102cbe:	f003 030f 	and.w	r3, r3, #15
 8102cc2:	4910      	ldr	r1, [pc, #64]	@ (8102d04 <HAL_RCC_GetHCLKFreq+0x58>)
 8102cc4:	5ccb      	ldrb	r3, [r1, r3]
 8102cc6:	f003 031f 	and.w	r3, r3, #31
 8102cca:	fa22 f303 	lsr.w	r3, r2, r3
 8102cce:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8102d00 <HAL_RCC_GetHCLKFreq+0x54>)
 8102cd2:	699b      	ldr	r3, [r3, #24]
 8102cd4:	f003 030f 	and.w	r3, r3, #15
 8102cd8:	4a0a      	ldr	r2, [pc, #40]	@ (8102d04 <HAL_RCC_GetHCLKFreq+0x58>)
 8102cda:	5cd3      	ldrb	r3, [r2, r3]
 8102cdc:	f003 031f 	and.w	r3, r3, #31
 8102ce0:	687a      	ldr	r2, [r7, #4]
 8102ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8102ce6:	4a08      	ldr	r2, [pc, #32]	@ (8102d08 <HAL_RCC_GetHCLKFreq+0x5c>)
 8102ce8:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8102cea:	4b07      	ldr	r3, [pc, #28]	@ (8102d08 <HAL_RCC_GetHCLKFreq+0x5c>)
 8102cec:	681b      	ldr	r3, [r3, #0]
 8102cee:	4a07      	ldr	r2, [pc, #28]	@ (8102d0c <HAL_RCC_GetHCLKFreq+0x60>)
 8102cf0:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8102cf2:	4b05      	ldr	r3, [pc, #20]	@ (8102d08 <HAL_RCC_GetHCLKFreq+0x5c>)
 8102cf4:	681b      	ldr	r3, [r3, #0]
}
 8102cf6:	4618      	mov	r0, r3
 8102cf8:	3708      	adds	r7, #8
 8102cfa:	46bd      	mov	sp, r7
 8102cfc:	bd80      	pop	{r7, pc}
 8102cfe:	bf00      	nop
 8102d00:	58024400 	.word	0x58024400
 8102d04:	0810da88 	.word	0x0810da88
 8102d08:	10000004 	.word	0x10000004
 8102d0c:	10000000 	.word	0x10000000

08102d10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8102d10:	b580      	push	{r7, lr}
 8102d12:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8102d14:	f7ff ffca 	bl	8102cac <HAL_RCC_GetHCLKFreq>
 8102d18:	4602      	mov	r2, r0
 8102d1a:	4b06      	ldr	r3, [pc, #24]	@ (8102d34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8102d1c:	69db      	ldr	r3, [r3, #28]
 8102d1e:	091b      	lsrs	r3, r3, #4
 8102d20:	f003 0307 	and.w	r3, r3, #7
 8102d24:	4904      	ldr	r1, [pc, #16]	@ (8102d38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8102d26:	5ccb      	ldrb	r3, [r1, r3]
 8102d28:	f003 031f 	and.w	r3, r3, #31
 8102d2c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8102d30:	4618      	mov	r0, r3
 8102d32:	bd80      	pop	{r7, pc}
 8102d34:	58024400 	.word	0x58024400
 8102d38:	0810da88 	.word	0x0810da88

08102d3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8102d3c:	b580      	push	{r7, lr}
 8102d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8102d40:	f7ff ffb4 	bl	8102cac <HAL_RCC_GetHCLKFreq>
 8102d44:	4602      	mov	r2, r0
 8102d46:	4b06      	ldr	r3, [pc, #24]	@ (8102d60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8102d48:	69db      	ldr	r3, [r3, #28]
 8102d4a:	0a1b      	lsrs	r3, r3, #8
 8102d4c:	f003 0307 	and.w	r3, r3, #7
 8102d50:	4904      	ldr	r1, [pc, #16]	@ (8102d64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8102d52:	5ccb      	ldrb	r3, [r1, r3]
 8102d54:	f003 031f 	and.w	r3, r3, #31
 8102d58:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8102d5c:	4618      	mov	r0, r3
 8102d5e:	bd80      	pop	{r7, pc}
 8102d60:	58024400 	.word	0x58024400
 8102d64:	0810da88 	.word	0x0810da88

08102d68 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8102d68:	b480      	push	{r7}
 8102d6a:	b083      	sub	sp, #12
 8102d6c:	af00      	add	r7, sp, #0
 8102d6e:	6078      	str	r0, [r7, #4]
 8102d70:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8102d72:	687b      	ldr	r3, [r7, #4]
 8102d74:	223f      	movs	r2, #63	@ 0x3f
 8102d76:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8102d78:	4b1a      	ldr	r3, [pc, #104]	@ (8102de4 <HAL_RCC_GetClockConfig+0x7c>)
 8102d7a:	691b      	ldr	r3, [r3, #16]
 8102d7c:	f003 0207 	and.w	r2, r3, #7
 8102d80:	687b      	ldr	r3, [r7, #4]
 8102d82:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8102d84:	4b17      	ldr	r3, [pc, #92]	@ (8102de4 <HAL_RCC_GetClockConfig+0x7c>)
 8102d86:	699b      	ldr	r3, [r3, #24]
 8102d88:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8102d8c:	687b      	ldr	r3, [r7, #4]
 8102d8e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8102d90:	4b14      	ldr	r3, [pc, #80]	@ (8102de4 <HAL_RCC_GetClockConfig+0x7c>)
 8102d92:	699b      	ldr	r3, [r3, #24]
 8102d94:	f003 020f 	and.w	r2, r3, #15
 8102d98:	687b      	ldr	r3, [r7, #4]
 8102d9a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8102d9c:	4b11      	ldr	r3, [pc, #68]	@ (8102de4 <HAL_RCC_GetClockConfig+0x7c>)
 8102d9e:	699b      	ldr	r3, [r3, #24]
 8102da0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8102da4:	687b      	ldr	r3, [r7, #4]
 8102da6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8102da8:	4b0e      	ldr	r3, [pc, #56]	@ (8102de4 <HAL_RCC_GetClockConfig+0x7c>)
 8102daa:	69db      	ldr	r3, [r3, #28]
 8102dac:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8102db0:	687b      	ldr	r3, [r7, #4]
 8102db2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8102db4:	4b0b      	ldr	r3, [pc, #44]	@ (8102de4 <HAL_RCC_GetClockConfig+0x7c>)
 8102db6:	69db      	ldr	r3, [r3, #28]
 8102db8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8102dbc:	687b      	ldr	r3, [r7, #4]
 8102dbe:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8102dc0:	4b08      	ldr	r3, [pc, #32]	@ (8102de4 <HAL_RCC_GetClockConfig+0x7c>)
 8102dc2:	6a1b      	ldr	r3, [r3, #32]
 8102dc4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8102dc8:	687b      	ldr	r3, [r7, #4]
 8102dca:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8102dcc:	4b06      	ldr	r3, [pc, #24]	@ (8102de8 <HAL_RCC_GetClockConfig+0x80>)
 8102dce:	681b      	ldr	r3, [r3, #0]
 8102dd0:	f003 020f 	and.w	r2, r3, #15
 8102dd4:	683b      	ldr	r3, [r7, #0]
 8102dd6:	601a      	str	r2, [r3, #0]
}
 8102dd8:	bf00      	nop
 8102dda:	370c      	adds	r7, #12
 8102ddc:	46bd      	mov	sp, r7
 8102dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102de2:	4770      	bx	lr
 8102de4:	58024400 	.word	0x58024400
 8102de8:	52002000 	.word	0x52002000

08102dec <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8102dec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8102df0:	b0ca      	sub	sp, #296	@ 0x128
 8102df2:	af00      	add	r7, sp, #0
 8102df4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8102df8:	2300      	movs	r3, #0
 8102dfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8102dfe:	2300      	movs	r3, #0
 8102e00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8102e04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102e0c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8102e10:	2500      	movs	r5, #0
 8102e12:	ea54 0305 	orrs.w	r3, r4, r5
 8102e16:	d049      	beq.n	8102eac <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8102e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8102e1e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8102e22:	d02f      	beq.n	8102e84 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8102e24:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8102e28:	d828      	bhi.n	8102e7c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8102e2a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8102e2e:	d01a      	beq.n	8102e66 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8102e30:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8102e34:	d822      	bhi.n	8102e7c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8102e36:	2b00      	cmp	r3, #0
 8102e38:	d003      	beq.n	8102e42 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8102e3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8102e3e:	d007      	beq.n	8102e50 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8102e40:	e01c      	b.n	8102e7c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102e42:	4bb8      	ldr	r3, [pc, #736]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102e46:	4ab7      	ldr	r2, [pc, #732]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102e48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102e4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8102e4e:	e01a      	b.n	8102e86 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8102e50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e54:	3308      	adds	r3, #8
 8102e56:	2102      	movs	r1, #2
 8102e58:	4618      	mov	r0, r3
 8102e5a:	f001 fc8f 	bl	810477c <RCCEx_PLL2_Config>
 8102e5e:	4603      	mov	r3, r0
 8102e60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8102e64:	e00f      	b.n	8102e86 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e6a:	3328      	adds	r3, #40	@ 0x28
 8102e6c:	2102      	movs	r1, #2
 8102e6e:	4618      	mov	r0, r3
 8102e70:	f001 fd36 	bl	81048e0 <RCCEx_PLL3_Config>
 8102e74:	4603      	mov	r3, r0
 8102e76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8102e7a:	e004      	b.n	8102e86 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102e7c:	2301      	movs	r3, #1
 8102e7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102e82:	e000      	b.n	8102e86 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8102e84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102e86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102e8a:	2b00      	cmp	r3, #0
 8102e8c:	d10a      	bne.n	8102ea4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8102e8e:	4ba5      	ldr	r3, [pc, #660]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102e90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102e92:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8102e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8102e9c:	4aa1      	ldr	r2, [pc, #644]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102e9e:	430b      	orrs	r3, r1
 8102ea0:	6513      	str	r3, [r2, #80]	@ 0x50
 8102ea2:	e003      	b.n	8102eac <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102ea4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102ea8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8102eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102eb4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8102eb8:	f04f 0900 	mov.w	r9, #0
 8102ebc:	ea58 0309 	orrs.w	r3, r8, r9
 8102ec0:	d047      	beq.n	8102f52 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8102ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102ec8:	2b04      	cmp	r3, #4
 8102eca:	d82a      	bhi.n	8102f22 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8102ecc:	a201      	add	r2, pc, #4	@ (adr r2, 8102ed4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8102ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102ed2:	bf00      	nop
 8102ed4:	08102ee9 	.word	0x08102ee9
 8102ed8:	08102ef7 	.word	0x08102ef7
 8102edc:	08102f0d 	.word	0x08102f0d
 8102ee0:	08102f2b 	.word	0x08102f2b
 8102ee4:	08102f2b 	.word	0x08102f2b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102ee8:	4b8e      	ldr	r3, [pc, #568]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102eec:	4a8d      	ldr	r2, [pc, #564]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102eee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102ef2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8102ef4:	e01a      	b.n	8102f2c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102efa:	3308      	adds	r3, #8
 8102efc:	2100      	movs	r1, #0
 8102efe:	4618      	mov	r0, r3
 8102f00:	f001 fc3c 	bl	810477c <RCCEx_PLL2_Config>
 8102f04:	4603      	mov	r3, r0
 8102f06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8102f0a:	e00f      	b.n	8102f2c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8102f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f10:	3328      	adds	r3, #40	@ 0x28
 8102f12:	2100      	movs	r1, #0
 8102f14:	4618      	mov	r0, r3
 8102f16:	f001 fce3 	bl	81048e0 <RCCEx_PLL3_Config>
 8102f1a:	4603      	mov	r3, r0
 8102f1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8102f20:	e004      	b.n	8102f2c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102f22:	2301      	movs	r3, #1
 8102f24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102f28:	e000      	b.n	8102f2c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8102f2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102f2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102f30:	2b00      	cmp	r3, #0
 8102f32:	d10a      	bne.n	8102f4a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8102f34:	4b7b      	ldr	r3, [pc, #492]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102f38:	f023 0107 	bic.w	r1, r3, #7
 8102f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102f42:	4a78      	ldr	r2, [pc, #480]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102f44:	430b      	orrs	r3, r1
 8102f46:	6513      	str	r3, [r2, #80]	@ 0x50
 8102f48:	e003      	b.n	8102f52 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102f4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102f4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8102f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102f5a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8102f5e:	f04f 0b00 	mov.w	fp, #0
 8102f62:	ea5a 030b 	orrs.w	r3, sl, fp
 8102f66:	d04c      	beq.n	8103002 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8102f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8102f6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102f72:	d030      	beq.n	8102fd6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8102f74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102f78:	d829      	bhi.n	8102fce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8102f7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8102f7c:	d02d      	beq.n	8102fda <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8102f7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8102f80:	d825      	bhi.n	8102fce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8102f82:	2b80      	cmp	r3, #128	@ 0x80
 8102f84:	d018      	beq.n	8102fb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8102f86:	2b80      	cmp	r3, #128	@ 0x80
 8102f88:	d821      	bhi.n	8102fce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8102f8a:	2b00      	cmp	r3, #0
 8102f8c:	d002      	beq.n	8102f94 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8102f8e:	2b40      	cmp	r3, #64	@ 0x40
 8102f90:	d007      	beq.n	8102fa2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8102f92:	e01c      	b.n	8102fce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102f94:	4b63      	ldr	r3, [pc, #396]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102f98:	4a62      	ldr	r2, [pc, #392]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102f9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102f9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8102fa0:	e01c      	b.n	8102fdc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102fa6:	3308      	adds	r3, #8
 8102fa8:	2100      	movs	r1, #0
 8102faa:	4618      	mov	r0, r3
 8102fac:	f001 fbe6 	bl	810477c <RCCEx_PLL2_Config>
 8102fb0:	4603      	mov	r3, r0
 8102fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8102fb6:	e011      	b.n	8102fdc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8102fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102fbc:	3328      	adds	r3, #40	@ 0x28
 8102fbe:	2100      	movs	r1, #0
 8102fc0:	4618      	mov	r0, r3
 8102fc2:	f001 fc8d 	bl	81048e0 <RCCEx_PLL3_Config>
 8102fc6:	4603      	mov	r3, r0
 8102fc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8102fcc:	e006      	b.n	8102fdc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102fce:	2301      	movs	r3, #1
 8102fd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102fd4:	e002      	b.n	8102fdc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8102fd6:	bf00      	nop
 8102fd8:	e000      	b.n	8102fdc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8102fda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102fdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102fe0:	2b00      	cmp	r3, #0
 8102fe2:	d10a      	bne.n	8102ffa <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8102fe4:	4b4f      	ldr	r3, [pc, #316]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102fe6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102fe8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8102fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ff0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8102ff2:	4a4c      	ldr	r2, [pc, #304]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102ff4:	430b      	orrs	r3, r1
 8102ff6:	6513      	str	r3, [r2, #80]	@ 0x50
 8102ff8:	e003      	b.n	8103002 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102ffa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102ffe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8103002:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103006:	e9d3 2300 	ldrd	r2, r3, [r3]
 810300a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 810300e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8103012:	2300      	movs	r3, #0
 8103014:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8103018:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 810301c:	460b      	mov	r3, r1
 810301e:	4313      	orrs	r3, r2
 8103020:	d053      	beq.n	81030ca <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8103022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103026:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 810302a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 810302e:	d035      	beq.n	810309c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8103030:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8103034:	d82e      	bhi.n	8103094 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8103036:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 810303a:	d031      	beq.n	81030a0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 810303c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8103040:	d828      	bhi.n	8103094 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8103042:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8103046:	d01a      	beq.n	810307e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8103048:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 810304c:	d822      	bhi.n	8103094 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 810304e:	2b00      	cmp	r3, #0
 8103050:	d003      	beq.n	810305a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8103052:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8103056:	d007      	beq.n	8103068 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8103058:	e01c      	b.n	8103094 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810305a:	4b32      	ldr	r3, [pc, #200]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810305c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810305e:	4a31      	ldr	r2, [pc, #196]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103060:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103064:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103066:	e01c      	b.n	81030a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810306c:	3308      	adds	r3, #8
 810306e:	2100      	movs	r1, #0
 8103070:	4618      	mov	r0, r3
 8103072:	f001 fb83 	bl	810477c <RCCEx_PLL2_Config>
 8103076:	4603      	mov	r3, r0
 8103078:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 810307c:	e011      	b.n	81030a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810307e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103082:	3328      	adds	r3, #40	@ 0x28
 8103084:	2100      	movs	r1, #0
 8103086:	4618      	mov	r0, r3
 8103088:	f001 fc2a 	bl	81048e0 <RCCEx_PLL3_Config>
 810308c:	4603      	mov	r3, r0
 810308e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103092:	e006      	b.n	81030a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8103094:	2301      	movs	r3, #1
 8103096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810309a:	e002      	b.n	81030a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 810309c:	bf00      	nop
 810309e:	e000      	b.n	81030a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 81030a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81030a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81030a6:	2b00      	cmp	r3, #0
 81030a8:	d10b      	bne.n	81030c2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 81030aa:	4b1e      	ldr	r3, [pc, #120]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81030ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81030ae:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 81030b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030b6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 81030ba:	4a1a      	ldr	r2, [pc, #104]	@ (8103124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81030bc:	430b      	orrs	r3, r1
 81030be:	6593      	str	r3, [r2, #88]	@ 0x58
 81030c0:	e003      	b.n	81030ca <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81030c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81030c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 81030ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 81030d2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 81030d6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 81030da:	2300      	movs	r3, #0
 81030dc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 81030e0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 81030e4:	460b      	mov	r3, r1
 81030e6:	4313      	orrs	r3, r2
 81030e8:	d056      	beq.n	8103198 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 81030ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 81030f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 81030f6:	d038      	beq.n	810316a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 81030f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 81030fc:	d831      	bhi.n	8103162 <HAL_RCCEx_PeriphCLKConfig+0x376>
 81030fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8103102:	d034      	beq.n	810316e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8103104:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8103108:	d82b      	bhi.n	8103162 <HAL_RCCEx_PeriphCLKConfig+0x376>
 810310a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810310e:	d01d      	beq.n	810314c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8103110:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8103114:	d825      	bhi.n	8103162 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103116:	2b00      	cmp	r3, #0
 8103118:	d006      	beq.n	8103128 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 810311a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810311e:	d00a      	beq.n	8103136 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8103120:	e01f      	b.n	8103162 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103122:	bf00      	nop
 8103124:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103128:	4ba2      	ldr	r3, [pc, #648]	@ (81033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810312a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810312c:	4aa1      	ldr	r2, [pc, #644]	@ (81033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810312e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103132:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103134:	e01c      	b.n	8103170 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810313a:	3308      	adds	r3, #8
 810313c:	2100      	movs	r1, #0
 810313e:	4618      	mov	r0, r3
 8103140:	f001 fb1c 	bl	810477c <RCCEx_PLL2_Config>
 8103144:	4603      	mov	r3, r0
 8103146:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 810314a:	e011      	b.n	8103170 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810314c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103150:	3328      	adds	r3, #40	@ 0x28
 8103152:	2100      	movs	r1, #0
 8103154:	4618      	mov	r0, r3
 8103156:	f001 fbc3 	bl	81048e0 <RCCEx_PLL3_Config>
 810315a:	4603      	mov	r3, r0
 810315c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103160:	e006      	b.n	8103170 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8103162:	2301      	movs	r3, #1
 8103164:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103168:	e002      	b.n	8103170 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 810316a:	bf00      	nop
 810316c:	e000      	b.n	8103170 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 810316e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103170:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103174:	2b00      	cmp	r3, #0
 8103176:	d10b      	bne.n	8103190 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8103178:	4b8e      	ldr	r3, [pc, #568]	@ (81033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810317a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810317c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8103180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103184:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8103188:	4a8a      	ldr	r2, [pc, #552]	@ (81033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810318a:	430b      	orrs	r3, r1
 810318c:	6593      	str	r3, [r2, #88]	@ 0x58
 810318e:	e003      	b.n	8103198 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103190:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103194:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8103198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810319c:	e9d3 2300 	ldrd	r2, r3, [r3]
 81031a0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 81031a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 81031a8:	2300      	movs	r3, #0
 81031aa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 81031ae:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 81031b2:	460b      	mov	r3, r1
 81031b4:	4313      	orrs	r3, r2
 81031b6:	d03a      	beq.n	810322e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 81031b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81031bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81031be:	2b30      	cmp	r3, #48	@ 0x30
 81031c0:	d01f      	beq.n	8103202 <HAL_RCCEx_PeriphCLKConfig+0x416>
 81031c2:	2b30      	cmp	r3, #48	@ 0x30
 81031c4:	d819      	bhi.n	81031fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 81031c6:	2b20      	cmp	r3, #32
 81031c8:	d00c      	beq.n	81031e4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 81031ca:	2b20      	cmp	r3, #32
 81031cc:	d815      	bhi.n	81031fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 81031ce:	2b00      	cmp	r3, #0
 81031d0:	d019      	beq.n	8103206 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 81031d2:	2b10      	cmp	r3, #16
 81031d4:	d111      	bne.n	81031fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81031d6:	4b77      	ldr	r3, [pc, #476]	@ (81033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81031d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81031da:	4a76      	ldr	r2, [pc, #472]	@ (81033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81031dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81031e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 81031e2:	e011      	b.n	8103208 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81031e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81031e8:	3308      	adds	r3, #8
 81031ea:	2102      	movs	r1, #2
 81031ec:	4618      	mov	r0, r3
 81031ee:	f001 fac5 	bl	810477c <RCCEx_PLL2_Config>
 81031f2:	4603      	mov	r3, r0
 81031f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 81031f8:	e006      	b.n	8103208 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 81031fa:	2301      	movs	r3, #1
 81031fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103200:	e002      	b.n	8103208 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8103202:	bf00      	nop
 8103204:	e000      	b.n	8103208 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8103206:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103208:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810320c:	2b00      	cmp	r3, #0
 810320e:	d10a      	bne.n	8103226 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8103210:	4b68      	ldr	r3, [pc, #416]	@ (81033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103212:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103214:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8103218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810321c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810321e:	4a65      	ldr	r2, [pc, #404]	@ (81033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103220:	430b      	orrs	r3, r1
 8103222:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8103224:	e003      	b.n	810322e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103226:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810322a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 810322e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103236:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 810323a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 810323e:	2300      	movs	r3, #0
 8103240:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8103244:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8103248:	460b      	mov	r3, r1
 810324a:	4313      	orrs	r3, r2
 810324c:	d051      	beq.n	81032f2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 810324e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8103254:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103258:	d035      	beq.n	81032c6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 810325a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 810325e:	d82e      	bhi.n	81032be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8103260:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8103264:	d031      	beq.n	81032ca <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8103266:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 810326a:	d828      	bhi.n	81032be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 810326c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8103270:	d01a      	beq.n	81032a8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8103272:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8103276:	d822      	bhi.n	81032be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8103278:	2b00      	cmp	r3, #0
 810327a:	d003      	beq.n	8103284 <HAL_RCCEx_PeriphCLKConfig+0x498>
 810327c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103280:	d007      	beq.n	8103292 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8103282:	e01c      	b.n	81032be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103284:	4b4b      	ldr	r3, [pc, #300]	@ (81033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103288:	4a4a      	ldr	r2, [pc, #296]	@ (81033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810328a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810328e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103290:	e01c      	b.n	81032cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103296:	3308      	adds	r3, #8
 8103298:	2100      	movs	r1, #0
 810329a:	4618      	mov	r0, r3
 810329c:	f001 fa6e 	bl	810477c <RCCEx_PLL2_Config>
 81032a0:	4603      	mov	r3, r0
 81032a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 81032a6:	e011      	b.n	81032cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81032a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81032ac:	3328      	adds	r3, #40	@ 0x28
 81032ae:	2100      	movs	r1, #0
 81032b0:	4618      	mov	r0, r3
 81032b2:	f001 fb15 	bl	81048e0 <RCCEx_PLL3_Config>
 81032b6:	4603      	mov	r3, r0
 81032b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 81032bc:	e006      	b.n	81032cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81032be:	2301      	movs	r3, #1
 81032c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81032c4:	e002      	b.n	81032cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 81032c6:	bf00      	nop
 81032c8:	e000      	b.n	81032cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 81032ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 81032cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81032d0:	2b00      	cmp	r3, #0
 81032d2:	d10a      	bne.n	81032ea <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 81032d4:	4b37      	ldr	r3, [pc, #220]	@ (81033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81032d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81032d8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 81032dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81032e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81032e2:	4a34      	ldr	r2, [pc, #208]	@ (81033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81032e4:	430b      	orrs	r3, r1
 81032e6:	6513      	str	r3, [r2, #80]	@ 0x50
 81032e8:	e003      	b.n	81032f2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81032ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81032ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 81032f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81032f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81032fa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 81032fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8103302:	2300      	movs	r3, #0
 8103304:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8103308:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 810330c:	460b      	mov	r3, r1
 810330e:	4313      	orrs	r3, r2
 8103310:	d056      	beq.n	81033c0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8103312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103316:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103318:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 810331c:	d033      	beq.n	8103386 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 810331e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8103322:	d82c      	bhi.n	810337e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103324:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8103328:	d02f      	beq.n	810338a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 810332a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 810332e:	d826      	bhi.n	810337e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103330:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8103334:	d02b      	beq.n	810338e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8103336:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 810333a:	d820      	bhi.n	810337e <HAL_RCCEx_PeriphCLKConfig+0x592>
 810333c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103340:	d012      	beq.n	8103368 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8103342:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103346:	d81a      	bhi.n	810337e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103348:	2b00      	cmp	r3, #0
 810334a:	d022      	beq.n	8103392 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 810334c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8103350:	d115      	bne.n	810337e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103356:	3308      	adds	r3, #8
 8103358:	2101      	movs	r1, #1
 810335a:	4618      	mov	r0, r3
 810335c:	f001 fa0e 	bl	810477c <RCCEx_PLL2_Config>
 8103360:	4603      	mov	r3, r0
 8103362:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8103366:	e015      	b.n	8103394 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810336c:	3328      	adds	r3, #40	@ 0x28
 810336e:	2101      	movs	r1, #1
 8103370:	4618      	mov	r0, r3
 8103372:	f001 fab5 	bl	81048e0 <RCCEx_PLL3_Config>
 8103376:	4603      	mov	r3, r0
 8103378:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 810337c:	e00a      	b.n	8103394 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810337e:	2301      	movs	r3, #1
 8103380:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103384:	e006      	b.n	8103394 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8103386:	bf00      	nop
 8103388:	e004      	b.n	8103394 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810338a:	bf00      	nop
 810338c:	e002      	b.n	8103394 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810338e:	bf00      	nop
 8103390:	e000      	b.n	8103394 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8103392:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103394:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103398:	2b00      	cmp	r3, #0
 810339a:	d10d      	bne.n	81033b8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 810339c:	4b05      	ldr	r3, [pc, #20]	@ (81033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810339e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81033a0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 81033a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81033a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81033aa:	4a02      	ldr	r2, [pc, #8]	@ (81033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81033ac:	430b      	orrs	r3, r1
 81033ae:	6513      	str	r3, [r2, #80]	@ 0x50
 81033b0:	e006      	b.n	81033c0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 81033b2:	bf00      	nop
 81033b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81033b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81033bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 81033c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81033c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81033c8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 81033cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 81033d0:	2300      	movs	r3, #0
 81033d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 81033d6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 81033da:	460b      	mov	r3, r1
 81033dc:	4313      	orrs	r3, r2
 81033de:	d055      	beq.n	810348c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 81033e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81033e4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 81033e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81033ec:	d033      	beq.n	8103456 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 81033ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81033f2:	d82c      	bhi.n	810344e <HAL_RCCEx_PeriphCLKConfig+0x662>
 81033f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81033f8:	d02f      	beq.n	810345a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 81033fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81033fe:	d826      	bhi.n	810344e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103400:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8103404:	d02b      	beq.n	810345e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8103406:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 810340a:	d820      	bhi.n	810344e <HAL_RCCEx_PeriphCLKConfig+0x662>
 810340c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103410:	d012      	beq.n	8103438 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8103412:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103416:	d81a      	bhi.n	810344e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103418:	2b00      	cmp	r3, #0
 810341a:	d022      	beq.n	8103462 <HAL_RCCEx_PeriphCLKConfig+0x676>
 810341c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8103420:	d115      	bne.n	810344e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103426:	3308      	adds	r3, #8
 8103428:	2101      	movs	r1, #1
 810342a:	4618      	mov	r0, r3
 810342c:	f001 f9a6 	bl	810477c <RCCEx_PLL2_Config>
 8103430:	4603      	mov	r3, r0
 8103432:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8103436:	e015      	b.n	8103464 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810343c:	3328      	adds	r3, #40	@ 0x28
 810343e:	2101      	movs	r1, #1
 8103440:	4618      	mov	r0, r3
 8103442:	f001 fa4d 	bl	81048e0 <RCCEx_PLL3_Config>
 8103446:	4603      	mov	r3, r0
 8103448:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 810344c:	e00a      	b.n	8103464 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 810344e:	2301      	movs	r3, #1
 8103450:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103454:	e006      	b.n	8103464 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8103456:	bf00      	nop
 8103458:	e004      	b.n	8103464 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810345a:	bf00      	nop
 810345c:	e002      	b.n	8103464 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810345e:	bf00      	nop
 8103460:	e000      	b.n	8103464 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8103462:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103464:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103468:	2b00      	cmp	r3, #0
 810346a:	d10b      	bne.n	8103484 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 810346c:	4ba4      	ldr	r3, [pc, #656]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810346e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103470:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8103474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103478:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 810347c:	4aa0      	ldr	r2, [pc, #640]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810347e:	430b      	orrs	r3, r1
 8103480:	6593      	str	r3, [r2, #88]	@ 0x58
 8103482:	e003      	b.n	810348c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103484:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103488:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 810348c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103494:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8103498:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 810349c:	2300      	movs	r3, #0
 810349e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 81034a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 81034a6:	460b      	mov	r3, r1
 81034a8:	4313      	orrs	r3, r2
 81034aa:	d037      	beq.n	810351c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 81034ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81034b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81034b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81034b6:	d00e      	beq.n	81034d6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 81034b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81034bc:	d816      	bhi.n	81034ec <HAL_RCCEx_PeriphCLKConfig+0x700>
 81034be:	2b00      	cmp	r3, #0
 81034c0:	d018      	beq.n	81034f4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 81034c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81034c6:	d111      	bne.n	81034ec <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81034c8:	4b8d      	ldr	r3, [pc, #564]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81034ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81034cc:	4a8c      	ldr	r2, [pc, #560]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81034ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81034d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81034d4:	e00f      	b.n	81034f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81034d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81034da:	3308      	adds	r3, #8
 81034dc:	2101      	movs	r1, #1
 81034de:	4618      	mov	r0, r3
 81034e0:	f001 f94c 	bl	810477c <RCCEx_PLL2_Config>
 81034e4:	4603      	mov	r3, r0
 81034e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81034ea:	e004      	b.n	81034f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81034ec:	2301      	movs	r3, #1
 81034ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81034f2:	e000      	b.n	81034f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 81034f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81034f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81034fa:	2b00      	cmp	r3, #0
 81034fc:	d10a      	bne.n	8103514 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81034fe:	4b80      	ldr	r3, [pc, #512]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103500:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103502:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8103506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810350a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810350c:	4a7c      	ldr	r2, [pc, #496]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810350e:	430b      	orrs	r3, r1
 8103510:	6513      	str	r3, [r2, #80]	@ 0x50
 8103512:	e003      	b.n	810351c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103514:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103518:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 810351c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103524:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8103528:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 810352c:	2300      	movs	r3, #0
 810352e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8103532:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8103536:	460b      	mov	r3, r1
 8103538:	4313      	orrs	r3, r2
 810353a:	d039      	beq.n	81035b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 810353c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103540:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8103542:	2b03      	cmp	r3, #3
 8103544:	d81c      	bhi.n	8103580 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8103546:	a201      	add	r2, pc, #4	@ (adr r2, 810354c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8103548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810354c:	08103589 	.word	0x08103589
 8103550:	0810355d 	.word	0x0810355d
 8103554:	0810356b 	.word	0x0810356b
 8103558:	08103589 	.word	0x08103589
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810355c:	4b68      	ldr	r3, [pc, #416]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810355e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103560:	4a67      	ldr	r2, [pc, #412]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103562:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103566:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8103568:	e00f      	b.n	810358a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810356a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810356e:	3308      	adds	r3, #8
 8103570:	2102      	movs	r1, #2
 8103572:	4618      	mov	r0, r3
 8103574:	f001 f902 	bl	810477c <RCCEx_PLL2_Config>
 8103578:	4603      	mov	r3, r0
 810357a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 810357e:	e004      	b.n	810358a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8103580:	2301      	movs	r3, #1
 8103582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103586:	e000      	b.n	810358a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8103588:	bf00      	nop
    }

    if (ret == HAL_OK)
 810358a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810358e:	2b00      	cmp	r3, #0
 8103590:	d10a      	bne.n	81035a8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8103592:	4b5b      	ldr	r3, [pc, #364]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103596:	f023 0103 	bic.w	r1, r3, #3
 810359a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810359e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81035a0:	4a57      	ldr	r2, [pc, #348]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81035a2:	430b      	orrs	r3, r1
 81035a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81035a6:	e003      	b.n	81035b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81035a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81035ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 81035b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81035b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81035b8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 81035bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 81035c0:	2300      	movs	r3, #0
 81035c2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 81035c6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 81035ca:	460b      	mov	r3, r1
 81035cc:	4313      	orrs	r3, r2
 81035ce:	f000 809f 	beq.w	8103710 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 81035d2:	4b4c      	ldr	r3, [pc, #304]	@ (8103704 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81035d4:	681b      	ldr	r3, [r3, #0]
 81035d6:	4a4b      	ldr	r2, [pc, #300]	@ (8103704 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81035d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81035dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 81035de:	f7fe f93f 	bl	8101860 <HAL_GetTick>
 81035e2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81035e6:	e00b      	b.n	8103600 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 81035e8:	f7fe f93a 	bl	8101860 <HAL_GetTick>
 81035ec:	4602      	mov	r2, r0
 81035ee:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 81035f2:	1ad3      	subs	r3, r2, r3
 81035f4:	2b64      	cmp	r3, #100	@ 0x64
 81035f6:	d903      	bls.n	8103600 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 81035f8:	2303      	movs	r3, #3
 81035fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81035fe:	e005      	b.n	810360c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8103600:	4b40      	ldr	r3, [pc, #256]	@ (8103704 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8103602:	681b      	ldr	r3, [r3, #0]
 8103604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103608:	2b00      	cmp	r3, #0
 810360a:	d0ed      	beq.n	81035e8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 810360c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103610:	2b00      	cmp	r3, #0
 8103612:	d179      	bne.n	8103708 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8103614:	4b3a      	ldr	r3, [pc, #232]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103616:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8103618:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810361c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8103620:	4053      	eors	r3, r2
 8103622:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8103626:	2b00      	cmp	r3, #0
 8103628:	d015      	beq.n	8103656 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810362a:	4b35      	ldr	r3, [pc, #212]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810362c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810362e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8103632:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8103636:	4b32      	ldr	r3, [pc, #200]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810363a:	4a31      	ldr	r2, [pc, #196]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810363c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8103640:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8103642:	4b2f      	ldr	r3, [pc, #188]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8103646:	4a2e      	ldr	r2, [pc, #184]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103648:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 810364c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 810364e:	4a2c      	ldr	r2, [pc, #176]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103650:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103654:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8103656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810365a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810365e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103662:	d118      	bne.n	8103696 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8103664:	f7fe f8fc 	bl	8101860 <HAL_GetTick>
 8103668:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810366c:	e00d      	b.n	810368a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 810366e:	f7fe f8f7 	bl	8101860 <HAL_GetTick>
 8103672:	4602      	mov	r2, r0
 8103674:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8103678:	1ad2      	subs	r2, r2, r3
 810367a:	f241 3388 	movw	r3, #5000	@ 0x1388
 810367e:	429a      	cmp	r2, r3
 8103680:	d903      	bls.n	810368a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8103682:	2303      	movs	r3, #3
 8103684:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8103688:	e005      	b.n	8103696 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810368a:	4b1d      	ldr	r3, [pc, #116]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810368c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810368e:	f003 0302 	and.w	r3, r3, #2
 8103692:	2b00      	cmp	r3, #0
 8103694:	d0eb      	beq.n	810366e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8103696:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810369a:	2b00      	cmp	r3, #0
 810369c:	d12b      	bne.n	81036f6 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810369e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81036a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81036a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 81036aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 81036ae:	d110      	bne.n	81036d2 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 81036b0:	4b13      	ldr	r3, [pc, #76]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81036b2:	691b      	ldr	r3, [r3, #16]
 81036b4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 81036b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81036bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81036c0:	091b      	lsrs	r3, r3, #4
 81036c2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 81036c6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 81036ca:	4a0d      	ldr	r2, [pc, #52]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81036cc:	430b      	orrs	r3, r1
 81036ce:	6113      	str	r3, [r2, #16]
 81036d0:	e005      	b.n	81036de <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 81036d2:	4b0b      	ldr	r3, [pc, #44]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81036d4:	691b      	ldr	r3, [r3, #16]
 81036d6:	4a0a      	ldr	r2, [pc, #40]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81036d8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 81036dc:	6113      	str	r3, [r2, #16]
 81036de:	4b08      	ldr	r3, [pc, #32]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81036e0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 81036e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81036e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81036ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81036ee:	4a04      	ldr	r2, [pc, #16]	@ (8103700 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81036f0:	430b      	orrs	r3, r1
 81036f2:	6713      	str	r3, [r2, #112]	@ 0x70
 81036f4:	e00c      	b.n	8103710 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 81036f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81036fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 81036fe:	e007      	b.n	8103710 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8103700:	58024400 	.word	0x58024400
 8103704:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103708:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810370c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8103710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103718:	f002 0301 	and.w	r3, r2, #1
 810371c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8103720:	2300      	movs	r3, #0
 8103722:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8103726:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 810372a:	460b      	mov	r3, r1
 810372c:	4313      	orrs	r3, r2
 810372e:	f000 8089 	beq.w	8103844 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8103732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103736:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8103738:	2b28      	cmp	r3, #40	@ 0x28
 810373a:	d86b      	bhi.n	8103814 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 810373c:	a201      	add	r2, pc, #4	@ (adr r2, 8103744 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 810373e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103742:	bf00      	nop
 8103744:	0810381d 	.word	0x0810381d
 8103748:	08103815 	.word	0x08103815
 810374c:	08103815 	.word	0x08103815
 8103750:	08103815 	.word	0x08103815
 8103754:	08103815 	.word	0x08103815
 8103758:	08103815 	.word	0x08103815
 810375c:	08103815 	.word	0x08103815
 8103760:	08103815 	.word	0x08103815
 8103764:	081037e9 	.word	0x081037e9
 8103768:	08103815 	.word	0x08103815
 810376c:	08103815 	.word	0x08103815
 8103770:	08103815 	.word	0x08103815
 8103774:	08103815 	.word	0x08103815
 8103778:	08103815 	.word	0x08103815
 810377c:	08103815 	.word	0x08103815
 8103780:	08103815 	.word	0x08103815
 8103784:	081037ff 	.word	0x081037ff
 8103788:	08103815 	.word	0x08103815
 810378c:	08103815 	.word	0x08103815
 8103790:	08103815 	.word	0x08103815
 8103794:	08103815 	.word	0x08103815
 8103798:	08103815 	.word	0x08103815
 810379c:	08103815 	.word	0x08103815
 81037a0:	08103815 	.word	0x08103815
 81037a4:	0810381d 	.word	0x0810381d
 81037a8:	08103815 	.word	0x08103815
 81037ac:	08103815 	.word	0x08103815
 81037b0:	08103815 	.word	0x08103815
 81037b4:	08103815 	.word	0x08103815
 81037b8:	08103815 	.word	0x08103815
 81037bc:	08103815 	.word	0x08103815
 81037c0:	08103815 	.word	0x08103815
 81037c4:	0810381d 	.word	0x0810381d
 81037c8:	08103815 	.word	0x08103815
 81037cc:	08103815 	.word	0x08103815
 81037d0:	08103815 	.word	0x08103815
 81037d4:	08103815 	.word	0x08103815
 81037d8:	08103815 	.word	0x08103815
 81037dc:	08103815 	.word	0x08103815
 81037e0:	08103815 	.word	0x08103815
 81037e4:	0810381d 	.word	0x0810381d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81037e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81037ec:	3308      	adds	r3, #8
 81037ee:	2101      	movs	r1, #1
 81037f0:	4618      	mov	r0, r3
 81037f2:	f000 ffc3 	bl	810477c <RCCEx_PLL2_Config>
 81037f6:	4603      	mov	r3, r0
 81037f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81037fc:	e00f      	b.n	810381e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81037fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103802:	3328      	adds	r3, #40	@ 0x28
 8103804:	2101      	movs	r1, #1
 8103806:	4618      	mov	r0, r3
 8103808:	f001 f86a 	bl	81048e0 <RCCEx_PLL3_Config>
 810380c:	4603      	mov	r3, r0
 810380e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8103812:	e004      	b.n	810381e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103814:	2301      	movs	r3, #1
 8103816:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810381a:	e000      	b.n	810381e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 810381c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810381e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103822:	2b00      	cmp	r3, #0
 8103824:	d10a      	bne.n	810383c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8103826:	4bbf      	ldr	r3, [pc, #764]	@ (8103b24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810382a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 810382e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103832:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8103834:	4abb      	ldr	r2, [pc, #748]	@ (8103b24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103836:	430b      	orrs	r3, r1
 8103838:	6553      	str	r3, [r2, #84]	@ 0x54
 810383a:	e003      	b.n	8103844 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810383c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103840:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8103844:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103848:	e9d3 2300 	ldrd	r2, r3, [r3]
 810384c:	f002 0302 	and.w	r3, r2, #2
 8103850:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8103854:	2300      	movs	r3, #0
 8103856:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 810385a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 810385e:	460b      	mov	r3, r1
 8103860:	4313      	orrs	r3, r2
 8103862:	d041      	beq.n	81038e8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8103864:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103868:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 810386a:	2b05      	cmp	r3, #5
 810386c:	d824      	bhi.n	81038b8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 810386e:	a201      	add	r2, pc, #4	@ (adr r2, 8103874 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8103870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103874:	081038c1 	.word	0x081038c1
 8103878:	0810388d 	.word	0x0810388d
 810387c:	081038a3 	.word	0x081038a3
 8103880:	081038c1 	.word	0x081038c1
 8103884:	081038c1 	.word	0x081038c1
 8103888:	081038c1 	.word	0x081038c1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810388c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103890:	3308      	adds	r3, #8
 8103892:	2101      	movs	r1, #1
 8103894:	4618      	mov	r0, r3
 8103896:	f000 ff71 	bl	810477c <RCCEx_PLL2_Config>
 810389a:	4603      	mov	r3, r0
 810389c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81038a0:	e00f      	b.n	81038c2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81038a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81038a6:	3328      	adds	r3, #40	@ 0x28
 81038a8:	2101      	movs	r1, #1
 81038aa:	4618      	mov	r0, r3
 81038ac:	f001 f818 	bl	81048e0 <RCCEx_PLL3_Config>
 81038b0:	4603      	mov	r3, r0
 81038b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81038b6:	e004      	b.n	81038c2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81038b8:	2301      	movs	r3, #1
 81038ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81038be:	e000      	b.n	81038c2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 81038c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81038c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81038c6:	2b00      	cmp	r3, #0
 81038c8:	d10a      	bne.n	81038e0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81038ca:	4b96      	ldr	r3, [pc, #600]	@ (8103b24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81038cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81038ce:	f023 0107 	bic.w	r1, r3, #7
 81038d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81038d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 81038d8:	4a92      	ldr	r2, [pc, #584]	@ (8103b24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81038da:	430b      	orrs	r3, r1
 81038dc:	6553      	str	r3, [r2, #84]	@ 0x54
 81038de:	e003      	b.n	81038e8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81038e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81038e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81038e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81038ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 81038f0:	f002 0304 	and.w	r3, r2, #4
 81038f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 81038f8:	2300      	movs	r3, #0
 81038fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 81038fe:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8103902:	460b      	mov	r3, r1
 8103904:	4313      	orrs	r3, r2
 8103906:	d044      	beq.n	8103992 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8103908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810390c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8103910:	2b05      	cmp	r3, #5
 8103912:	d825      	bhi.n	8103960 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8103914:	a201      	add	r2, pc, #4	@ (adr r2, 810391c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8103916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810391a:	bf00      	nop
 810391c:	08103969 	.word	0x08103969
 8103920:	08103935 	.word	0x08103935
 8103924:	0810394b 	.word	0x0810394b
 8103928:	08103969 	.word	0x08103969
 810392c:	08103969 	.word	0x08103969
 8103930:	08103969 	.word	0x08103969
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103938:	3308      	adds	r3, #8
 810393a:	2101      	movs	r1, #1
 810393c:	4618      	mov	r0, r3
 810393e:	f000 ff1d 	bl	810477c <RCCEx_PLL2_Config>
 8103942:	4603      	mov	r3, r0
 8103944:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8103948:	e00f      	b.n	810396a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810394a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810394e:	3328      	adds	r3, #40	@ 0x28
 8103950:	2101      	movs	r1, #1
 8103952:	4618      	mov	r0, r3
 8103954:	f000 ffc4 	bl	81048e0 <RCCEx_PLL3_Config>
 8103958:	4603      	mov	r3, r0
 810395a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 810395e:	e004      	b.n	810396a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103960:	2301      	movs	r3, #1
 8103962:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103966:	e000      	b.n	810396a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8103968:	bf00      	nop
    }

    if (ret == HAL_OK)
 810396a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810396e:	2b00      	cmp	r3, #0
 8103970:	d10b      	bne.n	810398a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8103972:	4b6c      	ldr	r3, [pc, #432]	@ (8103b24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103976:	f023 0107 	bic.w	r1, r3, #7
 810397a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810397e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8103982:	4a68      	ldr	r2, [pc, #416]	@ (8103b24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103984:	430b      	orrs	r3, r1
 8103986:	6593      	str	r3, [r2, #88]	@ 0x58
 8103988:	e003      	b.n	8103992 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810398a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810398e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8103992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103996:	e9d3 2300 	ldrd	r2, r3, [r3]
 810399a:	f002 0320 	and.w	r3, r2, #32
 810399e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 81039a2:	2300      	movs	r3, #0
 81039a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 81039a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 81039ac:	460b      	mov	r3, r1
 81039ae:	4313      	orrs	r3, r2
 81039b0:	d055      	beq.n	8103a5e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 81039b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81039b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81039ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81039be:	d033      	beq.n	8103a28 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 81039c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81039c4:	d82c      	bhi.n	8103a20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81039c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81039ca:	d02f      	beq.n	8103a2c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 81039cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81039d0:	d826      	bhi.n	8103a20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81039d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81039d6:	d02b      	beq.n	8103a30 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 81039d8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81039dc:	d820      	bhi.n	8103a20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81039de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81039e2:	d012      	beq.n	8103a0a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 81039e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81039e8:	d81a      	bhi.n	8103a20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81039ea:	2b00      	cmp	r3, #0
 81039ec:	d022      	beq.n	8103a34 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 81039ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81039f2:	d115      	bne.n	8103a20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81039f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81039f8:	3308      	adds	r3, #8
 81039fa:	2100      	movs	r1, #0
 81039fc:	4618      	mov	r0, r3
 81039fe:	f000 febd 	bl	810477c <RCCEx_PLL2_Config>
 8103a02:	4603      	mov	r3, r0
 8103a04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8103a08:	e015      	b.n	8103a36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103a0e:	3328      	adds	r3, #40	@ 0x28
 8103a10:	2102      	movs	r1, #2
 8103a12:	4618      	mov	r0, r3
 8103a14:	f000 ff64 	bl	81048e0 <RCCEx_PLL3_Config>
 8103a18:	4603      	mov	r3, r0
 8103a1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8103a1e:	e00a      	b.n	8103a36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103a20:	2301      	movs	r3, #1
 8103a22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103a26:	e006      	b.n	8103a36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8103a28:	bf00      	nop
 8103a2a:	e004      	b.n	8103a36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8103a2c:	bf00      	nop
 8103a2e:	e002      	b.n	8103a36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8103a30:	bf00      	nop
 8103a32:	e000      	b.n	8103a36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8103a34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103a36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103a3a:	2b00      	cmp	r3, #0
 8103a3c:	d10b      	bne.n	8103a56 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8103a3e:	4b39      	ldr	r3, [pc, #228]	@ (8103b24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103a42:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8103a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8103a4e:	4a35      	ldr	r2, [pc, #212]	@ (8103b24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103a50:	430b      	orrs	r3, r1
 8103a52:	6553      	str	r3, [r2, #84]	@ 0x54
 8103a54:	e003      	b.n	8103a5e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103a5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8103a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103a66:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8103a6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8103a6e:	2300      	movs	r3, #0
 8103a70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8103a74:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8103a78:	460b      	mov	r3, r1
 8103a7a:	4313      	orrs	r3, r2
 8103a7c:	d058      	beq.n	8103b30 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8103a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103a82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8103a86:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8103a8a:	d033      	beq.n	8103af4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8103a8c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8103a90:	d82c      	bhi.n	8103aec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8103a92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103a96:	d02f      	beq.n	8103af8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8103a98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103a9c:	d826      	bhi.n	8103aec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8103a9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8103aa2:	d02b      	beq.n	8103afc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8103aa4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8103aa8:	d820      	bhi.n	8103aec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8103aaa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8103aae:	d012      	beq.n	8103ad6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8103ab0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8103ab4:	d81a      	bhi.n	8103aec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8103ab6:	2b00      	cmp	r3, #0
 8103ab8:	d022      	beq.n	8103b00 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8103aba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8103abe:	d115      	bne.n	8103aec <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103ac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ac4:	3308      	adds	r3, #8
 8103ac6:	2100      	movs	r1, #0
 8103ac8:	4618      	mov	r0, r3
 8103aca:	f000 fe57 	bl	810477c <RCCEx_PLL2_Config>
 8103ace:	4603      	mov	r3, r0
 8103ad0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8103ad4:	e015      	b.n	8103b02 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ada:	3328      	adds	r3, #40	@ 0x28
 8103adc:	2102      	movs	r1, #2
 8103ade:	4618      	mov	r0, r3
 8103ae0:	f000 fefe 	bl	81048e0 <RCCEx_PLL3_Config>
 8103ae4:	4603      	mov	r3, r0
 8103ae6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8103aea:	e00a      	b.n	8103b02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103aec:	2301      	movs	r3, #1
 8103aee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103af2:	e006      	b.n	8103b02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8103af4:	bf00      	nop
 8103af6:	e004      	b.n	8103b02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8103af8:	bf00      	nop
 8103afa:	e002      	b.n	8103b02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8103afc:	bf00      	nop
 8103afe:	e000      	b.n	8103b02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8103b00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103b02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103b06:	2b00      	cmp	r3, #0
 8103b08:	d10e      	bne.n	8103b28 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8103b0a:	4b06      	ldr	r3, [pc, #24]	@ (8103b24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103b0e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8103b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103b16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8103b1a:	4a02      	ldr	r2, [pc, #8]	@ (8103b24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103b1c:	430b      	orrs	r3, r1
 8103b1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8103b20:	e006      	b.n	8103b30 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8103b22:	bf00      	nop
 8103b24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103b28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103b2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8103b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103b38:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8103b3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8103b40:	2300      	movs	r3, #0
 8103b42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8103b46:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8103b4a:	460b      	mov	r3, r1
 8103b4c:	4313      	orrs	r3, r2
 8103b4e:	d055      	beq.n	8103bfc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8103b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103b54:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8103b58:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8103b5c:	d033      	beq.n	8103bc6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8103b5e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8103b62:	d82c      	bhi.n	8103bbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8103b64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8103b68:	d02f      	beq.n	8103bca <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8103b6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8103b6e:	d826      	bhi.n	8103bbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8103b70:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8103b74:	d02b      	beq.n	8103bce <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8103b76:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8103b7a:	d820      	bhi.n	8103bbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8103b7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103b80:	d012      	beq.n	8103ba8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8103b82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103b86:	d81a      	bhi.n	8103bbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8103b88:	2b00      	cmp	r3, #0
 8103b8a:	d022      	beq.n	8103bd2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8103b8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8103b90:	d115      	bne.n	8103bbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103b96:	3308      	adds	r3, #8
 8103b98:	2100      	movs	r1, #0
 8103b9a:	4618      	mov	r0, r3
 8103b9c:	f000 fdee 	bl	810477c <RCCEx_PLL2_Config>
 8103ba0:	4603      	mov	r3, r0
 8103ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8103ba6:	e015      	b.n	8103bd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103bac:	3328      	adds	r3, #40	@ 0x28
 8103bae:	2102      	movs	r1, #2
 8103bb0:	4618      	mov	r0, r3
 8103bb2:	f000 fe95 	bl	81048e0 <RCCEx_PLL3_Config>
 8103bb6:	4603      	mov	r3, r0
 8103bb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8103bbc:	e00a      	b.n	8103bd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103bbe:	2301      	movs	r3, #1
 8103bc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103bc4:	e006      	b.n	8103bd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8103bc6:	bf00      	nop
 8103bc8:	e004      	b.n	8103bd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8103bca:	bf00      	nop
 8103bcc:	e002      	b.n	8103bd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8103bce:	bf00      	nop
 8103bd0:	e000      	b.n	8103bd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8103bd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103bd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103bd8:	2b00      	cmp	r3, #0
 8103bda:	d10b      	bne.n	8103bf4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8103bdc:	4ba1      	ldr	r3, [pc, #644]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103bde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103be0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8103be4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103be8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8103bec:	4a9d      	ldr	r2, [pc, #628]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103bee:	430b      	orrs	r3, r1
 8103bf0:	6593      	str	r3, [r2, #88]	@ 0x58
 8103bf2:	e003      	b.n	8103bfc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103bf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103bf8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8103bfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103c04:	f002 0308 	and.w	r3, r2, #8
 8103c08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8103c0c:	2300      	movs	r3, #0
 8103c0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8103c12:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8103c16:	460b      	mov	r3, r1
 8103c18:	4313      	orrs	r3, r2
 8103c1a:	d01e      	beq.n	8103c5a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8103c1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103c24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103c28:	d10c      	bne.n	8103c44 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8103c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c2e:	3328      	adds	r3, #40	@ 0x28
 8103c30:	2102      	movs	r1, #2
 8103c32:	4618      	mov	r0, r3
 8103c34:	f000 fe54 	bl	81048e0 <RCCEx_PLL3_Config>
 8103c38:	4603      	mov	r3, r0
 8103c3a:	2b00      	cmp	r3, #0
 8103c3c:	d002      	beq.n	8103c44 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8103c3e:	2301      	movs	r3, #1
 8103c40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8103c44:	4b87      	ldr	r3, [pc, #540]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103c46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103c48:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8103c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103c54:	4a83      	ldr	r2, [pc, #524]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103c56:	430b      	orrs	r3, r1
 8103c58:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8103c5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103c62:	f002 0310 	and.w	r3, r2, #16
 8103c66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8103c6a:	2300      	movs	r3, #0
 8103c6c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8103c70:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8103c74:	460b      	mov	r3, r1
 8103c76:	4313      	orrs	r3, r2
 8103c78:	d01e      	beq.n	8103cb8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8103c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8103c82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103c86:	d10c      	bne.n	8103ca2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8103c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c8c:	3328      	adds	r3, #40	@ 0x28
 8103c8e:	2102      	movs	r1, #2
 8103c90:	4618      	mov	r0, r3
 8103c92:	f000 fe25 	bl	81048e0 <RCCEx_PLL3_Config>
 8103c96:	4603      	mov	r3, r0
 8103c98:	2b00      	cmp	r3, #0
 8103c9a:	d002      	beq.n	8103ca2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8103c9c:	2301      	movs	r3, #1
 8103c9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8103ca2:	4b70      	ldr	r3, [pc, #448]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103ca6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8103caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103cae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8103cb2:	4a6c      	ldr	r2, [pc, #432]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103cb4:	430b      	orrs	r3, r1
 8103cb6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8103cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103cc0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8103cc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8103cc8:	2300      	movs	r3, #0
 8103cca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8103cce:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8103cd2:	460b      	mov	r3, r1
 8103cd4:	4313      	orrs	r3, r2
 8103cd6:	d03e      	beq.n	8103d56 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8103cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103cdc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8103ce0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103ce4:	d022      	beq.n	8103d2c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8103ce6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103cea:	d81b      	bhi.n	8103d24 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8103cec:	2b00      	cmp	r3, #0
 8103cee:	d003      	beq.n	8103cf8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8103cf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8103cf4:	d00b      	beq.n	8103d0e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8103cf6:	e015      	b.n	8103d24 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103cfc:	3308      	adds	r3, #8
 8103cfe:	2100      	movs	r1, #0
 8103d00:	4618      	mov	r0, r3
 8103d02:	f000 fd3b 	bl	810477c <RCCEx_PLL2_Config>
 8103d06:	4603      	mov	r3, r0
 8103d08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8103d0c:	e00f      	b.n	8103d2e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103d12:	3328      	adds	r3, #40	@ 0x28
 8103d14:	2102      	movs	r1, #2
 8103d16:	4618      	mov	r0, r3
 8103d18:	f000 fde2 	bl	81048e0 <RCCEx_PLL3_Config>
 8103d1c:	4603      	mov	r3, r0
 8103d1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8103d22:	e004      	b.n	8103d2e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103d24:	2301      	movs	r3, #1
 8103d26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103d2a:	e000      	b.n	8103d2e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8103d2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103d2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103d32:	2b00      	cmp	r3, #0
 8103d34:	d10b      	bne.n	8103d4e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8103d36:	4b4b      	ldr	r3, [pc, #300]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103d3a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8103d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103d42:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8103d46:	4a47      	ldr	r2, [pc, #284]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103d48:	430b      	orrs	r3, r1
 8103d4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8103d4c:	e003      	b.n	8103d56 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103d4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103d52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8103d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103d5e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8103d62:	67bb      	str	r3, [r7, #120]	@ 0x78
 8103d64:	2300      	movs	r3, #0
 8103d66:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8103d68:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8103d6c:	460b      	mov	r3, r1
 8103d6e:	4313      	orrs	r3, r2
 8103d70:	d03b      	beq.n	8103dea <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8103d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8103d7a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8103d7e:	d01f      	beq.n	8103dc0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8103d80:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8103d84:	d818      	bhi.n	8103db8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8103d86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8103d8a:	d003      	beq.n	8103d94 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8103d8c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8103d90:	d007      	beq.n	8103da2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8103d92:	e011      	b.n	8103db8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103d94:	4b33      	ldr	r3, [pc, #204]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103d98:	4a32      	ldr	r2, [pc, #200]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103d9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103d9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8103da0:	e00f      	b.n	8103dc2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103da6:	3328      	adds	r3, #40	@ 0x28
 8103da8:	2101      	movs	r1, #1
 8103daa:	4618      	mov	r0, r3
 8103dac:	f000 fd98 	bl	81048e0 <RCCEx_PLL3_Config>
 8103db0:	4603      	mov	r3, r0
 8103db2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8103db6:	e004      	b.n	8103dc2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103db8:	2301      	movs	r3, #1
 8103dba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103dbe:	e000      	b.n	8103dc2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8103dc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103dc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103dc6:	2b00      	cmp	r3, #0
 8103dc8:	d10b      	bne.n	8103de2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8103dca:	4b26      	ldr	r3, [pc, #152]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103dcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103dce:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8103dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8103dda:	4a22      	ldr	r2, [pc, #136]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103ddc:	430b      	orrs	r3, r1
 8103dde:	6553      	str	r3, [r2, #84]	@ 0x54
 8103de0:	e003      	b.n	8103dea <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103de2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103de6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8103dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103df2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8103df6:	673b      	str	r3, [r7, #112]	@ 0x70
 8103df8:	2300      	movs	r3, #0
 8103dfa:	677b      	str	r3, [r7, #116]	@ 0x74
 8103dfc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8103e00:	460b      	mov	r3, r1
 8103e02:	4313      	orrs	r3, r2
 8103e04:	d034      	beq.n	8103e70 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8103e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103e0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103e0c:	2b00      	cmp	r3, #0
 8103e0e:	d003      	beq.n	8103e18 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8103e10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8103e14:	d007      	beq.n	8103e26 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8103e16:	e011      	b.n	8103e3c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103e18:	4b12      	ldr	r3, [pc, #72]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103e1c:	4a11      	ldr	r2, [pc, #68]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103e1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103e22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8103e24:	e00e      	b.n	8103e44 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8103e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103e2a:	3308      	adds	r3, #8
 8103e2c:	2102      	movs	r1, #2
 8103e2e:	4618      	mov	r0, r3
 8103e30:	f000 fca4 	bl	810477c <RCCEx_PLL2_Config>
 8103e34:	4603      	mov	r3, r0
 8103e36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8103e3a:	e003      	b.n	8103e44 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8103e3c:	2301      	movs	r3, #1
 8103e3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103e42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103e44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103e48:	2b00      	cmp	r3, #0
 8103e4a:	d10d      	bne.n	8103e68 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8103e4c:	4b05      	ldr	r3, [pc, #20]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103e4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103e50:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8103e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103e58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103e5a:	4a02      	ldr	r2, [pc, #8]	@ (8103e64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103e5c:	430b      	orrs	r3, r1
 8103e5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8103e60:	e006      	b.n	8103e70 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8103e62:	bf00      	nop
 8103e64:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103e68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103e6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8103e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103e78:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8103e7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8103e7e:	2300      	movs	r3, #0
 8103e80:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8103e82:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8103e86:	460b      	mov	r3, r1
 8103e88:	4313      	orrs	r3, r2
 8103e8a:	d00c      	beq.n	8103ea6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8103e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103e90:	3328      	adds	r3, #40	@ 0x28
 8103e92:	2102      	movs	r1, #2
 8103e94:	4618      	mov	r0, r3
 8103e96:	f000 fd23 	bl	81048e0 <RCCEx_PLL3_Config>
 8103e9a:	4603      	mov	r3, r0
 8103e9c:	2b00      	cmp	r3, #0
 8103e9e:	d002      	beq.n	8103ea6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8103ea0:	2301      	movs	r3, #1
 8103ea2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8103ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103eae:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8103eb2:	663b      	str	r3, [r7, #96]	@ 0x60
 8103eb4:	2300      	movs	r3, #0
 8103eb6:	667b      	str	r3, [r7, #100]	@ 0x64
 8103eb8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8103ebc:	460b      	mov	r3, r1
 8103ebe:	4313      	orrs	r3, r2
 8103ec0:	d038      	beq.n	8103f34 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8103ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ec6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8103eca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8103ece:	d018      	beq.n	8103f02 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8103ed0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8103ed4:	d811      	bhi.n	8103efa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8103ed6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8103eda:	d014      	beq.n	8103f06 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8103edc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8103ee0:	d80b      	bhi.n	8103efa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8103ee2:	2b00      	cmp	r3, #0
 8103ee4:	d011      	beq.n	8103f0a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8103ee6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103eea:	d106      	bne.n	8103efa <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103eec:	4bc3      	ldr	r3, [pc, #780]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103ef0:	4ac2      	ldr	r2, [pc, #776]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103ef2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103ef6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8103ef8:	e008      	b.n	8103f0c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103efa:	2301      	movs	r3, #1
 8103efc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103f00:	e004      	b.n	8103f0c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8103f02:	bf00      	nop
 8103f04:	e002      	b.n	8103f0c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8103f06:	bf00      	nop
 8103f08:	e000      	b.n	8103f0c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8103f0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103f0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103f10:	2b00      	cmp	r3, #0
 8103f12:	d10b      	bne.n	8103f2c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8103f14:	4bb9      	ldr	r3, [pc, #740]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103f18:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8103f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103f20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8103f24:	4ab5      	ldr	r2, [pc, #724]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103f26:	430b      	orrs	r3, r1
 8103f28:	6553      	str	r3, [r2, #84]	@ 0x54
 8103f2a:	e003      	b.n	8103f34 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103f2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103f30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8103f34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103f3c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8103f40:	65bb      	str	r3, [r7, #88]	@ 0x58
 8103f42:	2300      	movs	r3, #0
 8103f44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8103f46:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8103f4a:	460b      	mov	r3, r1
 8103f4c:	4313      	orrs	r3, r2
 8103f4e:	d009      	beq.n	8103f64 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8103f50:	4baa      	ldr	r3, [pc, #680]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103f52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103f54:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8103f58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103f5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8103f5e:	4aa7      	ldr	r2, [pc, #668]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103f60:	430b      	orrs	r3, r1
 8103f62:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8103f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103f6c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8103f70:	653b      	str	r3, [r7, #80]	@ 0x50
 8103f72:	2300      	movs	r3, #0
 8103f74:	657b      	str	r3, [r7, #84]	@ 0x54
 8103f76:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8103f7a:	460b      	mov	r3, r1
 8103f7c:	4313      	orrs	r3, r2
 8103f7e:	d00a      	beq.n	8103f96 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8103f80:	4b9e      	ldr	r3, [pc, #632]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103f82:	691b      	ldr	r3, [r3, #16]
 8103f84:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8103f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103f8c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8103f90:	4a9a      	ldr	r2, [pc, #616]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103f92:	430b      	orrs	r3, r1
 8103f94:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8103f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103f9e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8103fa2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8103fa4:	2300      	movs	r3, #0
 8103fa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8103fa8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8103fac:	460b      	mov	r3, r1
 8103fae:	4313      	orrs	r3, r2
 8103fb0:	d009      	beq.n	8103fc6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8103fb2:	4b92      	ldr	r3, [pc, #584]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103fb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103fb6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8103fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103fbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8103fc0:	4a8e      	ldr	r2, [pc, #568]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103fc2:	430b      	orrs	r3, r1
 8103fc4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8103fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103fce:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8103fd2:	643b      	str	r3, [r7, #64]	@ 0x40
 8103fd4:	2300      	movs	r3, #0
 8103fd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8103fd8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8103fdc:	460b      	mov	r3, r1
 8103fde:	4313      	orrs	r3, r2
 8103fe0:	d00e      	beq.n	8104000 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8103fe2:	4b86      	ldr	r3, [pc, #536]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103fe4:	691b      	ldr	r3, [r3, #16]
 8103fe6:	4a85      	ldr	r2, [pc, #532]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103fe8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8103fec:	6113      	str	r3, [r2, #16]
 8103fee:	4b83      	ldr	r3, [pc, #524]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103ff0:	6919      	ldr	r1, [r3, #16]
 8103ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ff6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8103ffa:	4a80      	ldr	r2, [pc, #512]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103ffc:	430b      	orrs	r3, r1
 8103ffe:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8104000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104008:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 810400c:	63bb      	str	r3, [r7, #56]	@ 0x38
 810400e:	2300      	movs	r3, #0
 8104010:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104012:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8104016:	460b      	mov	r3, r1
 8104018:	4313      	orrs	r3, r2
 810401a:	d009      	beq.n	8104030 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 810401c:	4b77      	ldr	r3, [pc, #476]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810401e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104020:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8104024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810402a:	4a74      	ldr	r2, [pc, #464]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810402c:	430b      	orrs	r3, r1
 810402e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8104030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104038:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 810403c:	633b      	str	r3, [r7, #48]	@ 0x30
 810403e:	2300      	movs	r3, #0
 8104040:	637b      	str	r3, [r7, #52]	@ 0x34
 8104042:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8104046:	460b      	mov	r3, r1
 8104048:	4313      	orrs	r3, r2
 810404a:	d00a      	beq.n	8104062 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 810404c:	4b6b      	ldr	r3, [pc, #428]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810404e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104050:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8104054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104058:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 810405c:	4a67      	ldr	r2, [pc, #412]	@ (81041fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810405e:	430b      	orrs	r3, r1
 8104060:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8104062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104066:	e9d3 2300 	ldrd	r2, r3, [r3]
 810406a:	2100      	movs	r1, #0
 810406c:	62b9      	str	r1, [r7, #40]	@ 0x28
 810406e:	f003 0301 	and.w	r3, r3, #1
 8104072:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8104074:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8104078:	460b      	mov	r3, r1
 810407a:	4313      	orrs	r3, r2
 810407c:	d011      	beq.n	81040a2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810407e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104082:	3308      	adds	r3, #8
 8104084:	2100      	movs	r1, #0
 8104086:	4618      	mov	r0, r3
 8104088:	f000 fb78 	bl	810477c <RCCEx_PLL2_Config>
 810408c:	4603      	mov	r3, r0
 810408e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8104092:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104096:	2b00      	cmp	r3, #0
 8104098:	d003      	beq.n	81040a2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810409a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810409e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 81040a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81040a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81040aa:	2100      	movs	r1, #0
 81040ac:	6239      	str	r1, [r7, #32]
 81040ae:	f003 0302 	and.w	r3, r3, #2
 81040b2:	627b      	str	r3, [r7, #36]	@ 0x24
 81040b4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 81040b8:	460b      	mov	r3, r1
 81040ba:	4313      	orrs	r3, r2
 81040bc:	d011      	beq.n	81040e2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81040be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81040c2:	3308      	adds	r3, #8
 81040c4:	2101      	movs	r1, #1
 81040c6:	4618      	mov	r0, r3
 81040c8:	f000 fb58 	bl	810477c <RCCEx_PLL2_Config>
 81040cc:	4603      	mov	r3, r0
 81040ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 81040d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81040d6:	2b00      	cmp	r3, #0
 81040d8:	d003      	beq.n	81040e2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81040da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81040de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 81040e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81040e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81040ea:	2100      	movs	r1, #0
 81040ec:	61b9      	str	r1, [r7, #24]
 81040ee:	f003 0304 	and.w	r3, r3, #4
 81040f2:	61fb      	str	r3, [r7, #28]
 81040f4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 81040f8:	460b      	mov	r3, r1
 81040fa:	4313      	orrs	r3, r2
 81040fc:	d011      	beq.n	8104122 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81040fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104102:	3308      	adds	r3, #8
 8104104:	2102      	movs	r1, #2
 8104106:	4618      	mov	r0, r3
 8104108:	f000 fb38 	bl	810477c <RCCEx_PLL2_Config>
 810410c:	4603      	mov	r3, r0
 810410e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8104112:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104116:	2b00      	cmp	r3, #0
 8104118:	d003      	beq.n	8104122 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810411a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810411e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8104122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104126:	e9d3 2300 	ldrd	r2, r3, [r3]
 810412a:	2100      	movs	r1, #0
 810412c:	6139      	str	r1, [r7, #16]
 810412e:	f003 0308 	and.w	r3, r3, #8
 8104132:	617b      	str	r3, [r7, #20]
 8104134:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8104138:	460b      	mov	r3, r1
 810413a:	4313      	orrs	r3, r2
 810413c:	d011      	beq.n	8104162 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810413e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104142:	3328      	adds	r3, #40	@ 0x28
 8104144:	2100      	movs	r1, #0
 8104146:	4618      	mov	r0, r3
 8104148:	f000 fbca 	bl	81048e0 <RCCEx_PLL3_Config>
 810414c:	4603      	mov	r3, r0
 810414e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8104152:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104156:	2b00      	cmp	r3, #0
 8104158:	d003      	beq.n	8104162 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810415a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810415e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8104162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104166:	e9d3 2300 	ldrd	r2, r3, [r3]
 810416a:	2100      	movs	r1, #0
 810416c:	60b9      	str	r1, [r7, #8]
 810416e:	f003 0310 	and.w	r3, r3, #16
 8104172:	60fb      	str	r3, [r7, #12]
 8104174:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8104178:	460b      	mov	r3, r1
 810417a:	4313      	orrs	r3, r2
 810417c:	d011      	beq.n	81041a2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810417e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104182:	3328      	adds	r3, #40	@ 0x28
 8104184:	2101      	movs	r1, #1
 8104186:	4618      	mov	r0, r3
 8104188:	f000 fbaa 	bl	81048e0 <RCCEx_PLL3_Config>
 810418c:	4603      	mov	r3, r0
 810418e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8104192:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104196:	2b00      	cmp	r3, #0
 8104198:	d003      	beq.n	81041a2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810419a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810419e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 81041a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81041a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81041aa:	2100      	movs	r1, #0
 81041ac:	6039      	str	r1, [r7, #0]
 81041ae:	f003 0320 	and.w	r3, r3, #32
 81041b2:	607b      	str	r3, [r7, #4]
 81041b4:	e9d7 1200 	ldrd	r1, r2, [r7]
 81041b8:	460b      	mov	r3, r1
 81041ba:	4313      	orrs	r3, r2
 81041bc:	d011      	beq.n	81041e2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81041be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81041c2:	3328      	adds	r3, #40	@ 0x28
 81041c4:	2102      	movs	r1, #2
 81041c6:	4618      	mov	r0, r3
 81041c8:	f000 fb8a 	bl	81048e0 <RCCEx_PLL3_Config>
 81041cc:	4603      	mov	r3, r0
 81041ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 81041d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81041d6:	2b00      	cmp	r3, #0
 81041d8:	d003      	beq.n	81041e2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81041da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81041de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 81041e2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 81041e6:	2b00      	cmp	r3, #0
 81041e8:	d101      	bne.n	81041ee <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 81041ea:	2300      	movs	r3, #0
 81041ec:	e000      	b.n	81041f0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 81041ee:	2301      	movs	r3, #1
}
 81041f0:	4618      	mov	r0, r3
 81041f2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 81041f6:	46bd      	mov	sp, r7
 81041f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 81041fc:	58024400 	.word	0x58024400

08104200 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8104200:	b580      	push	{r7, lr}
 8104202:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8104204:	f7fe fd52 	bl	8102cac <HAL_RCC_GetHCLKFreq>
 8104208:	4602      	mov	r2, r0
 810420a:	4b06      	ldr	r3, [pc, #24]	@ (8104224 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 810420c:	6a1b      	ldr	r3, [r3, #32]
 810420e:	091b      	lsrs	r3, r3, #4
 8104210:	f003 0307 	and.w	r3, r3, #7
 8104214:	4904      	ldr	r1, [pc, #16]	@ (8104228 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8104216:	5ccb      	ldrb	r3, [r1, r3]
 8104218:	f003 031f 	and.w	r3, r3, #31
 810421c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8104220:	4618      	mov	r0, r3
 8104222:	bd80      	pop	{r7, pc}
 8104224:	58024400 	.word	0x58024400
 8104228:	0810da88 	.word	0x0810da88

0810422c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 810422c:	b480      	push	{r7}
 810422e:	b089      	sub	sp, #36	@ 0x24
 8104230:	af00      	add	r7, sp, #0
 8104232:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104234:	4ba1      	ldr	r3, [pc, #644]	@ (81044bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104238:	f003 0303 	and.w	r3, r3, #3
 810423c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 810423e:	4b9f      	ldr	r3, [pc, #636]	@ (81044bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104242:	0b1b      	lsrs	r3, r3, #12
 8104244:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8104248:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 810424a:	4b9c      	ldr	r3, [pc, #624]	@ (81044bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810424c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810424e:	091b      	lsrs	r3, r3, #4
 8104250:	f003 0301 	and.w	r3, r3, #1
 8104254:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8104256:	4b99      	ldr	r3, [pc, #612]	@ (81044bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810425a:	08db      	lsrs	r3, r3, #3
 810425c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104260:	693a      	ldr	r2, [r7, #16]
 8104262:	fb02 f303 	mul.w	r3, r2, r3
 8104266:	ee07 3a90 	vmov	s15, r3
 810426a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810426e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8104272:	697b      	ldr	r3, [r7, #20]
 8104274:	2b00      	cmp	r3, #0
 8104276:	f000 8111 	beq.w	810449c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 810427a:	69bb      	ldr	r3, [r7, #24]
 810427c:	2b02      	cmp	r3, #2
 810427e:	f000 8083 	beq.w	8104388 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8104282:	69bb      	ldr	r3, [r7, #24]
 8104284:	2b02      	cmp	r3, #2
 8104286:	f200 80a1 	bhi.w	81043cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 810428a:	69bb      	ldr	r3, [r7, #24]
 810428c:	2b00      	cmp	r3, #0
 810428e:	d003      	beq.n	8104298 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8104290:	69bb      	ldr	r3, [r7, #24]
 8104292:	2b01      	cmp	r3, #1
 8104294:	d056      	beq.n	8104344 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8104296:	e099      	b.n	81043cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104298:	4b88      	ldr	r3, [pc, #544]	@ (81044bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810429a:	681b      	ldr	r3, [r3, #0]
 810429c:	f003 0320 	and.w	r3, r3, #32
 81042a0:	2b00      	cmp	r3, #0
 81042a2:	d02d      	beq.n	8104300 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81042a4:	4b85      	ldr	r3, [pc, #532]	@ (81044bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81042a6:	681b      	ldr	r3, [r3, #0]
 81042a8:	08db      	lsrs	r3, r3, #3
 81042aa:	f003 0303 	and.w	r3, r3, #3
 81042ae:	4a84      	ldr	r2, [pc, #528]	@ (81044c0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 81042b0:	fa22 f303 	lsr.w	r3, r2, r3
 81042b4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81042b6:	68bb      	ldr	r3, [r7, #8]
 81042b8:	ee07 3a90 	vmov	s15, r3
 81042bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81042c0:	697b      	ldr	r3, [r7, #20]
 81042c2:	ee07 3a90 	vmov	s15, r3
 81042c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81042ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81042ce:	4b7b      	ldr	r3, [pc, #492]	@ (81044bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81042d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81042d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81042d6:	ee07 3a90 	vmov	s15, r3
 81042da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81042de:	ed97 6a03 	vldr	s12, [r7, #12]
 81042e2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 81044c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81042e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81042ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81042ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81042f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81042f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81042fa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 81042fe:	e087      	b.n	8104410 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104300:	697b      	ldr	r3, [r7, #20]
 8104302:	ee07 3a90 	vmov	s15, r3
 8104306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810430a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 81044c8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 810430e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104312:	4b6a      	ldr	r3, [pc, #424]	@ (81044bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104316:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810431a:	ee07 3a90 	vmov	s15, r3
 810431e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104322:	ed97 6a03 	vldr	s12, [r7, #12]
 8104326:	eddf 5a67 	vldr	s11, [pc, #412]	@ 81044c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810432a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810432e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104332:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104336:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810433a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810433e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104342:	e065      	b.n	8104410 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104344:	697b      	ldr	r3, [r7, #20]
 8104346:	ee07 3a90 	vmov	s15, r3
 810434a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810434e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 81044cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8104352:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104356:	4b59      	ldr	r3, [pc, #356]	@ (81044bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810435a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810435e:	ee07 3a90 	vmov	s15, r3
 8104362:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104366:	ed97 6a03 	vldr	s12, [r7, #12]
 810436a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 81044c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810436e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104372:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104376:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810437a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810437e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104382:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104386:	e043      	b.n	8104410 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104388:	697b      	ldr	r3, [r7, #20]
 810438a:	ee07 3a90 	vmov	s15, r3
 810438e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104392:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 81044d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8104396:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810439a:	4b48      	ldr	r3, [pc, #288]	@ (81044bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810439c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810439e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81043a2:	ee07 3a90 	vmov	s15, r3
 81043a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81043aa:	ed97 6a03 	vldr	s12, [r7, #12]
 81043ae:	eddf 5a45 	vldr	s11, [pc, #276]	@ 81044c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81043b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81043b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81043ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81043be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81043c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81043c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81043ca:	e021      	b.n	8104410 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81043cc:	697b      	ldr	r3, [r7, #20]
 81043ce:	ee07 3a90 	vmov	s15, r3
 81043d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81043d6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 81044cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 81043da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81043de:	4b37      	ldr	r3, [pc, #220]	@ (81044bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81043e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81043e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81043e6:	ee07 3a90 	vmov	s15, r3
 81043ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81043ee:	ed97 6a03 	vldr	s12, [r7, #12]
 81043f2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 81044c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81043f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81043fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81043fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104402:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104406:	ee67 7a27 	vmul.f32	s15, s14, s15
 810440a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810440e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8104410:	4b2a      	ldr	r3, [pc, #168]	@ (81044bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104414:	0a5b      	lsrs	r3, r3, #9
 8104416:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810441a:	ee07 3a90 	vmov	s15, r3
 810441e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104422:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8104426:	ee37 7a87 	vadd.f32	s14, s15, s14
 810442a:	edd7 6a07 	vldr	s13, [r7, #28]
 810442e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104432:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104436:	ee17 2a90 	vmov	r2, s15
 810443a:	687b      	ldr	r3, [r7, #4]
 810443c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 810443e:	4b1f      	ldr	r3, [pc, #124]	@ (81044bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104442:	0c1b      	lsrs	r3, r3, #16
 8104444:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8104448:	ee07 3a90 	vmov	s15, r3
 810444c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104450:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8104454:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104458:	edd7 6a07 	vldr	s13, [r7, #28]
 810445c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104460:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104464:	ee17 2a90 	vmov	r2, s15
 8104468:	687b      	ldr	r3, [r7, #4]
 810446a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 810446c:	4b13      	ldr	r3, [pc, #76]	@ (81044bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810446e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104470:	0e1b      	lsrs	r3, r3, #24
 8104472:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8104476:	ee07 3a90 	vmov	s15, r3
 810447a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810447e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8104482:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104486:	edd7 6a07 	vldr	s13, [r7, #28]
 810448a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810448e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104492:	ee17 2a90 	vmov	r2, s15
 8104496:	687b      	ldr	r3, [r7, #4]
 8104498:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 810449a:	e008      	b.n	81044ae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 810449c:	687b      	ldr	r3, [r7, #4]
 810449e:	2200      	movs	r2, #0
 81044a0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 81044a2:	687b      	ldr	r3, [r7, #4]
 81044a4:	2200      	movs	r2, #0
 81044a6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 81044a8:	687b      	ldr	r3, [r7, #4]
 81044aa:	2200      	movs	r2, #0
 81044ac:	609a      	str	r2, [r3, #8]
}
 81044ae:	bf00      	nop
 81044b0:	3724      	adds	r7, #36	@ 0x24
 81044b2:	46bd      	mov	sp, r7
 81044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81044b8:	4770      	bx	lr
 81044ba:	bf00      	nop
 81044bc:	58024400 	.word	0x58024400
 81044c0:	03d09000 	.word	0x03d09000
 81044c4:	46000000 	.word	0x46000000
 81044c8:	4c742400 	.word	0x4c742400
 81044cc:	4a742400 	.word	0x4a742400
 81044d0:	4bbebc20 	.word	0x4bbebc20

081044d4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 81044d4:	b480      	push	{r7}
 81044d6:	b089      	sub	sp, #36	@ 0x24
 81044d8:	af00      	add	r7, sp, #0
 81044da:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81044dc:	4ba1      	ldr	r3, [pc, #644]	@ (8104764 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81044de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81044e0:	f003 0303 	and.w	r3, r3, #3
 81044e4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 81044e6:	4b9f      	ldr	r3, [pc, #636]	@ (8104764 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81044e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81044ea:	0d1b      	lsrs	r3, r3, #20
 81044ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 81044f0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 81044f2:	4b9c      	ldr	r3, [pc, #624]	@ (8104764 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81044f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81044f6:	0a1b      	lsrs	r3, r3, #8
 81044f8:	f003 0301 	and.w	r3, r3, #1
 81044fc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 81044fe:	4b99      	ldr	r3, [pc, #612]	@ (8104764 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8104502:	08db      	lsrs	r3, r3, #3
 8104504:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104508:	693a      	ldr	r2, [r7, #16]
 810450a:	fb02 f303 	mul.w	r3, r2, r3
 810450e:	ee07 3a90 	vmov	s15, r3
 8104512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104516:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 810451a:	697b      	ldr	r3, [r7, #20]
 810451c:	2b00      	cmp	r3, #0
 810451e:	f000 8111 	beq.w	8104744 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8104522:	69bb      	ldr	r3, [r7, #24]
 8104524:	2b02      	cmp	r3, #2
 8104526:	f000 8083 	beq.w	8104630 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 810452a:	69bb      	ldr	r3, [r7, #24]
 810452c:	2b02      	cmp	r3, #2
 810452e:	f200 80a1 	bhi.w	8104674 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8104532:	69bb      	ldr	r3, [r7, #24]
 8104534:	2b00      	cmp	r3, #0
 8104536:	d003      	beq.n	8104540 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8104538:	69bb      	ldr	r3, [r7, #24]
 810453a:	2b01      	cmp	r3, #1
 810453c:	d056      	beq.n	81045ec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 810453e:	e099      	b.n	8104674 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104540:	4b88      	ldr	r3, [pc, #544]	@ (8104764 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104542:	681b      	ldr	r3, [r3, #0]
 8104544:	f003 0320 	and.w	r3, r3, #32
 8104548:	2b00      	cmp	r3, #0
 810454a:	d02d      	beq.n	81045a8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810454c:	4b85      	ldr	r3, [pc, #532]	@ (8104764 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810454e:	681b      	ldr	r3, [r3, #0]
 8104550:	08db      	lsrs	r3, r3, #3
 8104552:	f003 0303 	and.w	r3, r3, #3
 8104556:	4a84      	ldr	r2, [pc, #528]	@ (8104768 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8104558:	fa22 f303 	lsr.w	r3, r2, r3
 810455c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 810455e:	68bb      	ldr	r3, [r7, #8]
 8104560:	ee07 3a90 	vmov	s15, r3
 8104564:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104568:	697b      	ldr	r3, [r7, #20]
 810456a:	ee07 3a90 	vmov	s15, r3
 810456e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104572:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104576:	4b7b      	ldr	r3, [pc, #492]	@ (8104764 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810457a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810457e:	ee07 3a90 	vmov	s15, r3
 8104582:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104586:	ed97 6a03 	vldr	s12, [r7, #12]
 810458a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 810476c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810458e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104592:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104596:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810459a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810459e:	ee67 7a27 	vmul.f32	s15, s14, s15
 81045a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 81045a6:	e087      	b.n	81046b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81045a8:	697b      	ldr	r3, [r7, #20]
 81045aa:	ee07 3a90 	vmov	s15, r3
 81045ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81045b2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8104770 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 81045b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81045ba:	4b6a      	ldr	r3, [pc, #424]	@ (8104764 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81045bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81045be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81045c2:	ee07 3a90 	vmov	s15, r3
 81045c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81045ca:	ed97 6a03 	vldr	s12, [r7, #12]
 81045ce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 810476c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81045d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81045d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81045da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81045de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81045e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81045e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81045ea:	e065      	b.n	81046b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81045ec:	697b      	ldr	r3, [r7, #20]
 81045ee:	ee07 3a90 	vmov	s15, r3
 81045f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81045f6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8104774 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 81045fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81045fe:	4b59      	ldr	r3, [pc, #356]	@ (8104764 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104602:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104606:	ee07 3a90 	vmov	s15, r3
 810460a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810460e:	ed97 6a03 	vldr	s12, [r7, #12]
 8104612:	eddf 5a56 	vldr	s11, [pc, #344]	@ 810476c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104616:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810461a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810461e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104626:	ee67 7a27 	vmul.f32	s15, s14, s15
 810462a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810462e:	e043      	b.n	81046b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8104630:	697b      	ldr	r3, [r7, #20]
 8104632:	ee07 3a90 	vmov	s15, r3
 8104636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810463a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8104778 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 810463e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104642:	4b48      	ldr	r3, [pc, #288]	@ (8104764 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810464a:	ee07 3a90 	vmov	s15, r3
 810464e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104652:	ed97 6a03 	vldr	s12, [r7, #12]
 8104656:	eddf 5a45 	vldr	s11, [pc, #276]	@ 810476c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810465a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810465e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104662:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104666:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810466a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810466e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104672:	e021      	b.n	81046b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8104674:	697b      	ldr	r3, [r7, #20]
 8104676:	ee07 3a90 	vmov	s15, r3
 810467a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810467e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8104774 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8104682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104686:	4b37      	ldr	r3, [pc, #220]	@ (8104764 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810468a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810468e:	ee07 3a90 	vmov	s15, r3
 8104692:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104696:	ed97 6a03 	vldr	s12, [r7, #12]
 810469a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 810476c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810469e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81046a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81046a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81046aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81046ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 81046b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81046b6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 81046b8:	4b2a      	ldr	r3, [pc, #168]	@ (8104764 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81046ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81046bc:	0a5b      	lsrs	r3, r3, #9
 81046be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81046c2:	ee07 3a90 	vmov	s15, r3
 81046c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81046ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81046ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 81046d2:	edd7 6a07 	vldr	s13, [r7, #28]
 81046d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81046da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81046de:	ee17 2a90 	vmov	r2, s15
 81046e2:	687b      	ldr	r3, [r7, #4]
 81046e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 81046e6:	4b1f      	ldr	r3, [pc, #124]	@ (8104764 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81046e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81046ea:	0c1b      	lsrs	r3, r3, #16
 81046ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81046f0:	ee07 3a90 	vmov	s15, r3
 81046f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81046f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81046fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104700:	edd7 6a07 	vldr	s13, [r7, #28]
 8104704:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104708:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810470c:	ee17 2a90 	vmov	r2, s15
 8104710:	687b      	ldr	r3, [r7, #4]
 8104712:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8104714:	4b13      	ldr	r3, [pc, #76]	@ (8104764 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104718:	0e1b      	lsrs	r3, r3, #24
 810471a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810471e:	ee07 3a90 	vmov	s15, r3
 8104722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104726:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810472a:	ee37 7a87 	vadd.f32	s14, s15, s14
 810472e:	edd7 6a07 	vldr	s13, [r7, #28]
 8104732:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104736:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810473a:	ee17 2a90 	vmov	r2, s15
 810473e:	687b      	ldr	r3, [r7, #4]
 8104740:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8104742:	e008      	b.n	8104756 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8104744:	687b      	ldr	r3, [r7, #4]
 8104746:	2200      	movs	r2, #0
 8104748:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 810474a:	687b      	ldr	r3, [r7, #4]
 810474c:	2200      	movs	r2, #0
 810474e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8104750:	687b      	ldr	r3, [r7, #4]
 8104752:	2200      	movs	r2, #0
 8104754:	609a      	str	r2, [r3, #8]
}
 8104756:	bf00      	nop
 8104758:	3724      	adds	r7, #36	@ 0x24
 810475a:	46bd      	mov	sp, r7
 810475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104760:	4770      	bx	lr
 8104762:	bf00      	nop
 8104764:	58024400 	.word	0x58024400
 8104768:	03d09000 	.word	0x03d09000
 810476c:	46000000 	.word	0x46000000
 8104770:	4c742400 	.word	0x4c742400
 8104774:	4a742400 	.word	0x4a742400
 8104778:	4bbebc20 	.word	0x4bbebc20

0810477c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 810477c:	b580      	push	{r7, lr}
 810477e:	b084      	sub	sp, #16
 8104780:	af00      	add	r7, sp, #0
 8104782:	6078      	str	r0, [r7, #4]
 8104784:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8104786:	2300      	movs	r3, #0
 8104788:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810478a:	4b54      	ldr	r3, [pc, #336]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 810478c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810478e:	f003 0303 	and.w	r3, r3, #3
 8104792:	2b03      	cmp	r3, #3
 8104794:	d101      	bne.n	810479a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8104796:	2301      	movs	r3, #1
 8104798:	e09b      	b.n	81048d2 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 810479a:	4b50      	ldr	r3, [pc, #320]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 810479c:	681b      	ldr	r3, [r3, #0]
 810479e:	4a4f      	ldr	r2, [pc, #316]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 81047a0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 81047a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81047a6:	f7fd f85b 	bl	8101860 <HAL_GetTick>
 81047aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81047ac:	e008      	b.n	81047c0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 81047ae:	f7fd f857 	bl	8101860 <HAL_GetTick>
 81047b2:	4602      	mov	r2, r0
 81047b4:	68bb      	ldr	r3, [r7, #8]
 81047b6:	1ad3      	subs	r3, r2, r3
 81047b8:	2b02      	cmp	r3, #2
 81047ba:	d901      	bls.n	81047c0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 81047bc:	2303      	movs	r3, #3
 81047be:	e088      	b.n	81048d2 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81047c0:	4b46      	ldr	r3, [pc, #280]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 81047c2:	681b      	ldr	r3, [r3, #0]
 81047c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81047c8:	2b00      	cmp	r3, #0
 81047ca:	d1f0      	bne.n	81047ae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 81047cc:	4b43      	ldr	r3, [pc, #268]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 81047ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81047d0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 81047d4:	687b      	ldr	r3, [r7, #4]
 81047d6:	681b      	ldr	r3, [r3, #0]
 81047d8:	031b      	lsls	r3, r3, #12
 81047da:	4940      	ldr	r1, [pc, #256]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 81047dc:	4313      	orrs	r3, r2
 81047de:	628b      	str	r3, [r1, #40]	@ 0x28
 81047e0:	687b      	ldr	r3, [r7, #4]
 81047e2:	685b      	ldr	r3, [r3, #4]
 81047e4:	3b01      	subs	r3, #1
 81047e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81047ea:	687b      	ldr	r3, [r7, #4]
 81047ec:	689b      	ldr	r3, [r3, #8]
 81047ee:	3b01      	subs	r3, #1
 81047f0:	025b      	lsls	r3, r3, #9
 81047f2:	b29b      	uxth	r3, r3
 81047f4:	431a      	orrs	r2, r3
 81047f6:	687b      	ldr	r3, [r7, #4]
 81047f8:	68db      	ldr	r3, [r3, #12]
 81047fa:	3b01      	subs	r3, #1
 81047fc:	041b      	lsls	r3, r3, #16
 81047fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8104802:	431a      	orrs	r2, r3
 8104804:	687b      	ldr	r3, [r7, #4]
 8104806:	691b      	ldr	r3, [r3, #16]
 8104808:	3b01      	subs	r3, #1
 810480a:	061b      	lsls	r3, r3, #24
 810480c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8104810:	4932      	ldr	r1, [pc, #200]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 8104812:	4313      	orrs	r3, r2
 8104814:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8104816:	4b31      	ldr	r3, [pc, #196]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 8104818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810481a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 810481e:	687b      	ldr	r3, [r7, #4]
 8104820:	695b      	ldr	r3, [r3, #20]
 8104822:	492e      	ldr	r1, [pc, #184]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 8104824:	4313      	orrs	r3, r2
 8104826:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8104828:	4b2c      	ldr	r3, [pc, #176]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 810482a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810482c:	f023 0220 	bic.w	r2, r3, #32
 8104830:	687b      	ldr	r3, [r7, #4]
 8104832:	699b      	ldr	r3, [r3, #24]
 8104834:	4929      	ldr	r1, [pc, #164]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 8104836:	4313      	orrs	r3, r2
 8104838:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 810483a:	4b28      	ldr	r3, [pc, #160]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 810483c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810483e:	4a27      	ldr	r2, [pc, #156]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 8104840:	f023 0310 	bic.w	r3, r3, #16
 8104844:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8104846:	4b25      	ldr	r3, [pc, #148]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 8104848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810484a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810484e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8104852:	687a      	ldr	r2, [r7, #4]
 8104854:	69d2      	ldr	r2, [r2, #28]
 8104856:	00d2      	lsls	r2, r2, #3
 8104858:	4920      	ldr	r1, [pc, #128]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 810485a:	4313      	orrs	r3, r2
 810485c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 810485e:	4b1f      	ldr	r3, [pc, #124]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 8104860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104862:	4a1e      	ldr	r2, [pc, #120]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 8104864:	f043 0310 	orr.w	r3, r3, #16
 8104868:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 810486a:	683b      	ldr	r3, [r7, #0]
 810486c:	2b00      	cmp	r3, #0
 810486e:	d106      	bne.n	810487e <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8104870:	4b1a      	ldr	r3, [pc, #104]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 8104872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104874:	4a19      	ldr	r2, [pc, #100]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 8104876:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 810487a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810487c:	e00f      	b.n	810489e <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810487e:	683b      	ldr	r3, [r7, #0]
 8104880:	2b01      	cmp	r3, #1
 8104882:	d106      	bne.n	8104892 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8104884:	4b15      	ldr	r3, [pc, #84]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 8104886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104888:	4a14      	ldr	r2, [pc, #80]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 810488a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810488e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8104890:	e005      	b.n	810489e <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8104892:	4b12      	ldr	r3, [pc, #72]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 8104894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104896:	4a11      	ldr	r2, [pc, #68]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 8104898:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 810489c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810489e:	4b0f      	ldr	r3, [pc, #60]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 81048a0:	681b      	ldr	r3, [r3, #0]
 81048a2:	4a0e      	ldr	r2, [pc, #56]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 81048a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 81048a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81048aa:	f7fc ffd9 	bl	8101860 <HAL_GetTick>
 81048ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81048b0:	e008      	b.n	81048c4 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 81048b2:	f7fc ffd5 	bl	8101860 <HAL_GetTick>
 81048b6:	4602      	mov	r2, r0
 81048b8:	68bb      	ldr	r3, [r7, #8]
 81048ba:	1ad3      	subs	r3, r2, r3
 81048bc:	2b02      	cmp	r3, #2
 81048be:	d901      	bls.n	81048c4 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 81048c0:	2303      	movs	r3, #3
 81048c2:	e006      	b.n	81048d2 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81048c4:	4b05      	ldr	r3, [pc, #20]	@ (81048dc <RCCEx_PLL2_Config+0x160>)
 81048c6:	681b      	ldr	r3, [r3, #0]
 81048c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81048cc:	2b00      	cmp	r3, #0
 81048ce:	d0f0      	beq.n	81048b2 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 81048d0:	7bfb      	ldrb	r3, [r7, #15]
}
 81048d2:	4618      	mov	r0, r3
 81048d4:	3710      	adds	r7, #16
 81048d6:	46bd      	mov	sp, r7
 81048d8:	bd80      	pop	{r7, pc}
 81048da:	bf00      	nop
 81048dc:	58024400 	.word	0x58024400

081048e0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 81048e0:	b580      	push	{r7, lr}
 81048e2:	b084      	sub	sp, #16
 81048e4:	af00      	add	r7, sp, #0
 81048e6:	6078      	str	r0, [r7, #4]
 81048e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81048ea:	2300      	movs	r3, #0
 81048ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81048ee:	4b54      	ldr	r3, [pc, #336]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 81048f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81048f2:	f003 0303 	and.w	r3, r3, #3
 81048f6:	2b03      	cmp	r3, #3
 81048f8:	d101      	bne.n	81048fe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 81048fa:	2301      	movs	r3, #1
 81048fc:	e09b      	b.n	8104a36 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 81048fe:	4b50      	ldr	r3, [pc, #320]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 8104900:	681b      	ldr	r3, [r3, #0]
 8104902:	4a4f      	ldr	r2, [pc, #316]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 8104904:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8104908:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810490a:	f7fc ffa9 	bl	8101860 <HAL_GetTick>
 810490e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8104910:	e008      	b.n	8104924 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8104912:	f7fc ffa5 	bl	8101860 <HAL_GetTick>
 8104916:	4602      	mov	r2, r0
 8104918:	68bb      	ldr	r3, [r7, #8]
 810491a:	1ad3      	subs	r3, r2, r3
 810491c:	2b02      	cmp	r3, #2
 810491e:	d901      	bls.n	8104924 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8104920:	2303      	movs	r3, #3
 8104922:	e088      	b.n	8104a36 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8104924:	4b46      	ldr	r3, [pc, #280]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 8104926:	681b      	ldr	r3, [r3, #0]
 8104928:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810492c:	2b00      	cmp	r3, #0
 810492e:	d1f0      	bne.n	8104912 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8104930:	4b43      	ldr	r3, [pc, #268]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 8104932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104934:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8104938:	687b      	ldr	r3, [r7, #4]
 810493a:	681b      	ldr	r3, [r3, #0]
 810493c:	051b      	lsls	r3, r3, #20
 810493e:	4940      	ldr	r1, [pc, #256]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 8104940:	4313      	orrs	r3, r2
 8104942:	628b      	str	r3, [r1, #40]	@ 0x28
 8104944:	687b      	ldr	r3, [r7, #4]
 8104946:	685b      	ldr	r3, [r3, #4]
 8104948:	3b01      	subs	r3, #1
 810494a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810494e:	687b      	ldr	r3, [r7, #4]
 8104950:	689b      	ldr	r3, [r3, #8]
 8104952:	3b01      	subs	r3, #1
 8104954:	025b      	lsls	r3, r3, #9
 8104956:	b29b      	uxth	r3, r3
 8104958:	431a      	orrs	r2, r3
 810495a:	687b      	ldr	r3, [r7, #4]
 810495c:	68db      	ldr	r3, [r3, #12]
 810495e:	3b01      	subs	r3, #1
 8104960:	041b      	lsls	r3, r3, #16
 8104962:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8104966:	431a      	orrs	r2, r3
 8104968:	687b      	ldr	r3, [r7, #4]
 810496a:	691b      	ldr	r3, [r3, #16]
 810496c:	3b01      	subs	r3, #1
 810496e:	061b      	lsls	r3, r3, #24
 8104970:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8104974:	4932      	ldr	r1, [pc, #200]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 8104976:	4313      	orrs	r3, r2
 8104978:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 810497a:	4b31      	ldr	r3, [pc, #196]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 810497c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810497e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8104982:	687b      	ldr	r3, [r7, #4]
 8104984:	695b      	ldr	r3, [r3, #20]
 8104986:	492e      	ldr	r1, [pc, #184]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 8104988:	4313      	orrs	r3, r2
 810498a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 810498c:	4b2c      	ldr	r3, [pc, #176]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 810498e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104990:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8104994:	687b      	ldr	r3, [r7, #4]
 8104996:	699b      	ldr	r3, [r3, #24]
 8104998:	4929      	ldr	r1, [pc, #164]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 810499a:	4313      	orrs	r3, r2
 810499c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810499e:	4b28      	ldr	r3, [pc, #160]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 81049a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81049a2:	4a27      	ldr	r2, [pc, #156]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 81049a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 81049a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 81049aa:	4b25      	ldr	r3, [pc, #148]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 81049ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81049ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81049b2:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81049b6:	687a      	ldr	r2, [r7, #4]
 81049b8:	69d2      	ldr	r2, [r2, #28]
 81049ba:	00d2      	lsls	r2, r2, #3
 81049bc:	4920      	ldr	r1, [pc, #128]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 81049be:	4313      	orrs	r3, r2
 81049c0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 81049c2:	4b1f      	ldr	r3, [pc, #124]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 81049c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81049c6:	4a1e      	ldr	r2, [pc, #120]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 81049c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81049cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 81049ce:	683b      	ldr	r3, [r7, #0]
 81049d0:	2b00      	cmp	r3, #0
 81049d2:	d106      	bne.n	81049e2 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 81049d4:	4b1a      	ldr	r3, [pc, #104]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 81049d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81049d8:	4a19      	ldr	r2, [pc, #100]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 81049da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 81049de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81049e0:	e00f      	b.n	8104a02 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 81049e2:	683b      	ldr	r3, [r7, #0]
 81049e4:	2b01      	cmp	r3, #1
 81049e6:	d106      	bne.n	81049f6 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 81049e8:	4b15      	ldr	r3, [pc, #84]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 81049ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81049ec:	4a14      	ldr	r2, [pc, #80]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 81049ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 81049f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81049f4:	e005      	b.n	8104a02 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 81049f6:	4b12      	ldr	r3, [pc, #72]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 81049f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81049fa:	4a11      	ldr	r2, [pc, #68]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 81049fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8104a00:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8104a02:	4b0f      	ldr	r3, [pc, #60]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 8104a04:	681b      	ldr	r3, [r3, #0]
 8104a06:	4a0e      	ldr	r2, [pc, #56]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 8104a08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8104a0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104a0e:	f7fc ff27 	bl	8101860 <HAL_GetTick>
 8104a12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8104a14:	e008      	b.n	8104a28 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8104a16:	f7fc ff23 	bl	8101860 <HAL_GetTick>
 8104a1a:	4602      	mov	r2, r0
 8104a1c:	68bb      	ldr	r3, [r7, #8]
 8104a1e:	1ad3      	subs	r3, r2, r3
 8104a20:	2b02      	cmp	r3, #2
 8104a22:	d901      	bls.n	8104a28 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8104a24:	2303      	movs	r3, #3
 8104a26:	e006      	b.n	8104a36 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8104a28:	4b05      	ldr	r3, [pc, #20]	@ (8104a40 <RCCEx_PLL3_Config+0x160>)
 8104a2a:	681b      	ldr	r3, [r3, #0]
 8104a2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104a30:	2b00      	cmp	r3, #0
 8104a32:	d0f0      	beq.n	8104a16 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8104a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8104a36:	4618      	mov	r0, r3
 8104a38:	3710      	adds	r7, #16
 8104a3a:	46bd      	mov	sp, r7
 8104a3c:	bd80      	pop	{r7, pc}
 8104a3e:	bf00      	nop
 8104a40:	58024400 	.word	0x58024400

08104a44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8104a44:	b580      	push	{r7, lr}
 8104a46:	b082      	sub	sp, #8
 8104a48:	af00      	add	r7, sp, #0
 8104a4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8104a4c:	687b      	ldr	r3, [r7, #4]
 8104a4e:	2b00      	cmp	r3, #0
 8104a50:	d101      	bne.n	8104a56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8104a52:	2301      	movs	r3, #1
 8104a54:	e049      	b.n	8104aea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8104a56:	687b      	ldr	r3, [r7, #4]
 8104a58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8104a5c:	b2db      	uxtb	r3, r3
 8104a5e:	2b00      	cmp	r3, #0
 8104a60:	d106      	bne.n	8104a70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8104a62:	687b      	ldr	r3, [r7, #4]
 8104a64:	2200      	movs	r2, #0
 8104a66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8104a6a:	6878      	ldr	r0, [r7, #4]
 8104a6c:	f000 f841 	bl	8104af2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8104a70:	687b      	ldr	r3, [r7, #4]
 8104a72:	2202      	movs	r2, #2
 8104a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8104a78:	687b      	ldr	r3, [r7, #4]
 8104a7a:	681a      	ldr	r2, [r3, #0]
 8104a7c:	687b      	ldr	r3, [r7, #4]
 8104a7e:	3304      	adds	r3, #4
 8104a80:	4619      	mov	r1, r3
 8104a82:	4610      	mov	r0, r2
 8104a84:	f000 f9e8 	bl	8104e58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8104a88:	687b      	ldr	r3, [r7, #4]
 8104a8a:	2201      	movs	r2, #1
 8104a8c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8104a90:	687b      	ldr	r3, [r7, #4]
 8104a92:	2201      	movs	r2, #1
 8104a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8104a98:	687b      	ldr	r3, [r7, #4]
 8104a9a:	2201      	movs	r2, #1
 8104a9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8104aa0:	687b      	ldr	r3, [r7, #4]
 8104aa2:	2201      	movs	r2, #1
 8104aa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8104aa8:	687b      	ldr	r3, [r7, #4]
 8104aaa:	2201      	movs	r2, #1
 8104aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8104ab0:	687b      	ldr	r3, [r7, #4]
 8104ab2:	2201      	movs	r2, #1
 8104ab4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8104ab8:	687b      	ldr	r3, [r7, #4]
 8104aba:	2201      	movs	r2, #1
 8104abc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8104ac0:	687b      	ldr	r3, [r7, #4]
 8104ac2:	2201      	movs	r2, #1
 8104ac4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8104ac8:	687b      	ldr	r3, [r7, #4]
 8104aca:	2201      	movs	r2, #1
 8104acc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8104ad0:	687b      	ldr	r3, [r7, #4]
 8104ad2:	2201      	movs	r2, #1
 8104ad4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8104ad8:	687b      	ldr	r3, [r7, #4]
 8104ada:	2201      	movs	r2, #1
 8104adc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8104ae0:	687b      	ldr	r3, [r7, #4]
 8104ae2:	2201      	movs	r2, #1
 8104ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8104ae8:	2300      	movs	r3, #0
}
 8104aea:	4618      	mov	r0, r3
 8104aec:	3708      	adds	r7, #8
 8104aee:	46bd      	mov	sp, r7
 8104af0:	bd80      	pop	{r7, pc}

08104af2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8104af2:	b480      	push	{r7}
 8104af4:	b083      	sub	sp, #12
 8104af6:	af00      	add	r7, sp, #0
 8104af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8104afa:	bf00      	nop
 8104afc:	370c      	adds	r7, #12
 8104afe:	46bd      	mov	sp, r7
 8104b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104b04:	4770      	bx	lr
	...

08104b08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8104b08:	b480      	push	{r7}
 8104b0a:	b085      	sub	sp, #20
 8104b0c:	af00      	add	r7, sp, #0
 8104b0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8104b10:	687b      	ldr	r3, [r7, #4]
 8104b12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8104b16:	b2db      	uxtb	r3, r3
 8104b18:	2b01      	cmp	r3, #1
 8104b1a:	d001      	beq.n	8104b20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8104b1c:	2301      	movs	r3, #1
 8104b1e:	e054      	b.n	8104bca <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8104b20:	687b      	ldr	r3, [r7, #4]
 8104b22:	2202      	movs	r2, #2
 8104b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8104b28:	687b      	ldr	r3, [r7, #4]
 8104b2a:	681b      	ldr	r3, [r3, #0]
 8104b2c:	68da      	ldr	r2, [r3, #12]
 8104b2e:	687b      	ldr	r3, [r7, #4]
 8104b30:	681b      	ldr	r3, [r3, #0]
 8104b32:	f042 0201 	orr.w	r2, r2, #1
 8104b36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8104b38:	687b      	ldr	r3, [r7, #4]
 8104b3a:	681b      	ldr	r3, [r3, #0]
 8104b3c:	4a26      	ldr	r2, [pc, #152]	@ (8104bd8 <HAL_TIM_Base_Start_IT+0xd0>)
 8104b3e:	4293      	cmp	r3, r2
 8104b40:	d022      	beq.n	8104b88 <HAL_TIM_Base_Start_IT+0x80>
 8104b42:	687b      	ldr	r3, [r7, #4]
 8104b44:	681b      	ldr	r3, [r3, #0]
 8104b46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8104b4a:	d01d      	beq.n	8104b88 <HAL_TIM_Base_Start_IT+0x80>
 8104b4c:	687b      	ldr	r3, [r7, #4]
 8104b4e:	681b      	ldr	r3, [r3, #0]
 8104b50:	4a22      	ldr	r2, [pc, #136]	@ (8104bdc <HAL_TIM_Base_Start_IT+0xd4>)
 8104b52:	4293      	cmp	r3, r2
 8104b54:	d018      	beq.n	8104b88 <HAL_TIM_Base_Start_IT+0x80>
 8104b56:	687b      	ldr	r3, [r7, #4]
 8104b58:	681b      	ldr	r3, [r3, #0]
 8104b5a:	4a21      	ldr	r2, [pc, #132]	@ (8104be0 <HAL_TIM_Base_Start_IT+0xd8>)
 8104b5c:	4293      	cmp	r3, r2
 8104b5e:	d013      	beq.n	8104b88 <HAL_TIM_Base_Start_IT+0x80>
 8104b60:	687b      	ldr	r3, [r7, #4]
 8104b62:	681b      	ldr	r3, [r3, #0]
 8104b64:	4a1f      	ldr	r2, [pc, #124]	@ (8104be4 <HAL_TIM_Base_Start_IT+0xdc>)
 8104b66:	4293      	cmp	r3, r2
 8104b68:	d00e      	beq.n	8104b88 <HAL_TIM_Base_Start_IT+0x80>
 8104b6a:	687b      	ldr	r3, [r7, #4]
 8104b6c:	681b      	ldr	r3, [r3, #0]
 8104b6e:	4a1e      	ldr	r2, [pc, #120]	@ (8104be8 <HAL_TIM_Base_Start_IT+0xe0>)
 8104b70:	4293      	cmp	r3, r2
 8104b72:	d009      	beq.n	8104b88 <HAL_TIM_Base_Start_IT+0x80>
 8104b74:	687b      	ldr	r3, [r7, #4]
 8104b76:	681b      	ldr	r3, [r3, #0]
 8104b78:	4a1c      	ldr	r2, [pc, #112]	@ (8104bec <HAL_TIM_Base_Start_IT+0xe4>)
 8104b7a:	4293      	cmp	r3, r2
 8104b7c:	d004      	beq.n	8104b88 <HAL_TIM_Base_Start_IT+0x80>
 8104b7e:	687b      	ldr	r3, [r7, #4]
 8104b80:	681b      	ldr	r3, [r3, #0]
 8104b82:	4a1b      	ldr	r2, [pc, #108]	@ (8104bf0 <HAL_TIM_Base_Start_IT+0xe8>)
 8104b84:	4293      	cmp	r3, r2
 8104b86:	d115      	bne.n	8104bb4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8104b88:	687b      	ldr	r3, [r7, #4]
 8104b8a:	681b      	ldr	r3, [r3, #0]
 8104b8c:	689a      	ldr	r2, [r3, #8]
 8104b8e:	4b19      	ldr	r3, [pc, #100]	@ (8104bf4 <HAL_TIM_Base_Start_IT+0xec>)
 8104b90:	4013      	ands	r3, r2
 8104b92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8104b94:	68fb      	ldr	r3, [r7, #12]
 8104b96:	2b06      	cmp	r3, #6
 8104b98:	d015      	beq.n	8104bc6 <HAL_TIM_Base_Start_IT+0xbe>
 8104b9a:	68fb      	ldr	r3, [r7, #12]
 8104b9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8104ba0:	d011      	beq.n	8104bc6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8104ba2:	687b      	ldr	r3, [r7, #4]
 8104ba4:	681b      	ldr	r3, [r3, #0]
 8104ba6:	681a      	ldr	r2, [r3, #0]
 8104ba8:	687b      	ldr	r3, [r7, #4]
 8104baa:	681b      	ldr	r3, [r3, #0]
 8104bac:	f042 0201 	orr.w	r2, r2, #1
 8104bb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8104bb2:	e008      	b.n	8104bc6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8104bb4:	687b      	ldr	r3, [r7, #4]
 8104bb6:	681b      	ldr	r3, [r3, #0]
 8104bb8:	681a      	ldr	r2, [r3, #0]
 8104bba:	687b      	ldr	r3, [r7, #4]
 8104bbc:	681b      	ldr	r3, [r3, #0]
 8104bbe:	f042 0201 	orr.w	r2, r2, #1
 8104bc2:	601a      	str	r2, [r3, #0]
 8104bc4:	e000      	b.n	8104bc8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8104bc6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8104bc8:	2300      	movs	r3, #0
}
 8104bca:	4618      	mov	r0, r3
 8104bcc:	3714      	adds	r7, #20
 8104bce:	46bd      	mov	sp, r7
 8104bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104bd4:	4770      	bx	lr
 8104bd6:	bf00      	nop
 8104bd8:	40010000 	.word	0x40010000
 8104bdc:	40000400 	.word	0x40000400
 8104be0:	40000800 	.word	0x40000800
 8104be4:	40000c00 	.word	0x40000c00
 8104be8:	40010400 	.word	0x40010400
 8104bec:	40001800 	.word	0x40001800
 8104bf0:	40014000 	.word	0x40014000
 8104bf4:	00010007 	.word	0x00010007

08104bf8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8104bf8:	b580      	push	{r7, lr}
 8104bfa:	b084      	sub	sp, #16
 8104bfc:	af00      	add	r7, sp, #0
 8104bfe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8104c00:	687b      	ldr	r3, [r7, #4]
 8104c02:	681b      	ldr	r3, [r3, #0]
 8104c04:	68db      	ldr	r3, [r3, #12]
 8104c06:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8104c08:	687b      	ldr	r3, [r7, #4]
 8104c0a:	681b      	ldr	r3, [r3, #0]
 8104c0c:	691b      	ldr	r3, [r3, #16]
 8104c0e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8104c10:	68bb      	ldr	r3, [r7, #8]
 8104c12:	f003 0302 	and.w	r3, r3, #2
 8104c16:	2b00      	cmp	r3, #0
 8104c18:	d020      	beq.n	8104c5c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8104c1a:	68fb      	ldr	r3, [r7, #12]
 8104c1c:	f003 0302 	and.w	r3, r3, #2
 8104c20:	2b00      	cmp	r3, #0
 8104c22:	d01b      	beq.n	8104c5c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8104c24:	687b      	ldr	r3, [r7, #4]
 8104c26:	681b      	ldr	r3, [r3, #0]
 8104c28:	f06f 0202 	mvn.w	r2, #2
 8104c2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8104c2e:	687b      	ldr	r3, [r7, #4]
 8104c30:	2201      	movs	r2, #1
 8104c32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8104c34:	687b      	ldr	r3, [r7, #4]
 8104c36:	681b      	ldr	r3, [r3, #0]
 8104c38:	699b      	ldr	r3, [r3, #24]
 8104c3a:	f003 0303 	and.w	r3, r3, #3
 8104c3e:	2b00      	cmp	r3, #0
 8104c40:	d003      	beq.n	8104c4a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8104c42:	6878      	ldr	r0, [r7, #4]
 8104c44:	f000 f8e9 	bl	8104e1a <HAL_TIM_IC_CaptureCallback>
 8104c48:	e005      	b.n	8104c56 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8104c4a:	6878      	ldr	r0, [r7, #4]
 8104c4c:	f000 f8db 	bl	8104e06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8104c50:	6878      	ldr	r0, [r7, #4]
 8104c52:	f000 f8ec 	bl	8104e2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8104c56:	687b      	ldr	r3, [r7, #4]
 8104c58:	2200      	movs	r2, #0
 8104c5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8104c5c:	68bb      	ldr	r3, [r7, #8]
 8104c5e:	f003 0304 	and.w	r3, r3, #4
 8104c62:	2b00      	cmp	r3, #0
 8104c64:	d020      	beq.n	8104ca8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8104c66:	68fb      	ldr	r3, [r7, #12]
 8104c68:	f003 0304 	and.w	r3, r3, #4
 8104c6c:	2b00      	cmp	r3, #0
 8104c6e:	d01b      	beq.n	8104ca8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8104c70:	687b      	ldr	r3, [r7, #4]
 8104c72:	681b      	ldr	r3, [r3, #0]
 8104c74:	f06f 0204 	mvn.w	r2, #4
 8104c78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8104c7a:	687b      	ldr	r3, [r7, #4]
 8104c7c:	2202      	movs	r2, #2
 8104c7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8104c80:	687b      	ldr	r3, [r7, #4]
 8104c82:	681b      	ldr	r3, [r3, #0]
 8104c84:	699b      	ldr	r3, [r3, #24]
 8104c86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8104c8a:	2b00      	cmp	r3, #0
 8104c8c:	d003      	beq.n	8104c96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8104c8e:	6878      	ldr	r0, [r7, #4]
 8104c90:	f000 f8c3 	bl	8104e1a <HAL_TIM_IC_CaptureCallback>
 8104c94:	e005      	b.n	8104ca2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8104c96:	6878      	ldr	r0, [r7, #4]
 8104c98:	f000 f8b5 	bl	8104e06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8104c9c:	6878      	ldr	r0, [r7, #4]
 8104c9e:	f000 f8c6 	bl	8104e2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8104ca2:	687b      	ldr	r3, [r7, #4]
 8104ca4:	2200      	movs	r2, #0
 8104ca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8104ca8:	68bb      	ldr	r3, [r7, #8]
 8104caa:	f003 0308 	and.w	r3, r3, #8
 8104cae:	2b00      	cmp	r3, #0
 8104cb0:	d020      	beq.n	8104cf4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8104cb2:	68fb      	ldr	r3, [r7, #12]
 8104cb4:	f003 0308 	and.w	r3, r3, #8
 8104cb8:	2b00      	cmp	r3, #0
 8104cba:	d01b      	beq.n	8104cf4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8104cbc:	687b      	ldr	r3, [r7, #4]
 8104cbe:	681b      	ldr	r3, [r3, #0]
 8104cc0:	f06f 0208 	mvn.w	r2, #8
 8104cc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8104cc6:	687b      	ldr	r3, [r7, #4]
 8104cc8:	2204      	movs	r2, #4
 8104cca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8104ccc:	687b      	ldr	r3, [r7, #4]
 8104cce:	681b      	ldr	r3, [r3, #0]
 8104cd0:	69db      	ldr	r3, [r3, #28]
 8104cd2:	f003 0303 	and.w	r3, r3, #3
 8104cd6:	2b00      	cmp	r3, #0
 8104cd8:	d003      	beq.n	8104ce2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8104cda:	6878      	ldr	r0, [r7, #4]
 8104cdc:	f000 f89d 	bl	8104e1a <HAL_TIM_IC_CaptureCallback>
 8104ce0:	e005      	b.n	8104cee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8104ce2:	6878      	ldr	r0, [r7, #4]
 8104ce4:	f000 f88f 	bl	8104e06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8104ce8:	6878      	ldr	r0, [r7, #4]
 8104cea:	f000 f8a0 	bl	8104e2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8104cee:	687b      	ldr	r3, [r7, #4]
 8104cf0:	2200      	movs	r2, #0
 8104cf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8104cf4:	68bb      	ldr	r3, [r7, #8]
 8104cf6:	f003 0310 	and.w	r3, r3, #16
 8104cfa:	2b00      	cmp	r3, #0
 8104cfc:	d020      	beq.n	8104d40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8104cfe:	68fb      	ldr	r3, [r7, #12]
 8104d00:	f003 0310 	and.w	r3, r3, #16
 8104d04:	2b00      	cmp	r3, #0
 8104d06:	d01b      	beq.n	8104d40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8104d08:	687b      	ldr	r3, [r7, #4]
 8104d0a:	681b      	ldr	r3, [r3, #0]
 8104d0c:	f06f 0210 	mvn.w	r2, #16
 8104d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8104d12:	687b      	ldr	r3, [r7, #4]
 8104d14:	2208      	movs	r2, #8
 8104d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8104d18:	687b      	ldr	r3, [r7, #4]
 8104d1a:	681b      	ldr	r3, [r3, #0]
 8104d1c:	69db      	ldr	r3, [r3, #28]
 8104d1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8104d22:	2b00      	cmp	r3, #0
 8104d24:	d003      	beq.n	8104d2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8104d26:	6878      	ldr	r0, [r7, #4]
 8104d28:	f000 f877 	bl	8104e1a <HAL_TIM_IC_CaptureCallback>
 8104d2c:	e005      	b.n	8104d3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8104d2e:	6878      	ldr	r0, [r7, #4]
 8104d30:	f000 f869 	bl	8104e06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8104d34:	6878      	ldr	r0, [r7, #4]
 8104d36:	f000 f87a 	bl	8104e2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8104d3a:	687b      	ldr	r3, [r7, #4]
 8104d3c:	2200      	movs	r2, #0
 8104d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8104d40:	68bb      	ldr	r3, [r7, #8]
 8104d42:	f003 0301 	and.w	r3, r3, #1
 8104d46:	2b00      	cmp	r3, #0
 8104d48:	d00c      	beq.n	8104d64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8104d4a:	68fb      	ldr	r3, [r7, #12]
 8104d4c:	f003 0301 	and.w	r3, r3, #1
 8104d50:	2b00      	cmp	r3, #0
 8104d52:	d007      	beq.n	8104d64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8104d54:	687b      	ldr	r3, [r7, #4]
 8104d56:	681b      	ldr	r3, [r3, #0]
 8104d58:	f06f 0201 	mvn.w	r2, #1
 8104d5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8104d5e:	6878      	ldr	r0, [r7, #4]
 8104d60:	f7fc fad6 	bl	8101310 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8104d64:	68bb      	ldr	r3, [r7, #8]
 8104d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8104d6a:	2b00      	cmp	r3, #0
 8104d6c:	d104      	bne.n	8104d78 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8104d6e:	68bb      	ldr	r3, [r7, #8]
 8104d70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8104d74:	2b00      	cmp	r3, #0
 8104d76:	d00c      	beq.n	8104d92 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8104d78:	68fb      	ldr	r3, [r7, #12]
 8104d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8104d7e:	2b00      	cmp	r3, #0
 8104d80:	d007      	beq.n	8104d92 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8104d82:	687b      	ldr	r3, [r7, #4]
 8104d84:	681b      	ldr	r3, [r3, #0]
 8104d86:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8104d8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8104d8c:	6878      	ldr	r0, [r7, #4]
 8104d8e:	f000 f90d 	bl	8104fac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8104d92:	68bb      	ldr	r3, [r7, #8]
 8104d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8104d98:	2b00      	cmp	r3, #0
 8104d9a:	d00c      	beq.n	8104db6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8104d9c:	68fb      	ldr	r3, [r7, #12]
 8104d9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8104da2:	2b00      	cmp	r3, #0
 8104da4:	d007      	beq.n	8104db6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8104da6:	687b      	ldr	r3, [r7, #4]
 8104da8:	681b      	ldr	r3, [r3, #0]
 8104daa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8104dae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8104db0:	6878      	ldr	r0, [r7, #4]
 8104db2:	f000 f905 	bl	8104fc0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8104db6:	68bb      	ldr	r3, [r7, #8]
 8104db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8104dbc:	2b00      	cmp	r3, #0
 8104dbe:	d00c      	beq.n	8104dda <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8104dc0:	68fb      	ldr	r3, [r7, #12]
 8104dc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8104dc6:	2b00      	cmp	r3, #0
 8104dc8:	d007      	beq.n	8104dda <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8104dca:	687b      	ldr	r3, [r7, #4]
 8104dcc:	681b      	ldr	r3, [r3, #0]
 8104dce:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8104dd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8104dd4:	6878      	ldr	r0, [r7, #4]
 8104dd6:	f000 f834 	bl	8104e42 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8104dda:	68bb      	ldr	r3, [r7, #8]
 8104ddc:	f003 0320 	and.w	r3, r3, #32
 8104de0:	2b00      	cmp	r3, #0
 8104de2:	d00c      	beq.n	8104dfe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8104de4:	68fb      	ldr	r3, [r7, #12]
 8104de6:	f003 0320 	and.w	r3, r3, #32
 8104dea:	2b00      	cmp	r3, #0
 8104dec:	d007      	beq.n	8104dfe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8104dee:	687b      	ldr	r3, [r7, #4]
 8104df0:	681b      	ldr	r3, [r3, #0]
 8104df2:	f06f 0220 	mvn.w	r2, #32
 8104df6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8104df8:	6878      	ldr	r0, [r7, #4]
 8104dfa:	f000 f8cd 	bl	8104f98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8104dfe:	bf00      	nop
 8104e00:	3710      	adds	r7, #16
 8104e02:	46bd      	mov	sp, r7
 8104e04:	bd80      	pop	{r7, pc}

08104e06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8104e06:	b480      	push	{r7}
 8104e08:	b083      	sub	sp, #12
 8104e0a:	af00      	add	r7, sp, #0
 8104e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8104e0e:	bf00      	nop
 8104e10:	370c      	adds	r7, #12
 8104e12:	46bd      	mov	sp, r7
 8104e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104e18:	4770      	bx	lr

08104e1a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8104e1a:	b480      	push	{r7}
 8104e1c:	b083      	sub	sp, #12
 8104e1e:	af00      	add	r7, sp, #0
 8104e20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8104e22:	bf00      	nop
 8104e24:	370c      	adds	r7, #12
 8104e26:	46bd      	mov	sp, r7
 8104e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104e2c:	4770      	bx	lr

08104e2e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8104e2e:	b480      	push	{r7}
 8104e30:	b083      	sub	sp, #12
 8104e32:	af00      	add	r7, sp, #0
 8104e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8104e36:	bf00      	nop
 8104e38:	370c      	adds	r7, #12
 8104e3a:	46bd      	mov	sp, r7
 8104e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104e40:	4770      	bx	lr

08104e42 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8104e42:	b480      	push	{r7}
 8104e44:	b083      	sub	sp, #12
 8104e46:	af00      	add	r7, sp, #0
 8104e48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8104e4a:	bf00      	nop
 8104e4c:	370c      	adds	r7, #12
 8104e4e:	46bd      	mov	sp, r7
 8104e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104e54:	4770      	bx	lr
	...

08104e58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8104e58:	b480      	push	{r7}
 8104e5a:	b085      	sub	sp, #20
 8104e5c:	af00      	add	r7, sp, #0
 8104e5e:	6078      	str	r0, [r7, #4]
 8104e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8104e62:	687b      	ldr	r3, [r7, #4]
 8104e64:	681b      	ldr	r3, [r3, #0]
 8104e66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8104e68:	687b      	ldr	r3, [r7, #4]
 8104e6a:	4a43      	ldr	r2, [pc, #268]	@ (8104f78 <TIM_Base_SetConfig+0x120>)
 8104e6c:	4293      	cmp	r3, r2
 8104e6e:	d013      	beq.n	8104e98 <TIM_Base_SetConfig+0x40>
 8104e70:	687b      	ldr	r3, [r7, #4]
 8104e72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8104e76:	d00f      	beq.n	8104e98 <TIM_Base_SetConfig+0x40>
 8104e78:	687b      	ldr	r3, [r7, #4]
 8104e7a:	4a40      	ldr	r2, [pc, #256]	@ (8104f7c <TIM_Base_SetConfig+0x124>)
 8104e7c:	4293      	cmp	r3, r2
 8104e7e:	d00b      	beq.n	8104e98 <TIM_Base_SetConfig+0x40>
 8104e80:	687b      	ldr	r3, [r7, #4]
 8104e82:	4a3f      	ldr	r2, [pc, #252]	@ (8104f80 <TIM_Base_SetConfig+0x128>)
 8104e84:	4293      	cmp	r3, r2
 8104e86:	d007      	beq.n	8104e98 <TIM_Base_SetConfig+0x40>
 8104e88:	687b      	ldr	r3, [r7, #4]
 8104e8a:	4a3e      	ldr	r2, [pc, #248]	@ (8104f84 <TIM_Base_SetConfig+0x12c>)
 8104e8c:	4293      	cmp	r3, r2
 8104e8e:	d003      	beq.n	8104e98 <TIM_Base_SetConfig+0x40>
 8104e90:	687b      	ldr	r3, [r7, #4]
 8104e92:	4a3d      	ldr	r2, [pc, #244]	@ (8104f88 <TIM_Base_SetConfig+0x130>)
 8104e94:	4293      	cmp	r3, r2
 8104e96:	d108      	bne.n	8104eaa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8104e98:	68fb      	ldr	r3, [r7, #12]
 8104e9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8104e9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8104ea0:	683b      	ldr	r3, [r7, #0]
 8104ea2:	685b      	ldr	r3, [r3, #4]
 8104ea4:	68fa      	ldr	r2, [r7, #12]
 8104ea6:	4313      	orrs	r3, r2
 8104ea8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8104eaa:	687b      	ldr	r3, [r7, #4]
 8104eac:	4a32      	ldr	r2, [pc, #200]	@ (8104f78 <TIM_Base_SetConfig+0x120>)
 8104eae:	4293      	cmp	r3, r2
 8104eb0:	d01f      	beq.n	8104ef2 <TIM_Base_SetConfig+0x9a>
 8104eb2:	687b      	ldr	r3, [r7, #4]
 8104eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8104eb8:	d01b      	beq.n	8104ef2 <TIM_Base_SetConfig+0x9a>
 8104eba:	687b      	ldr	r3, [r7, #4]
 8104ebc:	4a2f      	ldr	r2, [pc, #188]	@ (8104f7c <TIM_Base_SetConfig+0x124>)
 8104ebe:	4293      	cmp	r3, r2
 8104ec0:	d017      	beq.n	8104ef2 <TIM_Base_SetConfig+0x9a>
 8104ec2:	687b      	ldr	r3, [r7, #4]
 8104ec4:	4a2e      	ldr	r2, [pc, #184]	@ (8104f80 <TIM_Base_SetConfig+0x128>)
 8104ec6:	4293      	cmp	r3, r2
 8104ec8:	d013      	beq.n	8104ef2 <TIM_Base_SetConfig+0x9a>
 8104eca:	687b      	ldr	r3, [r7, #4]
 8104ecc:	4a2d      	ldr	r2, [pc, #180]	@ (8104f84 <TIM_Base_SetConfig+0x12c>)
 8104ece:	4293      	cmp	r3, r2
 8104ed0:	d00f      	beq.n	8104ef2 <TIM_Base_SetConfig+0x9a>
 8104ed2:	687b      	ldr	r3, [r7, #4]
 8104ed4:	4a2c      	ldr	r2, [pc, #176]	@ (8104f88 <TIM_Base_SetConfig+0x130>)
 8104ed6:	4293      	cmp	r3, r2
 8104ed8:	d00b      	beq.n	8104ef2 <TIM_Base_SetConfig+0x9a>
 8104eda:	687b      	ldr	r3, [r7, #4]
 8104edc:	4a2b      	ldr	r2, [pc, #172]	@ (8104f8c <TIM_Base_SetConfig+0x134>)
 8104ede:	4293      	cmp	r3, r2
 8104ee0:	d007      	beq.n	8104ef2 <TIM_Base_SetConfig+0x9a>
 8104ee2:	687b      	ldr	r3, [r7, #4]
 8104ee4:	4a2a      	ldr	r2, [pc, #168]	@ (8104f90 <TIM_Base_SetConfig+0x138>)
 8104ee6:	4293      	cmp	r3, r2
 8104ee8:	d003      	beq.n	8104ef2 <TIM_Base_SetConfig+0x9a>
 8104eea:	687b      	ldr	r3, [r7, #4]
 8104eec:	4a29      	ldr	r2, [pc, #164]	@ (8104f94 <TIM_Base_SetConfig+0x13c>)
 8104eee:	4293      	cmp	r3, r2
 8104ef0:	d108      	bne.n	8104f04 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8104ef2:	68fb      	ldr	r3, [r7, #12]
 8104ef4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8104ef8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8104efa:	683b      	ldr	r3, [r7, #0]
 8104efc:	68db      	ldr	r3, [r3, #12]
 8104efe:	68fa      	ldr	r2, [r7, #12]
 8104f00:	4313      	orrs	r3, r2
 8104f02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8104f04:	68fb      	ldr	r3, [r7, #12]
 8104f06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8104f0a:	683b      	ldr	r3, [r7, #0]
 8104f0c:	695b      	ldr	r3, [r3, #20]
 8104f0e:	4313      	orrs	r3, r2
 8104f10:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8104f12:	683b      	ldr	r3, [r7, #0]
 8104f14:	689a      	ldr	r2, [r3, #8]
 8104f16:	687b      	ldr	r3, [r7, #4]
 8104f18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8104f1a:	683b      	ldr	r3, [r7, #0]
 8104f1c:	681a      	ldr	r2, [r3, #0]
 8104f1e:	687b      	ldr	r3, [r7, #4]
 8104f20:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8104f22:	687b      	ldr	r3, [r7, #4]
 8104f24:	4a14      	ldr	r2, [pc, #80]	@ (8104f78 <TIM_Base_SetConfig+0x120>)
 8104f26:	4293      	cmp	r3, r2
 8104f28:	d00f      	beq.n	8104f4a <TIM_Base_SetConfig+0xf2>
 8104f2a:	687b      	ldr	r3, [r7, #4]
 8104f2c:	4a16      	ldr	r2, [pc, #88]	@ (8104f88 <TIM_Base_SetConfig+0x130>)
 8104f2e:	4293      	cmp	r3, r2
 8104f30:	d00b      	beq.n	8104f4a <TIM_Base_SetConfig+0xf2>
 8104f32:	687b      	ldr	r3, [r7, #4]
 8104f34:	4a15      	ldr	r2, [pc, #84]	@ (8104f8c <TIM_Base_SetConfig+0x134>)
 8104f36:	4293      	cmp	r3, r2
 8104f38:	d007      	beq.n	8104f4a <TIM_Base_SetConfig+0xf2>
 8104f3a:	687b      	ldr	r3, [r7, #4]
 8104f3c:	4a14      	ldr	r2, [pc, #80]	@ (8104f90 <TIM_Base_SetConfig+0x138>)
 8104f3e:	4293      	cmp	r3, r2
 8104f40:	d003      	beq.n	8104f4a <TIM_Base_SetConfig+0xf2>
 8104f42:	687b      	ldr	r3, [r7, #4]
 8104f44:	4a13      	ldr	r2, [pc, #76]	@ (8104f94 <TIM_Base_SetConfig+0x13c>)
 8104f46:	4293      	cmp	r3, r2
 8104f48:	d103      	bne.n	8104f52 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8104f4a:	683b      	ldr	r3, [r7, #0]
 8104f4c:	691a      	ldr	r2, [r3, #16]
 8104f4e:	687b      	ldr	r3, [r7, #4]
 8104f50:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8104f52:	687b      	ldr	r3, [r7, #4]
 8104f54:	681b      	ldr	r3, [r3, #0]
 8104f56:	f043 0204 	orr.w	r2, r3, #4
 8104f5a:	687b      	ldr	r3, [r7, #4]
 8104f5c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8104f5e:	687b      	ldr	r3, [r7, #4]
 8104f60:	2201      	movs	r2, #1
 8104f62:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8104f64:	687b      	ldr	r3, [r7, #4]
 8104f66:	68fa      	ldr	r2, [r7, #12]
 8104f68:	601a      	str	r2, [r3, #0]
}
 8104f6a:	bf00      	nop
 8104f6c:	3714      	adds	r7, #20
 8104f6e:	46bd      	mov	sp, r7
 8104f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104f74:	4770      	bx	lr
 8104f76:	bf00      	nop
 8104f78:	40010000 	.word	0x40010000
 8104f7c:	40000400 	.word	0x40000400
 8104f80:	40000800 	.word	0x40000800
 8104f84:	40000c00 	.word	0x40000c00
 8104f88:	40010400 	.word	0x40010400
 8104f8c:	40014000 	.word	0x40014000
 8104f90:	40014400 	.word	0x40014400
 8104f94:	40014800 	.word	0x40014800

08104f98 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8104f98:	b480      	push	{r7}
 8104f9a:	b083      	sub	sp, #12
 8104f9c:	af00      	add	r7, sp, #0
 8104f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8104fa0:	bf00      	nop
 8104fa2:	370c      	adds	r7, #12
 8104fa4:	46bd      	mov	sp, r7
 8104fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104faa:	4770      	bx	lr

08104fac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8104fac:	b480      	push	{r7}
 8104fae:	b083      	sub	sp, #12
 8104fb0:	af00      	add	r7, sp, #0
 8104fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8104fb4:	bf00      	nop
 8104fb6:	370c      	adds	r7, #12
 8104fb8:	46bd      	mov	sp, r7
 8104fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104fbe:	4770      	bx	lr

08104fc0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8104fc0:	b480      	push	{r7}
 8104fc2:	b083      	sub	sp, #12
 8104fc4:	af00      	add	r7, sp, #0
 8104fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8104fc8:	bf00      	nop
 8104fca:	370c      	adds	r7, #12
 8104fcc:	46bd      	mov	sp, r7
 8104fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104fd2:	4770      	bx	lr

08104fd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8104fd4:	b580      	push	{r7, lr}
 8104fd6:	b082      	sub	sp, #8
 8104fd8:	af00      	add	r7, sp, #0
 8104fda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8104fdc:	687b      	ldr	r3, [r7, #4]
 8104fde:	2b00      	cmp	r3, #0
 8104fe0:	d101      	bne.n	8104fe6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8104fe2:	2301      	movs	r3, #1
 8104fe4:	e042      	b.n	810506c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8104fe6:	687b      	ldr	r3, [r7, #4]
 8104fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8104fec:	2b00      	cmp	r3, #0
 8104fee:	d106      	bne.n	8104ffe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8104ff0:	687b      	ldr	r3, [r7, #4]
 8104ff2:	2200      	movs	r2, #0
 8104ff4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8104ff8:	6878      	ldr	r0, [r7, #4]
 8104ffa:	f7fc f9bf 	bl	810137c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8104ffe:	687b      	ldr	r3, [r7, #4]
 8105000:	2224      	movs	r2, #36	@ 0x24
 8105002:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8105006:	687b      	ldr	r3, [r7, #4]
 8105008:	681b      	ldr	r3, [r3, #0]
 810500a:	681a      	ldr	r2, [r3, #0]
 810500c:	687b      	ldr	r3, [r7, #4]
 810500e:	681b      	ldr	r3, [r3, #0]
 8105010:	f022 0201 	bic.w	r2, r2, #1
 8105014:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8105016:	687b      	ldr	r3, [r7, #4]
 8105018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810501a:	2b00      	cmp	r3, #0
 810501c:	d002      	beq.n	8105024 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 810501e:	6878      	ldr	r0, [r7, #4]
 8105020:	f001 fa60 	bl	81064e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8105024:	6878      	ldr	r0, [r7, #4]
 8105026:	f000 fcf5 	bl	8105a14 <UART_SetConfig>
 810502a:	4603      	mov	r3, r0
 810502c:	2b01      	cmp	r3, #1
 810502e:	d101      	bne.n	8105034 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8105030:	2301      	movs	r3, #1
 8105032:	e01b      	b.n	810506c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8105034:	687b      	ldr	r3, [r7, #4]
 8105036:	681b      	ldr	r3, [r3, #0]
 8105038:	685a      	ldr	r2, [r3, #4]
 810503a:	687b      	ldr	r3, [r7, #4]
 810503c:	681b      	ldr	r3, [r3, #0]
 810503e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8105042:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8105044:	687b      	ldr	r3, [r7, #4]
 8105046:	681b      	ldr	r3, [r3, #0]
 8105048:	689a      	ldr	r2, [r3, #8]
 810504a:	687b      	ldr	r3, [r7, #4]
 810504c:	681b      	ldr	r3, [r3, #0]
 810504e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8105052:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8105054:	687b      	ldr	r3, [r7, #4]
 8105056:	681b      	ldr	r3, [r3, #0]
 8105058:	681a      	ldr	r2, [r3, #0]
 810505a:	687b      	ldr	r3, [r7, #4]
 810505c:	681b      	ldr	r3, [r3, #0]
 810505e:	f042 0201 	orr.w	r2, r2, #1
 8105062:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8105064:	6878      	ldr	r0, [r7, #4]
 8105066:	f001 fadf 	bl	8106628 <UART_CheckIdleState>
 810506a:	4603      	mov	r3, r0
}
 810506c:	4618      	mov	r0, r3
 810506e:	3708      	adds	r7, #8
 8105070:	46bd      	mov	sp, r7
 8105072:	bd80      	pop	{r7, pc}

08105074 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8105074:	b580      	push	{r7, lr}
 8105076:	b08a      	sub	sp, #40	@ 0x28
 8105078:	af02      	add	r7, sp, #8
 810507a:	60f8      	str	r0, [r7, #12]
 810507c:	60b9      	str	r1, [r7, #8]
 810507e:	603b      	str	r3, [r7, #0]
 8105080:	4613      	mov	r3, r2
 8105082:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8105084:	68fb      	ldr	r3, [r7, #12]
 8105086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810508a:	2b20      	cmp	r3, #32
 810508c:	d17b      	bne.n	8105186 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 810508e:	68bb      	ldr	r3, [r7, #8]
 8105090:	2b00      	cmp	r3, #0
 8105092:	d002      	beq.n	810509a <HAL_UART_Transmit+0x26>
 8105094:	88fb      	ldrh	r3, [r7, #6]
 8105096:	2b00      	cmp	r3, #0
 8105098:	d101      	bne.n	810509e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 810509a:	2301      	movs	r3, #1
 810509c:	e074      	b.n	8105188 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 810509e:	68fb      	ldr	r3, [r7, #12]
 81050a0:	2200      	movs	r2, #0
 81050a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 81050a6:	68fb      	ldr	r3, [r7, #12]
 81050a8:	2221      	movs	r2, #33	@ 0x21
 81050aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 81050ae:	f7fc fbd7 	bl	8101860 <HAL_GetTick>
 81050b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 81050b4:	68fb      	ldr	r3, [r7, #12]
 81050b6:	88fa      	ldrh	r2, [r7, #6]
 81050b8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 81050bc:	68fb      	ldr	r3, [r7, #12]
 81050be:	88fa      	ldrh	r2, [r7, #6]
 81050c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 81050c4:	68fb      	ldr	r3, [r7, #12]
 81050c6:	689b      	ldr	r3, [r3, #8]
 81050c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81050cc:	d108      	bne.n	81050e0 <HAL_UART_Transmit+0x6c>
 81050ce:	68fb      	ldr	r3, [r7, #12]
 81050d0:	691b      	ldr	r3, [r3, #16]
 81050d2:	2b00      	cmp	r3, #0
 81050d4:	d104      	bne.n	81050e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 81050d6:	2300      	movs	r3, #0
 81050d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 81050da:	68bb      	ldr	r3, [r7, #8]
 81050dc:	61bb      	str	r3, [r7, #24]
 81050de:	e003      	b.n	81050e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 81050e0:	68bb      	ldr	r3, [r7, #8]
 81050e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 81050e4:	2300      	movs	r3, #0
 81050e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 81050e8:	e030      	b.n	810514c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 81050ea:	683b      	ldr	r3, [r7, #0]
 81050ec:	9300      	str	r3, [sp, #0]
 81050ee:	697b      	ldr	r3, [r7, #20]
 81050f0:	2200      	movs	r2, #0
 81050f2:	2180      	movs	r1, #128	@ 0x80
 81050f4:	68f8      	ldr	r0, [r7, #12]
 81050f6:	f001 fb41 	bl	810677c <UART_WaitOnFlagUntilTimeout>
 81050fa:	4603      	mov	r3, r0
 81050fc:	2b00      	cmp	r3, #0
 81050fe:	d005      	beq.n	810510c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8105100:	68fb      	ldr	r3, [r7, #12]
 8105102:	2220      	movs	r2, #32
 8105104:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8105108:	2303      	movs	r3, #3
 810510a:	e03d      	b.n	8105188 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 810510c:	69fb      	ldr	r3, [r7, #28]
 810510e:	2b00      	cmp	r3, #0
 8105110:	d10b      	bne.n	810512a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8105112:	69bb      	ldr	r3, [r7, #24]
 8105114:	881b      	ldrh	r3, [r3, #0]
 8105116:	461a      	mov	r2, r3
 8105118:	68fb      	ldr	r3, [r7, #12]
 810511a:	681b      	ldr	r3, [r3, #0]
 810511c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8105120:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8105122:	69bb      	ldr	r3, [r7, #24]
 8105124:	3302      	adds	r3, #2
 8105126:	61bb      	str	r3, [r7, #24]
 8105128:	e007      	b.n	810513a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 810512a:	69fb      	ldr	r3, [r7, #28]
 810512c:	781a      	ldrb	r2, [r3, #0]
 810512e:	68fb      	ldr	r3, [r7, #12]
 8105130:	681b      	ldr	r3, [r3, #0]
 8105132:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8105134:	69fb      	ldr	r3, [r7, #28]
 8105136:	3301      	adds	r3, #1
 8105138:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 810513a:	68fb      	ldr	r3, [r7, #12]
 810513c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8105140:	b29b      	uxth	r3, r3
 8105142:	3b01      	subs	r3, #1
 8105144:	b29a      	uxth	r2, r3
 8105146:	68fb      	ldr	r3, [r7, #12]
 8105148:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 810514c:	68fb      	ldr	r3, [r7, #12]
 810514e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8105152:	b29b      	uxth	r3, r3
 8105154:	2b00      	cmp	r3, #0
 8105156:	d1c8      	bne.n	81050ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8105158:	683b      	ldr	r3, [r7, #0]
 810515a:	9300      	str	r3, [sp, #0]
 810515c:	697b      	ldr	r3, [r7, #20]
 810515e:	2200      	movs	r2, #0
 8105160:	2140      	movs	r1, #64	@ 0x40
 8105162:	68f8      	ldr	r0, [r7, #12]
 8105164:	f001 fb0a 	bl	810677c <UART_WaitOnFlagUntilTimeout>
 8105168:	4603      	mov	r3, r0
 810516a:	2b00      	cmp	r3, #0
 810516c:	d005      	beq.n	810517a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 810516e:	68fb      	ldr	r3, [r7, #12]
 8105170:	2220      	movs	r2, #32
 8105172:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8105176:	2303      	movs	r3, #3
 8105178:	e006      	b.n	8105188 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 810517a:	68fb      	ldr	r3, [r7, #12]
 810517c:	2220      	movs	r2, #32
 810517e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8105182:	2300      	movs	r3, #0
 8105184:	e000      	b.n	8105188 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8105186:	2302      	movs	r3, #2
  }
}
 8105188:	4618      	mov	r0, r3
 810518a:	3720      	adds	r7, #32
 810518c:	46bd      	mov	sp, r7
 810518e:	bd80      	pop	{r7, pc}

08105190 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8105190:	b580      	push	{r7, lr}
 8105192:	b08a      	sub	sp, #40	@ 0x28
 8105194:	af00      	add	r7, sp, #0
 8105196:	60f8      	str	r0, [r7, #12]
 8105198:	60b9      	str	r1, [r7, #8]
 810519a:	4613      	mov	r3, r2
 810519c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 810519e:	68fb      	ldr	r3, [r7, #12]
 81051a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 81051a4:	2b20      	cmp	r3, #32
 81051a6:	d137      	bne.n	8105218 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 81051a8:	68bb      	ldr	r3, [r7, #8]
 81051aa:	2b00      	cmp	r3, #0
 81051ac:	d002      	beq.n	81051b4 <HAL_UART_Receive_IT+0x24>
 81051ae:	88fb      	ldrh	r3, [r7, #6]
 81051b0:	2b00      	cmp	r3, #0
 81051b2:	d101      	bne.n	81051b8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 81051b4:	2301      	movs	r3, #1
 81051b6:	e030      	b.n	810521a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81051b8:	68fb      	ldr	r3, [r7, #12]
 81051ba:	2200      	movs	r2, #0
 81051bc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 81051be:	68fb      	ldr	r3, [r7, #12]
 81051c0:	681b      	ldr	r3, [r3, #0]
 81051c2:	4a18      	ldr	r2, [pc, #96]	@ (8105224 <HAL_UART_Receive_IT+0x94>)
 81051c4:	4293      	cmp	r3, r2
 81051c6:	d01f      	beq.n	8105208 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 81051c8:	68fb      	ldr	r3, [r7, #12]
 81051ca:	681b      	ldr	r3, [r3, #0]
 81051cc:	685b      	ldr	r3, [r3, #4]
 81051ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 81051d2:	2b00      	cmp	r3, #0
 81051d4:	d018      	beq.n	8105208 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 81051d6:	68fb      	ldr	r3, [r7, #12]
 81051d8:	681b      	ldr	r3, [r3, #0]
 81051da:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81051dc:	697b      	ldr	r3, [r7, #20]
 81051de:	e853 3f00 	ldrex	r3, [r3]
 81051e2:	613b      	str	r3, [r7, #16]
   return(result);
 81051e4:	693b      	ldr	r3, [r7, #16]
 81051e6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 81051ea:	627b      	str	r3, [r7, #36]	@ 0x24
 81051ec:	68fb      	ldr	r3, [r7, #12]
 81051ee:	681b      	ldr	r3, [r3, #0]
 81051f0:	461a      	mov	r2, r3
 81051f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81051f4:	623b      	str	r3, [r7, #32]
 81051f6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81051f8:	69f9      	ldr	r1, [r7, #28]
 81051fa:	6a3a      	ldr	r2, [r7, #32]
 81051fc:	e841 2300 	strex	r3, r2, [r1]
 8105200:	61bb      	str	r3, [r7, #24]
   return(result);
 8105202:	69bb      	ldr	r3, [r7, #24]
 8105204:	2b00      	cmp	r3, #0
 8105206:	d1e6      	bne.n	81051d6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8105208:	88fb      	ldrh	r3, [r7, #6]
 810520a:	461a      	mov	r2, r3
 810520c:	68b9      	ldr	r1, [r7, #8]
 810520e:	68f8      	ldr	r0, [r7, #12]
 8105210:	f001 fb22 	bl	8106858 <UART_Start_Receive_IT>
 8105214:	4603      	mov	r3, r0
 8105216:	e000      	b.n	810521a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8105218:	2302      	movs	r3, #2
  }
}
 810521a:	4618      	mov	r0, r3
 810521c:	3728      	adds	r7, #40	@ 0x28
 810521e:	46bd      	mov	sp, r7
 8105220:	bd80      	pop	{r7, pc}
 8105222:	bf00      	nop
 8105224:	58000c00 	.word	0x58000c00

08105228 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8105228:	b580      	push	{r7, lr}
 810522a:	b0ba      	sub	sp, #232	@ 0xe8
 810522c:	af00      	add	r7, sp, #0
 810522e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8105230:	687b      	ldr	r3, [r7, #4]
 8105232:	681b      	ldr	r3, [r3, #0]
 8105234:	69db      	ldr	r3, [r3, #28]
 8105236:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 810523a:	687b      	ldr	r3, [r7, #4]
 810523c:	681b      	ldr	r3, [r3, #0]
 810523e:	681b      	ldr	r3, [r3, #0]
 8105240:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8105244:	687b      	ldr	r3, [r7, #4]
 8105246:	681b      	ldr	r3, [r3, #0]
 8105248:	689b      	ldr	r3, [r3, #8]
 810524a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 810524e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8105252:	f640 030f 	movw	r3, #2063	@ 0x80f
 8105256:	4013      	ands	r3, r2
 8105258:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 810525c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8105260:	2b00      	cmp	r3, #0
 8105262:	d11b      	bne.n	810529c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8105264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8105268:	f003 0320 	and.w	r3, r3, #32
 810526c:	2b00      	cmp	r3, #0
 810526e:	d015      	beq.n	810529c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8105270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8105274:	f003 0320 	and.w	r3, r3, #32
 8105278:	2b00      	cmp	r3, #0
 810527a:	d105      	bne.n	8105288 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 810527c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8105280:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8105284:	2b00      	cmp	r3, #0
 8105286:	d009      	beq.n	810529c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8105288:	687b      	ldr	r3, [r7, #4]
 810528a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 810528c:	2b00      	cmp	r3, #0
 810528e:	f000 8395 	beq.w	81059bc <HAL_UART_IRQHandler+0x794>
      {
        huart->RxISR(huart);
 8105292:	687b      	ldr	r3, [r7, #4]
 8105294:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8105296:	6878      	ldr	r0, [r7, #4]
 8105298:	4798      	blx	r3
      }
      return;
 810529a:	e38f      	b.n	81059bc <HAL_UART_IRQHandler+0x794>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 810529c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 81052a0:	2b00      	cmp	r3, #0
 81052a2:	f000 8123 	beq.w	81054ec <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 81052a6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 81052aa:	4b8d      	ldr	r3, [pc, #564]	@ (81054e0 <HAL_UART_IRQHandler+0x2b8>)
 81052ac:	4013      	ands	r3, r2
 81052ae:	2b00      	cmp	r3, #0
 81052b0:	d106      	bne.n	81052c0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 81052b2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 81052b6:	4b8b      	ldr	r3, [pc, #556]	@ (81054e4 <HAL_UART_IRQHandler+0x2bc>)
 81052b8:	4013      	ands	r3, r2
 81052ba:	2b00      	cmp	r3, #0
 81052bc:	f000 8116 	beq.w	81054ec <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 81052c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 81052c4:	f003 0301 	and.w	r3, r3, #1
 81052c8:	2b00      	cmp	r3, #0
 81052ca:	d011      	beq.n	81052f0 <HAL_UART_IRQHandler+0xc8>
 81052cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 81052d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81052d4:	2b00      	cmp	r3, #0
 81052d6:	d00b      	beq.n	81052f0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 81052d8:	687b      	ldr	r3, [r7, #4]
 81052da:	681b      	ldr	r3, [r3, #0]
 81052dc:	2201      	movs	r2, #1
 81052de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 81052e0:	687b      	ldr	r3, [r7, #4]
 81052e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81052e6:	f043 0201 	orr.w	r2, r3, #1
 81052ea:	687b      	ldr	r3, [r7, #4]
 81052ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 81052f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 81052f4:	f003 0302 	and.w	r3, r3, #2
 81052f8:	2b00      	cmp	r3, #0
 81052fa:	d011      	beq.n	8105320 <HAL_UART_IRQHandler+0xf8>
 81052fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8105300:	f003 0301 	and.w	r3, r3, #1
 8105304:	2b00      	cmp	r3, #0
 8105306:	d00b      	beq.n	8105320 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8105308:	687b      	ldr	r3, [r7, #4]
 810530a:	681b      	ldr	r3, [r3, #0]
 810530c:	2202      	movs	r2, #2
 810530e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8105310:	687b      	ldr	r3, [r7, #4]
 8105312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8105316:	f043 0204 	orr.w	r2, r3, #4
 810531a:	687b      	ldr	r3, [r7, #4]
 810531c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8105320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8105324:	f003 0304 	and.w	r3, r3, #4
 8105328:	2b00      	cmp	r3, #0
 810532a:	d011      	beq.n	8105350 <HAL_UART_IRQHandler+0x128>
 810532c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8105330:	f003 0301 	and.w	r3, r3, #1
 8105334:	2b00      	cmp	r3, #0
 8105336:	d00b      	beq.n	8105350 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8105338:	687b      	ldr	r3, [r7, #4]
 810533a:	681b      	ldr	r3, [r3, #0]
 810533c:	2204      	movs	r2, #4
 810533e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8105340:	687b      	ldr	r3, [r7, #4]
 8105342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8105346:	f043 0202 	orr.w	r2, r3, #2
 810534a:	687b      	ldr	r3, [r7, #4]
 810534c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8105350:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8105354:	f003 0308 	and.w	r3, r3, #8
 8105358:	2b00      	cmp	r3, #0
 810535a:	d017      	beq.n	810538c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 810535c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8105360:	f003 0320 	and.w	r3, r3, #32
 8105364:	2b00      	cmp	r3, #0
 8105366:	d105      	bne.n	8105374 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8105368:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 810536c:	4b5c      	ldr	r3, [pc, #368]	@ (81054e0 <HAL_UART_IRQHandler+0x2b8>)
 810536e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8105370:	2b00      	cmp	r3, #0
 8105372:	d00b      	beq.n	810538c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8105374:	687b      	ldr	r3, [r7, #4]
 8105376:	681b      	ldr	r3, [r3, #0]
 8105378:	2208      	movs	r2, #8
 810537a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 810537c:	687b      	ldr	r3, [r7, #4]
 810537e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8105382:	f043 0208 	orr.w	r2, r3, #8
 8105386:	687b      	ldr	r3, [r7, #4]
 8105388:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 810538c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8105390:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8105394:	2b00      	cmp	r3, #0
 8105396:	d012      	beq.n	81053be <HAL_UART_IRQHandler+0x196>
 8105398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 810539c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 81053a0:	2b00      	cmp	r3, #0
 81053a2:	d00c      	beq.n	81053be <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 81053a4:	687b      	ldr	r3, [r7, #4]
 81053a6:	681b      	ldr	r3, [r3, #0]
 81053a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 81053ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 81053ae:	687b      	ldr	r3, [r7, #4]
 81053b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81053b4:	f043 0220 	orr.w	r2, r3, #32
 81053b8:	687b      	ldr	r3, [r7, #4]
 81053ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 81053be:	687b      	ldr	r3, [r7, #4]
 81053c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81053c4:	2b00      	cmp	r3, #0
 81053c6:	f000 82fb 	beq.w	81059c0 <HAL_UART_IRQHandler+0x798>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 81053ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 81053ce:	f003 0320 	and.w	r3, r3, #32
 81053d2:	2b00      	cmp	r3, #0
 81053d4:	d013      	beq.n	81053fe <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 81053d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 81053da:	f003 0320 	and.w	r3, r3, #32
 81053de:	2b00      	cmp	r3, #0
 81053e0:	d105      	bne.n	81053ee <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 81053e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 81053e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 81053ea:	2b00      	cmp	r3, #0
 81053ec:	d007      	beq.n	81053fe <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 81053ee:	687b      	ldr	r3, [r7, #4]
 81053f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 81053f2:	2b00      	cmp	r3, #0
 81053f4:	d003      	beq.n	81053fe <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 81053f6:	687b      	ldr	r3, [r7, #4]
 81053f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 81053fa:	6878      	ldr	r0, [r7, #4]
 81053fc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 81053fe:	687b      	ldr	r3, [r7, #4]
 8105400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8105404:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8105408:	687b      	ldr	r3, [r7, #4]
 810540a:	681b      	ldr	r3, [r3, #0]
 810540c:	689b      	ldr	r3, [r3, #8]
 810540e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8105412:	2b40      	cmp	r3, #64	@ 0x40
 8105414:	d005      	beq.n	8105422 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8105416:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 810541a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 810541e:	2b00      	cmp	r3, #0
 8105420:	d054      	beq.n	81054cc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8105422:	6878      	ldr	r0, [r7, #4]
 8105424:	f001 fb3a 	bl	8106a9c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8105428:	687b      	ldr	r3, [r7, #4]
 810542a:	681b      	ldr	r3, [r3, #0]
 810542c:	689b      	ldr	r3, [r3, #8]
 810542e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8105432:	2b40      	cmp	r3, #64	@ 0x40
 8105434:	d146      	bne.n	81054c4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8105436:	687b      	ldr	r3, [r7, #4]
 8105438:	681b      	ldr	r3, [r3, #0]
 810543a:	3308      	adds	r3, #8
 810543c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8105440:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8105444:	e853 3f00 	ldrex	r3, [r3]
 8105448:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 810544c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8105450:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8105454:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8105458:	687b      	ldr	r3, [r7, #4]
 810545a:	681b      	ldr	r3, [r3, #0]
 810545c:	3308      	adds	r3, #8
 810545e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8105462:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8105466:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810546a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 810546e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8105472:	e841 2300 	strex	r3, r2, [r1]
 8105476:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 810547a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 810547e:	2b00      	cmp	r3, #0
 8105480:	d1d9      	bne.n	8105436 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8105482:	687b      	ldr	r3, [r7, #4]
 8105484:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8105488:	2b00      	cmp	r3, #0
 810548a:	d017      	beq.n	81054bc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 810548c:	687b      	ldr	r3, [r7, #4]
 810548e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8105492:	4a15      	ldr	r2, [pc, #84]	@ (81054e8 <HAL_UART_IRQHandler+0x2c0>)
 8105494:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8105496:	687b      	ldr	r3, [r7, #4]
 8105498:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 810549c:	4618      	mov	r0, r3
 810549e:	f7fc fdfb 	bl	8102098 <HAL_DMA_Abort_IT>
 81054a2:	4603      	mov	r3, r0
 81054a4:	2b00      	cmp	r3, #0
 81054a6:	d019      	beq.n	81054dc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 81054a8:	687b      	ldr	r3, [r7, #4]
 81054aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81054ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81054b0:	687a      	ldr	r2, [r7, #4]
 81054b2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 81054b6:	4610      	mov	r0, r2
 81054b8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 81054ba:	e00f      	b.n	81054dc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 81054bc:	6878      	ldr	r0, [r7, #4]
 81054be:	f000 fa93 	bl	81059e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 81054c2:	e00b      	b.n	81054dc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 81054c4:	6878      	ldr	r0, [r7, #4]
 81054c6:	f000 fa8f 	bl	81059e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 81054ca:	e007      	b.n	81054dc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 81054cc:	6878      	ldr	r0, [r7, #4]
 81054ce:	f000 fa8b 	bl	81059e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 81054d2:	687b      	ldr	r3, [r7, #4]
 81054d4:	2200      	movs	r2, #0
 81054d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 81054da:	e271      	b.n	81059c0 <HAL_UART_IRQHandler+0x798>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 81054dc:	bf00      	nop
    return;
 81054de:	e26f      	b.n	81059c0 <HAL_UART_IRQHandler+0x798>
 81054e0:	10000001 	.word	0x10000001
 81054e4:	04000120 	.word	0x04000120
 81054e8:	08106b69 	.word	0x08106b69

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 81054ec:	687b      	ldr	r3, [r7, #4]
 81054ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81054f0:	2b01      	cmp	r3, #1
 81054f2:	f040 8205 	bne.w	8105900 <HAL_UART_IRQHandler+0x6d8>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 81054f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 81054fa:	f003 0310 	and.w	r3, r3, #16
 81054fe:	2b00      	cmp	r3, #0
 8105500:	f000 81fe 	beq.w	8105900 <HAL_UART_IRQHandler+0x6d8>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8105504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8105508:	f003 0310 	and.w	r3, r3, #16
 810550c:	2b00      	cmp	r3, #0
 810550e:	f000 81f7 	beq.w	8105900 <HAL_UART_IRQHandler+0x6d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8105512:	687b      	ldr	r3, [r7, #4]
 8105514:	681b      	ldr	r3, [r3, #0]
 8105516:	2210      	movs	r2, #16
 8105518:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 810551a:	687b      	ldr	r3, [r7, #4]
 810551c:	681b      	ldr	r3, [r3, #0]
 810551e:	689b      	ldr	r3, [r3, #8]
 8105520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8105524:	2b40      	cmp	r3, #64	@ 0x40
 8105526:	f040 816d 	bne.w	8105804 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 810552a:	687b      	ldr	r3, [r7, #4]
 810552c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8105530:	681b      	ldr	r3, [r3, #0]
 8105532:	4aa4      	ldr	r2, [pc, #656]	@ (81057c4 <HAL_UART_IRQHandler+0x59c>)
 8105534:	4293      	cmp	r3, r2
 8105536:	d068      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 8105538:	687b      	ldr	r3, [r7, #4]
 810553a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 810553e:	681b      	ldr	r3, [r3, #0]
 8105540:	4aa1      	ldr	r2, [pc, #644]	@ (81057c8 <HAL_UART_IRQHandler+0x5a0>)
 8105542:	4293      	cmp	r3, r2
 8105544:	d061      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 8105546:	687b      	ldr	r3, [r7, #4]
 8105548:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 810554c:	681b      	ldr	r3, [r3, #0]
 810554e:	4a9f      	ldr	r2, [pc, #636]	@ (81057cc <HAL_UART_IRQHandler+0x5a4>)
 8105550:	4293      	cmp	r3, r2
 8105552:	d05a      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 8105554:	687b      	ldr	r3, [r7, #4]
 8105556:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 810555a:	681b      	ldr	r3, [r3, #0]
 810555c:	4a9c      	ldr	r2, [pc, #624]	@ (81057d0 <HAL_UART_IRQHandler+0x5a8>)
 810555e:	4293      	cmp	r3, r2
 8105560:	d053      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 8105562:	687b      	ldr	r3, [r7, #4]
 8105564:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8105568:	681b      	ldr	r3, [r3, #0]
 810556a:	4a9a      	ldr	r2, [pc, #616]	@ (81057d4 <HAL_UART_IRQHandler+0x5ac>)
 810556c:	4293      	cmp	r3, r2
 810556e:	d04c      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 8105570:	687b      	ldr	r3, [r7, #4]
 8105572:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8105576:	681b      	ldr	r3, [r3, #0]
 8105578:	4a97      	ldr	r2, [pc, #604]	@ (81057d8 <HAL_UART_IRQHandler+0x5b0>)
 810557a:	4293      	cmp	r3, r2
 810557c:	d045      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 810557e:	687b      	ldr	r3, [r7, #4]
 8105580:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8105584:	681b      	ldr	r3, [r3, #0]
 8105586:	4a95      	ldr	r2, [pc, #596]	@ (81057dc <HAL_UART_IRQHandler+0x5b4>)
 8105588:	4293      	cmp	r3, r2
 810558a:	d03e      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 810558c:	687b      	ldr	r3, [r7, #4]
 810558e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8105592:	681b      	ldr	r3, [r3, #0]
 8105594:	4a92      	ldr	r2, [pc, #584]	@ (81057e0 <HAL_UART_IRQHandler+0x5b8>)
 8105596:	4293      	cmp	r3, r2
 8105598:	d037      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 810559a:	687b      	ldr	r3, [r7, #4]
 810559c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81055a0:	681b      	ldr	r3, [r3, #0]
 81055a2:	4a90      	ldr	r2, [pc, #576]	@ (81057e4 <HAL_UART_IRQHandler+0x5bc>)
 81055a4:	4293      	cmp	r3, r2
 81055a6:	d030      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 81055a8:	687b      	ldr	r3, [r7, #4]
 81055aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81055ae:	681b      	ldr	r3, [r3, #0]
 81055b0:	4a8d      	ldr	r2, [pc, #564]	@ (81057e8 <HAL_UART_IRQHandler+0x5c0>)
 81055b2:	4293      	cmp	r3, r2
 81055b4:	d029      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 81055b6:	687b      	ldr	r3, [r7, #4]
 81055b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81055bc:	681b      	ldr	r3, [r3, #0]
 81055be:	4a8b      	ldr	r2, [pc, #556]	@ (81057ec <HAL_UART_IRQHandler+0x5c4>)
 81055c0:	4293      	cmp	r3, r2
 81055c2:	d022      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 81055c4:	687b      	ldr	r3, [r7, #4]
 81055c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81055ca:	681b      	ldr	r3, [r3, #0]
 81055cc:	4a88      	ldr	r2, [pc, #544]	@ (81057f0 <HAL_UART_IRQHandler+0x5c8>)
 81055ce:	4293      	cmp	r3, r2
 81055d0:	d01b      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 81055d2:	687b      	ldr	r3, [r7, #4]
 81055d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81055d8:	681b      	ldr	r3, [r3, #0]
 81055da:	4a86      	ldr	r2, [pc, #536]	@ (81057f4 <HAL_UART_IRQHandler+0x5cc>)
 81055dc:	4293      	cmp	r3, r2
 81055de:	d014      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 81055e0:	687b      	ldr	r3, [r7, #4]
 81055e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81055e6:	681b      	ldr	r3, [r3, #0]
 81055e8:	4a83      	ldr	r2, [pc, #524]	@ (81057f8 <HAL_UART_IRQHandler+0x5d0>)
 81055ea:	4293      	cmp	r3, r2
 81055ec:	d00d      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 81055ee:	687b      	ldr	r3, [r7, #4]
 81055f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81055f4:	681b      	ldr	r3, [r3, #0]
 81055f6:	4a81      	ldr	r2, [pc, #516]	@ (81057fc <HAL_UART_IRQHandler+0x5d4>)
 81055f8:	4293      	cmp	r3, r2
 81055fa:	d006      	beq.n	810560a <HAL_UART_IRQHandler+0x3e2>
 81055fc:	687b      	ldr	r3, [r7, #4]
 81055fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8105602:	681b      	ldr	r3, [r3, #0]
 8105604:	4a7e      	ldr	r2, [pc, #504]	@ (8105800 <HAL_UART_IRQHandler+0x5d8>)
 8105606:	4293      	cmp	r3, r2
 8105608:	d106      	bne.n	8105618 <HAL_UART_IRQHandler+0x3f0>
 810560a:	687b      	ldr	r3, [r7, #4]
 810560c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8105610:	681b      	ldr	r3, [r3, #0]
 8105612:	685b      	ldr	r3, [r3, #4]
 8105614:	b29b      	uxth	r3, r3
 8105616:	e005      	b.n	8105624 <HAL_UART_IRQHandler+0x3fc>
 8105618:	687b      	ldr	r3, [r7, #4]
 810561a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 810561e:	681b      	ldr	r3, [r3, #0]
 8105620:	685b      	ldr	r3, [r3, #4]
 8105622:	b29b      	uxth	r3, r3
 8105624:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8105628:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 810562c:	2b00      	cmp	r3, #0
 810562e:	f000 80ad 	beq.w	810578c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8105632:	687b      	ldr	r3, [r7, #4]
 8105634:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8105638:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 810563c:	429a      	cmp	r2, r3
 810563e:	f080 80a5 	bcs.w	810578c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8105642:	687b      	ldr	r3, [r7, #4]
 8105644:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8105648:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 810564c:	687b      	ldr	r3, [r7, #4]
 810564e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8105652:	69db      	ldr	r3, [r3, #28]
 8105654:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8105658:	f000 8087 	beq.w	810576a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 810565c:	687b      	ldr	r3, [r7, #4]
 810565e:	681b      	ldr	r3, [r3, #0]
 8105660:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8105664:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8105668:	e853 3f00 	ldrex	r3, [r3]
 810566c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8105670:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8105674:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8105678:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 810567c:	687b      	ldr	r3, [r7, #4]
 810567e:	681b      	ldr	r3, [r3, #0]
 8105680:	461a      	mov	r2, r3
 8105682:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8105686:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 810568a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810568e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8105692:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8105696:	e841 2300 	strex	r3, r2, [r1]
 810569a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 810569e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 81056a2:	2b00      	cmp	r3, #0
 81056a4:	d1da      	bne.n	810565c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81056a6:	687b      	ldr	r3, [r7, #4]
 81056a8:	681b      	ldr	r3, [r3, #0]
 81056aa:	3308      	adds	r3, #8
 81056ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81056ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 81056b0:	e853 3f00 	ldrex	r3, [r3]
 81056b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 81056b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 81056b8:	f023 0301 	bic.w	r3, r3, #1
 81056bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 81056c0:	687b      	ldr	r3, [r7, #4]
 81056c2:	681b      	ldr	r3, [r3, #0]
 81056c4:	3308      	adds	r3, #8
 81056c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 81056ca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 81056ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81056d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 81056d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 81056d6:	e841 2300 	strex	r3, r2, [r1]
 81056da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 81056dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 81056de:	2b00      	cmp	r3, #0
 81056e0:	d1e1      	bne.n	81056a6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 81056e2:	687b      	ldr	r3, [r7, #4]
 81056e4:	681b      	ldr	r3, [r3, #0]
 81056e6:	3308      	adds	r3, #8
 81056e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81056ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 81056ec:	e853 3f00 	ldrex	r3, [r3]
 81056f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 81056f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 81056f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 81056f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 81056fc:	687b      	ldr	r3, [r7, #4]
 81056fe:	681b      	ldr	r3, [r3, #0]
 8105700:	3308      	adds	r3, #8
 8105702:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8105706:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8105708:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810570a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 810570c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 810570e:	e841 2300 	strex	r3, r2, [r1]
 8105712:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8105714:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8105716:	2b00      	cmp	r3, #0
 8105718:	d1e3      	bne.n	81056e2 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 810571a:	687b      	ldr	r3, [r7, #4]
 810571c:	2220      	movs	r2, #32
 810571e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8105722:	687b      	ldr	r3, [r7, #4]
 8105724:	2200      	movs	r2, #0
 8105726:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8105728:	687b      	ldr	r3, [r7, #4]
 810572a:	681b      	ldr	r3, [r3, #0]
 810572c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810572e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8105730:	e853 3f00 	ldrex	r3, [r3]
 8105734:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8105736:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8105738:	f023 0310 	bic.w	r3, r3, #16
 810573c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8105740:	687b      	ldr	r3, [r7, #4]
 8105742:	681b      	ldr	r3, [r3, #0]
 8105744:	461a      	mov	r2, r3
 8105746:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 810574a:	65bb      	str	r3, [r7, #88]	@ 0x58
 810574c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810574e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8105750:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8105752:	e841 2300 	strex	r3, r2, [r1]
 8105756:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8105758:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 810575a:	2b00      	cmp	r3, #0
 810575c:	d1e4      	bne.n	8105728 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 810575e:	687b      	ldr	r3, [r7, #4]
 8105760:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8105764:	4618      	mov	r0, r3
 8105766:	f7fc f979 	bl	8101a5c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 810576a:	687b      	ldr	r3, [r7, #4]
 810576c:	2202      	movs	r2, #2
 810576e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8105770:	687b      	ldr	r3, [r7, #4]
 8105772:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8105776:	687b      	ldr	r3, [r7, #4]
 8105778:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 810577c:	b29b      	uxth	r3, r3
 810577e:	1ad3      	subs	r3, r2, r3
 8105780:	b29b      	uxth	r3, r3
 8105782:	4619      	mov	r1, r3
 8105784:	6878      	ldr	r0, [r7, #4]
 8105786:	f000 f939 	bl	81059fc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 810578a:	e11b      	b.n	81059c4 <HAL_UART_IRQHandler+0x79c>
        if (nb_remaining_rx_data == huart->RxXferSize)
 810578c:	687b      	ldr	r3, [r7, #4]
 810578e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8105792:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8105796:	429a      	cmp	r2, r3
 8105798:	f040 8114 	bne.w	81059c4 <HAL_UART_IRQHandler+0x79c>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 810579c:	687b      	ldr	r3, [r7, #4]
 810579e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81057a2:	69db      	ldr	r3, [r3, #28]
 81057a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81057a8:	f040 810c 	bne.w	81059c4 <HAL_UART_IRQHandler+0x79c>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 81057ac:	687b      	ldr	r3, [r7, #4]
 81057ae:	2202      	movs	r2, #2
 81057b0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 81057b2:	687b      	ldr	r3, [r7, #4]
 81057b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 81057b8:	4619      	mov	r1, r3
 81057ba:	6878      	ldr	r0, [r7, #4]
 81057bc:	f000 f91e 	bl	81059fc <HAL_UARTEx_RxEventCallback>
      return;
 81057c0:	e100      	b.n	81059c4 <HAL_UART_IRQHandler+0x79c>
 81057c2:	bf00      	nop
 81057c4:	40020010 	.word	0x40020010
 81057c8:	40020028 	.word	0x40020028
 81057cc:	40020040 	.word	0x40020040
 81057d0:	40020058 	.word	0x40020058
 81057d4:	40020070 	.word	0x40020070
 81057d8:	40020088 	.word	0x40020088
 81057dc:	400200a0 	.word	0x400200a0
 81057e0:	400200b8 	.word	0x400200b8
 81057e4:	40020410 	.word	0x40020410
 81057e8:	40020428 	.word	0x40020428
 81057ec:	40020440 	.word	0x40020440
 81057f0:	40020458 	.word	0x40020458
 81057f4:	40020470 	.word	0x40020470
 81057f8:	40020488 	.word	0x40020488
 81057fc:	400204a0 	.word	0x400204a0
 8105800:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8105804:	687b      	ldr	r3, [r7, #4]
 8105806:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 810580a:	687b      	ldr	r3, [r7, #4]
 810580c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8105810:	b29b      	uxth	r3, r3
 8105812:	1ad3      	subs	r3, r2, r3
 8105814:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8105818:	687b      	ldr	r3, [r7, #4]
 810581a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 810581e:	b29b      	uxth	r3, r3
 8105820:	2b00      	cmp	r3, #0
 8105822:	f000 80d1 	beq.w	81059c8 <HAL_UART_IRQHandler+0x7a0>
          && (nb_rx_data > 0U))
 8105826:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 810582a:	2b00      	cmp	r3, #0
 810582c:	f000 80cc 	beq.w	81059c8 <HAL_UART_IRQHandler+0x7a0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8105830:	687b      	ldr	r3, [r7, #4]
 8105832:	681b      	ldr	r3, [r3, #0]
 8105834:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8105836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8105838:	e853 3f00 	ldrex	r3, [r3]
 810583c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 810583e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8105840:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8105844:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8105848:	687b      	ldr	r3, [r7, #4]
 810584a:	681b      	ldr	r3, [r3, #0]
 810584c:	461a      	mov	r2, r3
 810584e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8105852:	647b      	str	r3, [r7, #68]	@ 0x44
 8105854:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8105856:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8105858:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 810585a:	e841 2300 	strex	r3, r2, [r1]
 810585e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8105860:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8105862:	2b00      	cmp	r3, #0
 8105864:	d1e4      	bne.n	8105830 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8105866:	687b      	ldr	r3, [r7, #4]
 8105868:	681b      	ldr	r3, [r3, #0]
 810586a:	3308      	adds	r3, #8
 810586c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810586e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8105870:	e853 3f00 	ldrex	r3, [r3]
 8105874:	623b      	str	r3, [r7, #32]
   return(result);
 8105876:	6a3b      	ldr	r3, [r7, #32]
 8105878:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 810587c:	f023 0301 	bic.w	r3, r3, #1
 8105880:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8105884:	687b      	ldr	r3, [r7, #4]
 8105886:	681b      	ldr	r3, [r3, #0]
 8105888:	3308      	adds	r3, #8
 810588a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 810588e:	633a      	str	r2, [r7, #48]	@ 0x30
 8105890:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8105892:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8105894:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8105896:	e841 2300 	strex	r3, r2, [r1]
 810589a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 810589c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810589e:	2b00      	cmp	r3, #0
 81058a0:	d1e1      	bne.n	8105866 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 81058a2:	687b      	ldr	r3, [r7, #4]
 81058a4:	2220      	movs	r2, #32
 81058a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81058aa:	687b      	ldr	r3, [r7, #4]
 81058ac:	2200      	movs	r2, #0
 81058ae:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 81058b0:	687b      	ldr	r3, [r7, #4]
 81058b2:	2200      	movs	r2, #0
 81058b4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 81058b6:	687b      	ldr	r3, [r7, #4]
 81058b8:	681b      	ldr	r3, [r3, #0]
 81058ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81058bc:	693b      	ldr	r3, [r7, #16]
 81058be:	e853 3f00 	ldrex	r3, [r3]
 81058c2:	60fb      	str	r3, [r7, #12]
   return(result);
 81058c4:	68fb      	ldr	r3, [r7, #12]
 81058c6:	f023 0310 	bic.w	r3, r3, #16
 81058ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 81058ce:	687b      	ldr	r3, [r7, #4]
 81058d0:	681b      	ldr	r3, [r3, #0]
 81058d2:	461a      	mov	r2, r3
 81058d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 81058d8:	61fb      	str	r3, [r7, #28]
 81058da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81058dc:	69b9      	ldr	r1, [r7, #24]
 81058de:	69fa      	ldr	r2, [r7, #28]
 81058e0:	e841 2300 	strex	r3, r2, [r1]
 81058e4:	617b      	str	r3, [r7, #20]
   return(result);
 81058e6:	697b      	ldr	r3, [r7, #20]
 81058e8:	2b00      	cmp	r3, #0
 81058ea:	d1e4      	bne.n	81058b6 <HAL_UART_IRQHandler+0x68e>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 81058ec:	687b      	ldr	r3, [r7, #4]
 81058ee:	2202      	movs	r2, #2
 81058f0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 81058f2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 81058f6:	4619      	mov	r1, r3
 81058f8:	6878      	ldr	r0, [r7, #4]
 81058fa:	f000 f87f 	bl	81059fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 81058fe:	e063      	b.n	81059c8 <HAL_UART_IRQHandler+0x7a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8105900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8105904:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8105908:	2b00      	cmp	r3, #0
 810590a:	d00e      	beq.n	810592a <HAL_UART_IRQHandler+0x702>
 810590c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8105910:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8105914:	2b00      	cmp	r3, #0
 8105916:	d008      	beq.n	810592a <HAL_UART_IRQHandler+0x702>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8105918:	687b      	ldr	r3, [r7, #4]
 810591a:	681b      	ldr	r3, [r3, #0]
 810591c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8105920:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8105922:	6878      	ldr	r0, [r7, #4]
 8105924:	f001 fe7e 	bl	8107624 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8105928:	e051      	b.n	81059ce <HAL_UART_IRQHandler+0x7a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 810592a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 810592e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8105932:	2b00      	cmp	r3, #0
 8105934:	d014      	beq.n	8105960 <HAL_UART_IRQHandler+0x738>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8105936:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 810593a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810593e:	2b00      	cmp	r3, #0
 8105940:	d105      	bne.n	810594e <HAL_UART_IRQHandler+0x726>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8105942:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8105946:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 810594a:	2b00      	cmp	r3, #0
 810594c:	d008      	beq.n	8105960 <HAL_UART_IRQHandler+0x738>
  {
    if (huart->TxISR != NULL)
 810594e:	687b      	ldr	r3, [r7, #4]
 8105950:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8105952:	2b00      	cmp	r3, #0
 8105954:	d03a      	beq.n	81059cc <HAL_UART_IRQHandler+0x7a4>
    {
      huart->TxISR(huart);
 8105956:	687b      	ldr	r3, [r7, #4]
 8105958:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 810595a:	6878      	ldr	r0, [r7, #4]
 810595c:	4798      	blx	r3
    }
    return;
 810595e:	e035      	b.n	81059cc <HAL_UART_IRQHandler+0x7a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8105960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8105964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8105968:	2b00      	cmp	r3, #0
 810596a:	d009      	beq.n	8105980 <HAL_UART_IRQHandler+0x758>
 810596c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8105970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8105974:	2b00      	cmp	r3, #0
 8105976:	d003      	beq.n	8105980 <HAL_UART_IRQHandler+0x758>
  {
    UART_EndTransmit_IT(huart);
 8105978:	6878      	ldr	r0, [r7, #4]
 810597a:	f001 f907 	bl	8106b8c <UART_EndTransmit_IT>
    return;
 810597e:	e026      	b.n	81059ce <HAL_UART_IRQHandler+0x7a6>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8105980:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8105984:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8105988:	2b00      	cmp	r3, #0
 810598a:	d009      	beq.n	81059a0 <HAL_UART_IRQHandler+0x778>
 810598c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8105990:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8105994:	2b00      	cmp	r3, #0
 8105996:	d003      	beq.n	81059a0 <HAL_UART_IRQHandler+0x778>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8105998:	6878      	ldr	r0, [r7, #4]
 810599a:	f001 fe57 	bl	810764c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 810599e:	e016      	b.n	81059ce <HAL_UART_IRQHandler+0x7a6>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 81059a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 81059a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 81059a8:	2b00      	cmp	r3, #0
 81059aa:	d010      	beq.n	81059ce <HAL_UART_IRQHandler+0x7a6>
 81059ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 81059b0:	2b00      	cmp	r3, #0
 81059b2:	da0c      	bge.n	81059ce <HAL_UART_IRQHandler+0x7a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 81059b4:	6878      	ldr	r0, [r7, #4]
 81059b6:	f001 fe3f 	bl	8107638 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 81059ba:	e008      	b.n	81059ce <HAL_UART_IRQHandler+0x7a6>
      return;
 81059bc:	bf00      	nop
 81059be:	e006      	b.n	81059ce <HAL_UART_IRQHandler+0x7a6>
    return;
 81059c0:	bf00      	nop
 81059c2:	e004      	b.n	81059ce <HAL_UART_IRQHandler+0x7a6>
      return;
 81059c4:	bf00      	nop
 81059c6:	e002      	b.n	81059ce <HAL_UART_IRQHandler+0x7a6>
      return;
 81059c8:	bf00      	nop
 81059ca:	e000      	b.n	81059ce <HAL_UART_IRQHandler+0x7a6>
    return;
 81059cc:	bf00      	nop
  }
}
 81059ce:	37e8      	adds	r7, #232	@ 0xe8
 81059d0:	46bd      	mov	sp, r7
 81059d2:	bd80      	pop	{r7, pc}

081059d4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 81059d4:	b480      	push	{r7}
 81059d6:	b083      	sub	sp, #12
 81059d8:	af00      	add	r7, sp, #0
 81059da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 81059dc:	bf00      	nop
 81059de:	370c      	adds	r7, #12
 81059e0:	46bd      	mov	sp, r7
 81059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81059e6:	4770      	bx	lr

081059e8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 81059e8:	b480      	push	{r7}
 81059ea:	b083      	sub	sp, #12
 81059ec:	af00      	add	r7, sp, #0
 81059ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 81059f0:	bf00      	nop
 81059f2:	370c      	adds	r7, #12
 81059f4:	46bd      	mov	sp, r7
 81059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81059fa:	4770      	bx	lr

081059fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 81059fc:	b480      	push	{r7}
 81059fe:	b083      	sub	sp, #12
 8105a00:	af00      	add	r7, sp, #0
 8105a02:	6078      	str	r0, [r7, #4]
 8105a04:	460b      	mov	r3, r1
 8105a06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8105a08:	bf00      	nop
 8105a0a:	370c      	adds	r7, #12
 8105a0c:	46bd      	mov	sp, r7
 8105a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105a12:	4770      	bx	lr

08105a14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8105a14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8105a18:	b092      	sub	sp, #72	@ 0x48
 8105a1a:	af00      	add	r7, sp, #0
 8105a1c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8105a1e:	2300      	movs	r3, #0
 8105a20:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8105a24:	697b      	ldr	r3, [r7, #20]
 8105a26:	689a      	ldr	r2, [r3, #8]
 8105a28:	697b      	ldr	r3, [r7, #20]
 8105a2a:	691b      	ldr	r3, [r3, #16]
 8105a2c:	431a      	orrs	r2, r3
 8105a2e:	697b      	ldr	r3, [r7, #20]
 8105a30:	695b      	ldr	r3, [r3, #20]
 8105a32:	431a      	orrs	r2, r3
 8105a34:	697b      	ldr	r3, [r7, #20]
 8105a36:	69db      	ldr	r3, [r3, #28]
 8105a38:	4313      	orrs	r3, r2
 8105a3a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8105a3c:	697b      	ldr	r3, [r7, #20]
 8105a3e:	681b      	ldr	r3, [r3, #0]
 8105a40:	681a      	ldr	r2, [r3, #0]
 8105a42:	4bbd      	ldr	r3, [pc, #756]	@ (8105d38 <UART_SetConfig+0x324>)
 8105a44:	4013      	ands	r3, r2
 8105a46:	697a      	ldr	r2, [r7, #20]
 8105a48:	6812      	ldr	r2, [r2, #0]
 8105a4a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8105a4c:	430b      	orrs	r3, r1
 8105a4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8105a50:	697b      	ldr	r3, [r7, #20]
 8105a52:	681b      	ldr	r3, [r3, #0]
 8105a54:	685b      	ldr	r3, [r3, #4]
 8105a56:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8105a5a:	697b      	ldr	r3, [r7, #20]
 8105a5c:	68da      	ldr	r2, [r3, #12]
 8105a5e:	697b      	ldr	r3, [r7, #20]
 8105a60:	681b      	ldr	r3, [r3, #0]
 8105a62:	430a      	orrs	r2, r1
 8105a64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8105a66:	697b      	ldr	r3, [r7, #20]
 8105a68:	699b      	ldr	r3, [r3, #24]
 8105a6a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8105a6c:	697b      	ldr	r3, [r7, #20]
 8105a6e:	681b      	ldr	r3, [r3, #0]
 8105a70:	4ab2      	ldr	r2, [pc, #712]	@ (8105d3c <UART_SetConfig+0x328>)
 8105a72:	4293      	cmp	r3, r2
 8105a74:	d004      	beq.n	8105a80 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8105a76:	697b      	ldr	r3, [r7, #20]
 8105a78:	6a1b      	ldr	r3, [r3, #32]
 8105a7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8105a7c:	4313      	orrs	r3, r2
 8105a7e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8105a80:	697b      	ldr	r3, [r7, #20]
 8105a82:	681b      	ldr	r3, [r3, #0]
 8105a84:	689b      	ldr	r3, [r3, #8]
 8105a86:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8105a8a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8105a8e:	697a      	ldr	r2, [r7, #20]
 8105a90:	6812      	ldr	r2, [r2, #0]
 8105a92:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8105a94:	430b      	orrs	r3, r1
 8105a96:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8105a98:	697b      	ldr	r3, [r7, #20]
 8105a9a:	681b      	ldr	r3, [r3, #0]
 8105a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105a9e:	f023 010f 	bic.w	r1, r3, #15
 8105aa2:	697b      	ldr	r3, [r7, #20]
 8105aa4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8105aa6:	697b      	ldr	r3, [r7, #20]
 8105aa8:	681b      	ldr	r3, [r3, #0]
 8105aaa:	430a      	orrs	r2, r1
 8105aac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8105aae:	697b      	ldr	r3, [r7, #20]
 8105ab0:	681b      	ldr	r3, [r3, #0]
 8105ab2:	4aa3      	ldr	r2, [pc, #652]	@ (8105d40 <UART_SetConfig+0x32c>)
 8105ab4:	4293      	cmp	r3, r2
 8105ab6:	d177      	bne.n	8105ba8 <UART_SetConfig+0x194>
 8105ab8:	4ba2      	ldr	r3, [pc, #648]	@ (8105d44 <UART_SetConfig+0x330>)
 8105aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105abc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8105ac0:	2b28      	cmp	r3, #40	@ 0x28
 8105ac2:	d86d      	bhi.n	8105ba0 <UART_SetConfig+0x18c>
 8105ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8105acc <UART_SetConfig+0xb8>)
 8105ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105aca:	bf00      	nop
 8105acc:	08105b71 	.word	0x08105b71
 8105ad0:	08105ba1 	.word	0x08105ba1
 8105ad4:	08105ba1 	.word	0x08105ba1
 8105ad8:	08105ba1 	.word	0x08105ba1
 8105adc:	08105ba1 	.word	0x08105ba1
 8105ae0:	08105ba1 	.word	0x08105ba1
 8105ae4:	08105ba1 	.word	0x08105ba1
 8105ae8:	08105ba1 	.word	0x08105ba1
 8105aec:	08105b79 	.word	0x08105b79
 8105af0:	08105ba1 	.word	0x08105ba1
 8105af4:	08105ba1 	.word	0x08105ba1
 8105af8:	08105ba1 	.word	0x08105ba1
 8105afc:	08105ba1 	.word	0x08105ba1
 8105b00:	08105ba1 	.word	0x08105ba1
 8105b04:	08105ba1 	.word	0x08105ba1
 8105b08:	08105ba1 	.word	0x08105ba1
 8105b0c:	08105b81 	.word	0x08105b81
 8105b10:	08105ba1 	.word	0x08105ba1
 8105b14:	08105ba1 	.word	0x08105ba1
 8105b18:	08105ba1 	.word	0x08105ba1
 8105b1c:	08105ba1 	.word	0x08105ba1
 8105b20:	08105ba1 	.word	0x08105ba1
 8105b24:	08105ba1 	.word	0x08105ba1
 8105b28:	08105ba1 	.word	0x08105ba1
 8105b2c:	08105b89 	.word	0x08105b89
 8105b30:	08105ba1 	.word	0x08105ba1
 8105b34:	08105ba1 	.word	0x08105ba1
 8105b38:	08105ba1 	.word	0x08105ba1
 8105b3c:	08105ba1 	.word	0x08105ba1
 8105b40:	08105ba1 	.word	0x08105ba1
 8105b44:	08105ba1 	.word	0x08105ba1
 8105b48:	08105ba1 	.word	0x08105ba1
 8105b4c:	08105b91 	.word	0x08105b91
 8105b50:	08105ba1 	.word	0x08105ba1
 8105b54:	08105ba1 	.word	0x08105ba1
 8105b58:	08105ba1 	.word	0x08105ba1
 8105b5c:	08105ba1 	.word	0x08105ba1
 8105b60:	08105ba1 	.word	0x08105ba1
 8105b64:	08105ba1 	.word	0x08105ba1
 8105b68:	08105ba1 	.word	0x08105ba1
 8105b6c:	08105b99 	.word	0x08105b99
 8105b70:	2301      	movs	r3, #1
 8105b72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105b76:	e220      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105b78:	2304      	movs	r3, #4
 8105b7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105b7e:	e21c      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105b80:	2308      	movs	r3, #8
 8105b82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105b86:	e218      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105b88:	2310      	movs	r3, #16
 8105b8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105b8e:	e214      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105b90:	2320      	movs	r3, #32
 8105b92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105b96:	e210      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105b98:	2340      	movs	r3, #64	@ 0x40
 8105b9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105b9e:	e20c      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105ba0:	2380      	movs	r3, #128	@ 0x80
 8105ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105ba6:	e208      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105ba8:	697b      	ldr	r3, [r7, #20]
 8105baa:	681b      	ldr	r3, [r3, #0]
 8105bac:	4a66      	ldr	r2, [pc, #408]	@ (8105d48 <UART_SetConfig+0x334>)
 8105bae:	4293      	cmp	r3, r2
 8105bb0:	d130      	bne.n	8105c14 <UART_SetConfig+0x200>
 8105bb2:	4b64      	ldr	r3, [pc, #400]	@ (8105d44 <UART_SetConfig+0x330>)
 8105bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105bb6:	f003 0307 	and.w	r3, r3, #7
 8105bba:	2b05      	cmp	r3, #5
 8105bbc:	d826      	bhi.n	8105c0c <UART_SetConfig+0x1f8>
 8105bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8105bc4 <UART_SetConfig+0x1b0>)
 8105bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105bc4:	08105bdd 	.word	0x08105bdd
 8105bc8:	08105be5 	.word	0x08105be5
 8105bcc:	08105bed 	.word	0x08105bed
 8105bd0:	08105bf5 	.word	0x08105bf5
 8105bd4:	08105bfd 	.word	0x08105bfd
 8105bd8:	08105c05 	.word	0x08105c05
 8105bdc:	2300      	movs	r3, #0
 8105bde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105be2:	e1ea      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105be4:	2304      	movs	r3, #4
 8105be6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105bea:	e1e6      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105bec:	2308      	movs	r3, #8
 8105bee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105bf2:	e1e2      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105bf4:	2310      	movs	r3, #16
 8105bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105bfa:	e1de      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105bfc:	2320      	movs	r3, #32
 8105bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105c02:	e1da      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105c04:	2340      	movs	r3, #64	@ 0x40
 8105c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105c0a:	e1d6      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105c0c:	2380      	movs	r3, #128	@ 0x80
 8105c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105c12:	e1d2      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105c14:	697b      	ldr	r3, [r7, #20]
 8105c16:	681b      	ldr	r3, [r3, #0]
 8105c18:	4a4c      	ldr	r2, [pc, #304]	@ (8105d4c <UART_SetConfig+0x338>)
 8105c1a:	4293      	cmp	r3, r2
 8105c1c:	d130      	bne.n	8105c80 <UART_SetConfig+0x26c>
 8105c1e:	4b49      	ldr	r3, [pc, #292]	@ (8105d44 <UART_SetConfig+0x330>)
 8105c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105c22:	f003 0307 	and.w	r3, r3, #7
 8105c26:	2b05      	cmp	r3, #5
 8105c28:	d826      	bhi.n	8105c78 <UART_SetConfig+0x264>
 8105c2a:	a201      	add	r2, pc, #4	@ (adr r2, 8105c30 <UART_SetConfig+0x21c>)
 8105c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105c30:	08105c49 	.word	0x08105c49
 8105c34:	08105c51 	.word	0x08105c51
 8105c38:	08105c59 	.word	0x08105c59
 8105c3c:	08105c61 	.word	0x08105c61
 8105c40:	08105c69 	.word	0x08105c69
 8105c44:	08105c71 	.word	0x08105c71
 8105c48:	2300      	movs	r3, #0
 8105c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105c4e:	e1b4      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105c50:	2304      	movs	r3, #4
 8105c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105c56:	e1b0      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105c58:	2308      	movs	r3, #8
 8105c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105c5e:	e1ac      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105c60:	2310      	movs	r3, #16
 8105c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105c66:	e1a8      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105c68:	2320      	movs	r3, #32
 8105c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105c6e:	e1a4      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105c70:	2340      	movs	r3, #64	@ 0x40
 8105c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105c76:	e1a0      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105c78:	2380      	movs	r3, #128	@ 0x80
 8105c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105c7e:	e19c      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105c80:	697b      	ldr	r3, [r7, #20]
 8105c82:	681b      	ldr	r3, [r3, #0]
 8105c84:	4a32      	ldr	r2, [pc, #200]	@ (8105d50 <UART_SetConfig+0x33c>)
 8105c86:	4293      	cmp	r3, r2
 8105c88:	d130      	bne.n	8105cec <UART_SetConfig+0x2d8>
 8105c8a:	4b2e      	ldr	r3, [pc, #184]	@ (8105d44 <UART_SetConfig+0x330>)
 8105c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105c8e:	f003 0307 	and.w	r3, r3, #7
 8105c92:	2b05      	cmp	r3, #5
 8105c94:	d826      	bhi.n	8105ce4 <UART_SetConfig+0x2d0>
 8105c96:	a201      	add	r2, pc, #4	@ (adr r2, 8105c9c <UART_SetConfig+0x288>)
 8105c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105c9c:	08105cb5 	.word	0x08105cb5
 8105ca0:	08105cbd 	.word	0x08105cbd
 8105ca4:	08105cc5 	.word	0x08105cc5
 8105ca8:	08105ccd 	.word	0x08105ccd
 8105cac:	08105cd5 	.word	0x08105cd5
 8105cb0:	08105cdd 	.word	0x08105cdd
 8105cb4:	2300      	movs	r3, #0
 8105cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105cba:	e17e      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105cbc:	2304      	movs	r3, #4
 8105cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105cc2:	e17a      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105cc4:	2308      	movs	r3, #8
 8105cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105cca:	e176      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105ccc:	2310      	movs	r3, #16
 8105cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105cd2:	e172      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105cd4:	2320      	movs	r3, #32
 8105cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105cda:	e16e      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105cdc:	2340      	movs	r3, #64	@ 0x40
 8105cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105ce2:	e16a      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105ce4:	2380      	movs	r3, #128	@ 0x80
 8105ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105cea:	e166      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105cec:	697b      	ldr	r3, [r7, #20]
 8105cee:	681b      	ldr	r3, [r3, #0]
 8105cf0:	4a18      	ldr	r2, [pc, #96]	@ (8105d54 <UART_SetConfig+0x340>)
 8105cf2:	4293      	cmp	r3, r2
 8105cf4:	d140      	bne.n	8105d78 <UART_SetConfig+0x364>
 8105cf6:	4b13      	ldr	r3, [pc, #76]	@ (8105d44 <UART_SetConfig+0x330>)
 8105cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105cfa:	f003 0307 	and.w	r3, r3, #7
 8105cfe:	2b05      	cmp	r3, #5
 8105d00:	d836      	bhi.n	8105d70 <UART_SetConfig+0x35c>
 8105d02:	a201      	add	r2, pc, #4	@ (adr r2, 8105d08 <UART_SetConfig+0x2f4>)
 8105d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105d08:	08105d21 	.word	0x08105d21
 8105d0c:	08105d29 	.word	0x08105d29
 8105d10:	08105d31 	.word	0x08105d31
 8105d14:	08105d59 	.word	0x08105d59
 8105d18:	08105d61 	.word	0x08105d61
 8105d1c:	08105d69 	.word	0x08105d69
 8105d20:	2300      	movs	r3, #0
 8105d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105d26:	e148      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105d28:	2304      	movs	r3, #4
 8105d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105d2e:	e144      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105d30:	2308      	movs	r3, #8
 8105d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105d36:	e140      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105d38:	cfff69f3 	.word	0xcfff69f3
 8105d3c:	58000c00 	.word	0x58000c00
 8105d40:	40011000 	.word	0x40011000
 8105d44:	58024400 	.word	0x58024400
 8105d48:	40004400 	.word	0x40004400
 8105d4c:	40004800 	.word	0x40004800
 8105d50:	40004c00 	.word	0x40004c00
 8105d54:	40005000 	.word	0x40005000
 8105d58:	2310      	movs	r3, #16
 8105d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105d5e:	e12c      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105d60:	2320      	movs	r3, #32
 8105d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105d66:	e128      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105d68:	2340      	movs	r3, #64	@ 0x40
 8105d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105d6e:	e124      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105d70:	2380      	movs	r3, #128	@ 0x80
 8105d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105d76:	e120      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105d78:	697b      	ldr	r3, [r7, #20]
 8105d7a:	681b      	ldr	r3, [r3, #0]
 8105d7c:	4acb      	ldr	r2, [pc, #812]	@ (81060ac <UART_SetConfig+0x698>)
 8105d7e:	4293      	cmp	r3, r2
 8105d80:	d176      	bne.n	8105e70 <UART_SetConfig+0x45c>
 8105d82:	4bcb      	ldr	r3, [pc, #812]	@ (81060b0 <UART_SetConfig+0x69c>)
 8105d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105d86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8105d8a:	2b28      	cmp	r3, #40	@ 0x28
 8105d8c:	d86c      	bhi.n	8105e68 <UART_SetConfig+0x454>
 8105d8e:	a201      	add	r2, pc, #4	@ (adr r2, 8105d94 <UART_SetConfig+0x380>)
 8105d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105d94:	08105e39 	.word	0x08105e39
 8105d98:	08105e69 	.word	0x08105e69
 8105d9c:	08105e69 	.word	0x08105e69
 8105da0:	08105e69 	.word	0x08105e69
 8105da4:	08105e69 	.word	0x08105e69
 8105da8:	08105e69 	.word	0x08105e69
 8105dac:	08105e69 	.word	0x08105e69
 8105db0:	08105e69 	.word	0x08105e69
 8105db4:	08105e41 	.word	0x08105e41
 8105db8:	08105e69 	.word	0x08105e69
 8105dbc:	08105e69 	.word	0x08105e69
 8105dc0:	08105e69 	.word	0x08105e69
 8105dc4:	08105e69 	.word	0x08105e69
 8105dc8:	08105e69 	.word	0x08105e69
 8105dcc:	08105e69 	.word	0x08105e69
 8105dd0:	08105e69 	.word	0x08105e69
 8105dd4:	08105e49 	.word	0x08105e49
 8105dd8:	08105e69 	.word	0x08105e69
 8105ddc:	08105e69 	.word	0x08105e69
 8105de0:	08105e69 	.word	0x08105e69
 8105de4:	08105e69 	.word	0x08105e69
 8105de8:	08105e69 	.word	0x08105e69
 8105dec:	08105e69 	.word	0x08105e69
 8105df0:	08105e69 	.word	0x08105e69
 8105df4:	08105e51 	.word	0x08105e51
 8105df8:	08105e69 	.word	0x08105e69
 8105dfc:	08105e69 	.word	0x08105e69
 8105e00:	08105e69 	.word	0x08105e69
 8105e04:	08105e69 	.word	0x08105e69
 8105e08:	08105e69 	.word	0x08105e69
 8105e0c:	08105e69 	.word	0x08105e69
 8105e10:	08105e69 	.word	0x08105e69
 8105e14:	08105e59 	.word	0x08105e59
 8105e18:	08105e69 	.word	0x08105e69
 8105e1c:	08105e69 	.word	0x08105e69
 8105e20:	08105e69 	.word	0x08105e69
 8105e24:	08105e69 	.word	0x08105e69
 8105e28:	08105e69 	.word	0x08105e69
 8105e2c:	08105e69 	.word	0x08105e69
 8105e30:	08105e69 	.word	0x08105e69
 8105e34:	08105e61 	.word	0x08105e61
 8105e38:	2301      	movs	r3, #1
 8105e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105e3e:	e0bc      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105e40:	2304      	movs	r3, #4
 8105e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105e46:	e0b8      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105e48:	2308      	movs	r3, #8
 8105e4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105e4e:	e0b4      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105e50:	2310      	movs	r3, #16
 8105e52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105e56:	e0b0      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105e58:	2320      	movs	r3, #32
 8105e5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105e5e:	e0ac      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105e60:	2340      	movs	r3, #64	@ 0x40
 8105e62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105e66:	e0a8      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105e68:	2380      	movs	r3, #128	@ 0x80
 8105e6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105e6e:	e0a4      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105e70:	697b      	ldr	r3, [r7, #20]
 8105e72:	681b      	ldr	r3, [r3, #0]
 8105e74:	4a8f      	ldr	r2, [pc, #572]	@ (81060b4 <UART_SetConfig+0x6a0>)
 8105e76:	4293      	cmp	r3, r2
 8105e78:	d130      	bne.n	8105edc <UART_SetConfig+0x4c8>
 8105e7a:	4b8d      	ldr	r3, [pc, #564]	@ (81060b0 <UART_SetConfig+0x69c>)
 8105e7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105e7e:	f003 0307 	and.w	r3, r3, #7
 8105e82:	2b05      	cmp	r3, #5
 8105e84:	d826      	bhi.n	8105ed4 <UART_SetConfig+0x4c0>
 8105e86:	a201      	add	r2, pc, #4	@ (adr r2, 8105e8c <UART_SetConfig+0x478>)
 8105e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105e8c:	08105ea5 	.word	0x08105ea5
 8105e90:	08105ead 	.word	0x08105ead
 8105e94:	08105eb5 	.word	0x08105eb5
 8105e98:	08105ebd 	.word	0x08105ebd
 8105e9c:	08105ec5 	.word	0x08105ec5
 8105ea0:	08105ecd 	.word	0x08105ecd
 8105ea4:	2300      	movs	r3, #0
 8105ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105eaa:	e086      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105eac:	2304      	movs	r3, #4
 8105eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105eb2:	e082      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105eb4:	2308      	movs	r3, #8
 8105eb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105eba:	e07e      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105ebc:	2310      	movs	r3, #16
 8105ebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105ec2:	e07a      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105ec4:	2320      	movs	r3, #32
 8105ec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105eca:	e076      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105ecc:	2340      	movs	r3, #64	@ 0x40
 8105ece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105ed2:	e072      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105ed4:	2380      	movs	r3, #128	@ 0x80
 8105ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105eda:	e06e      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105edc:	697b      	ldr	r3, [r7, #20]
 8105ede:	681b      	ldr	r3, [r3, #0]
 8105ee0:	4a75      	ldr	r2, [pc, #468]	@ (81060b8 <UART_SetConfig+0x6a4>)
 8105ee2:	4293      	cmp	r3, r2
 8105ee4:	d130      	bne.n	8105f48 <UART_SetConfig+0x534>
 8105ee6:	4b72      	ldr	r3, [pc, #456]	@ (81060b0 <UART_SetConfig+0x69c>)
 8105ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105eea:	f003 0307 	and.w	r3, r3, #7
 8105eee:	2b05      	cmp	r3, #5
 8105ef0:	d826      	bhi.n	8105f40 <UART_SetConfig+0x52c>
 8105ef2:	a201      	add	r2, pc, #4	@ (adr r2, 8105ef8 <UART_SetConfig+0x4e4>)
 8105ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105ef8:	08105f11 	.word	0x08105f11
 8105efc:	08105f19 	.word	0x08105f19
 8105f00:	08105f21 	.word	0x08105f21
 8105f04:	08105f29 	.word	0x08105f29
 8105f08:	08105f31 	.word	0x08105f31
 8105f0c:	08105f39 	.word	0x08105f39
 8105f10:	2300      	movs	r3, #0
 8105f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105f16:	e050      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105f18:	2304      	movs	r3, #4
 8105f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105f1e:	e04c      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105f20:	2308      	movs	r3, #8
 8105f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105f26:	e048      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105f28:	2310      	movs	r3, #16
 8105f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105f2e:	e044      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105f30:	2320      	movs	r3, #32
 8105f32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105f36:	e040      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105f38:	2340      	movs	r3, #64	@ 0x40
 8105f3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105f3e:	e03c      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105f40:	2380      	movs	r3, #128	@ 0x80
 8105f42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105f46:	e038      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105f48:	697b      	ldr	r3, [r7, #20]
 8105f4a:	681b      	ldr	r3, [r3, #0]
 8105f4c:	4a5b      	ldr	r2, [pc, #364]	@ (81060bc <UART_SetConfig+0x6a8>)
 8105f4e:	4293      	cmp	r3, r2
 8105f50:	d130      	bne.n	8105fb4 <UART_SetConfig+0x5a0>
 8105f52:	4b57      	ldr	r3, [pc, #348]	@ (81060b0 <UART_SetConfig+0x69c>)
 8105f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105f56:	f003 0307 	and.w	r3, r3, #7
 8105f5a:	2b05      	cmp	r3, #5
 8105f5c:	d826      	bhi.n	8105fac <UART_SetConfig+0x598>
 8105f5e:	a201      	add	r2, pc, #4	@ (adr r2, 8105f64 <UART_SetConfig+0x550>)
 8105f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105f64:	08105f7d 	.word	0x08105f7d
 8105f68:	08105f85 	.word	0x08105f85
 8105f6c:	08105f8d 	.word	0x08105f8d
 8105f70:	08105f95 	.word	0x08105f95
 8105f74:	08105f9d 	.word	0x08105f9d
 8105f78:	08105fa5 	.word	0x08105fa5
 8105f7c:	2302      	movs	r3, #2
 8105f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105f82:	e01a      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105f84:	2304      	movs	r3, #4
 8105f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105f8a:	e016      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105f8c:	2308      	movs	r3, #8
 8105f8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105f92:	e012      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105f94:	2310      	movs	r3, #16
 8105f96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105f9a:	e00e      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105f9c:	2320      	movs	r3, #32
 8105f9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105fa2:	e00a      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105fa4:	2340      	movs	r3, #64	@ 0x40
 8105fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105faa:	e006      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105fac:	2380      	movs	r3, #128	@ 0x80
 8105fae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8105fb2:	e002      	b.n	8105fba <UART_SetConfig+0x5a6>
 8105fb4:	2380      	movs	r3, #128	@ 0x80
 8105fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8105fba:	697b      	ldr	r3, [r7, #20]
 8105fbc:	681b      	ldr	r3, [r3, #0]
 8105fbe:	4a3f      	ldr	r2, [pc, #252]	@ (81060bc <UART_SetConfig+0x6a8>)
 8105fc0:	4293      	cmp	r3, r2
 8105fc2:	f040 80f8 	bne.w	81061b6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8105fc6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8105fca:	2b20      	cmp	r3, #32
 8105fcc:	dc46      	bgt.n	810605c <UART_SetConfig+0x648>
 8105fce:	2b02      	cmp	r3, #2
 8105fd0:	f2c0 8082 	blt.w	81060d8 <UART_SetConfig+0x6c4>
 8105fd4:	3b02      	subs	r3, #2
 8105fd6:	2b1e      	cmp	r3, #30
 8105fd8:	d87e      	bhi.n	81060d8 <UART_SetConfig+0x6c4>
 8105fda:	a201      	add	r2, pc, #4	@ (adr r2, 8105fe0 <UART_SetConfig+0x5cc>)
 8105fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105fe0:	08106063 	.word	0x08106063
 8105fe4:	081060d9 	.word	0x081060d9
 8105fe8:	0810606b 	.word	0x0810606b
 8105fec:	081060d9 	.word	0x081060d9
 8105ff0:	081060d9 	.word	0x081060d9
 8105ff4:	081060d9 	.word	0x081060d9
 8105ff8:	0810607b 	.word	0x0810607b
 8105ffc:	081060d9 	.word	0x081060d9
 8106000:	081060d9 	.word	0x081060d9
 8106004:	081060d9 	.word	0x081060d9
 8106008:	081060d9 	.word	0x081060d9
 810600c:	081060d9 	.word	0x081060d9
 8106010:	081060d9 	.word	0x081060d9
 8106014:	081060d9 	.word	0x081060d9
 8106018:	0810608b 	.word	0x0810608b
 810601c:	081060d9 	.word	0x081060d9
 8106020:	081060d9 	.word	0x081060d9
 8106024:	081060d9 	.word	0x081060d9
 8106028:	081060d9 	.word	0x081060d9
 810602c:	081060d9 	.word	0x081060d9
 8106030:	081060d9 	.word	0x081060d9
 8106034:	081060d9 	.word	0x081060d9
 8106038:	081060d9 	.word	0x081060d9
 810603c:	081060d9 	.word	0x081060d9
 8106040:	081060d9 	.word	0x081060d9
 8106044:	081060d9 	.word	0x081060d9
 8106048:	081060d9 	.word	0x081060d9
 810604c:	081060d9 	.word	0x081060d9
 8106050:	081060d9 	.word	0x081060d9
 8106054:	081060d9 	.word	0x081060d9
 8106058:	081060cb 	.word	0x081060cb
 810605c:	2b40      	cmp	r3, #64	@ 0x40
 810605e:	d037      	beq.n	81060d0 <UART_SetConfig+0x6bc>
 8106060:	e03a      	b.n	81060d8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8106062:	f7fe f8cd 	bl	8104200 <HAL_RCCEx_GetD3PCLK1Freq>
 8106066:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8106068:	e03c      	b.n	81060e4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810606a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810606e:	4618      	mov	r0, r3
 8106070:	f7fe f8dc 	bl	810422c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106076:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106078:	e034      	b.n	81060e4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810607a:	f107 0318 	add.w	r3, r7, #24
 810607e:	4618      	mov	r0, r3
 8106080:	f7fe fa28 	bl	81044d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106084:	69fb      	ldr	r3, [r7, #28]
 8106086:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106088:	e02c      	b.n	81060e4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810608a:	4b09      	ldr	r3, [pc, #36]	@ (81060b0 <UART_SetConfig+0x69c>)
 810608c:	681b      	ldr	r3, [r3, #0]
 810608e:	f003 0320 	and.w	r3, r3, #32
 8106092:	2b00      	cmp	r3, #0
 8106094:	d016      	beq.n	81060c4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8106096:	4b06      	ldr	r3, [pc, #24]	@ (81060b0 <UART_SetConfig+0x69c>)
 8106098:	681b      	ldr	r3, [r3, #0]
 810609a:	08db      	lsrs	r3, r3, #3
 810609c:	f003 0303 	and.w	r3, r3, #3
 81060a0:	4a07      	ldr	r2, [pc, #28]	@ (81060c0 <UART_SetConfig+0x6ac>)
 81060a2:	fa22 f303 	lsr.w	r3, r2, r3
 81060a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81060a8:	e01c      	b.n	81060e4 <UART_SetConfig+0x6d0>
 81060aa:	bf00      	nop
 81060ac:	40011400 	.word	0x40011400
 81060b0:	58024400 	.word	0x58024400
 81060b4:	40007800 	.word	0x40007800
 81060b8:	40007c00 	.word	0x40007c00
 81060bc:	58000c00 	.word	0x58000c00
 81060c0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 81060c4:	4b9d      	ldr	r3, [pc, #628]	@ (810633c <UART_SetConfig+0x928>)
 81060c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81060c8:	e00c      	b.n	81060e4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81060ca:	4b9d      	ldr	r3, [pc, #628]	@ (8106340 <UART_SetConfig+0x92c>)
 81060cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81060ce:	e009      	b.n	81060e4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81060d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 81060d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81060d6:	e005      	b.n	81060e4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 81060d8:	2300      	movs	r3, #0
 81060da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 81060dc:	2301      	movs	r3, #1
 81060de:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 81060e2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 81060e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81060e6:	2b00      	cmp	r3, #0
 81060e8:	f000 81de 	beq.w	81064a8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 81060ec:	697b      	ldr	r3, [r7, #20]
 81060ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81060f0:	4a94      	ldr	r2, [pc, #592]	@ (8106344 <UART_SetConfig+0x930>)
 81060f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81060f6:	461a      	mov	r2, r3
 81060f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81060fa:	fbb3 f3f2 	udiv	r3, r3, r2
 81060fe:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8106100:	697b      	ldr	r3, [r7, #20]
 8106102:	685a      	ldr	r2, [r3, #4]
 8106104:	4613      	mov	r3, r2
 8106106:	005b      	lsls	r3, r3, #1
 8106108:	4413      	add	r3, r2
 810610a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 810610c:	429a      	cmp	r2, r3
 810610e:	d305      	bcc.n	810611c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8106110:	697b      	ldr	r3, [r7, #20]
 8106112:	685b      	ldr	r3, [r3, #4]
 8106114:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8106116:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8106118:	429a      	cmp	r2, r3
 810611a:	d903      	bls.n	8106124 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 810611c:	2301      	movs	r3, #1
 810611e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8106122:	e1c1      	b.n	81064a8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106124:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8106126:	2200      	movs	r2, #0
 8106128:	60bb      	str	r3, [r7, #8]
 810612a:	60fa      	str	r2, [r7, #12]
 810612c:	697b      	ldr	r3, [r7, #20]
 810612e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106130:	4a84      	ldr	r2, [pc, #528]	@ (8106344 <UART_SetConfig+0x930>)
 8106132:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106136:	b29b      	uxth	r3, r3
 8106138:	2200      	movs	r2, #0
 810613a:	603b      	str	r3, [r7, #0]
 810613c:	607a      	str	r2, [r7, #4]
 810613e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106142:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8106146:	f7fa fdb7 	bl	8100cb8 <__aeabi_uldivmod>
 810614a:	4602      	mov	r2, r0
 810614c:	460b      	mov	r3, r1
 810614e:	4610      	mov	r0, r2
 8106150:	4619      	mov	r1, r3
 8106152:	f04f 0200 	mov.w	r2, #0
 8106156:	f04f 0300 	mov.w	r3, #0
 810615a:	020b      	lsls	r3, r1, #8
 810615c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8106160:	0202      	lsls	r2, r0, #8
 8106162:	6979      	ldr	r1, [r7, #20]
 8106164:	6849      	ldr	r1, [r1, #4]
 8106166:	0849      	lsrs	r1, r1, #1
 8106168:	2000      	movs	r0, #0
 810616a:	460c      	mov	r4, r1
 810616c:	4605      	mov	r5, r0
 810616e:	eb12 0804 	adds.w	r8, r2, r4
 8106172:	eb43 0905 	adc.w	r9, r3, r5
 8106176:	697b      	ldr	r3, [r7, #20]
 8106178:	685b      	ldr	r3, [r3, #4]
 810617a:	2200      	movs	r2, #0
 810617c:	469a      	mov	sl, r3
 810617e:	4693      	mov	fp, r2
 8106180:	4652      	mov	r2, sl
 8106182:	465b      	mov	r3, fp
 8106184:	4640      	mov	r0, r8
 8106186:	4649      	mov	r1, r9
 8106188:	f7fa fd96 	bl	8100cb8 <__aeabi_uldivmod>
 810618c:	4602      	mov	r2, r0
 810618e:	460b      	mov	r3, r1
 8106190:	4613      	mov	r3, r2
 8106192:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8106194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106196:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 810619a:	d308      	bcc.n	81061ae <UART_SetConfig+0x79a>
 810619c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810619e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81061a2:	d204      	bcs.n	81061ae <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 81061a4:	697b      	ldr	r3, [r7, #20]
 81061a6:	681b      	ldr	r3, [r3, #0]
 81061a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 81061aa:	60da      	str	r2, [r3, #12]
 81061ac:	e17c      	b.n	81064a8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 81061ae:	2301      	movs	r3, #1
 81061b0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 81061b4:	e178      	b.n	81064a8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81061b6:	697b      	ldr	r3, [r7, #20]
 81061b8:	69db      	ldr	r3, [r3, #28]
 81061ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81061be:	f040 80c5 	bne.w	810634c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 81061c2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 81061c6:	2b20      	cmp	r3, #32
 81061c8:	dc48      	bgt.n	810625c <UART_SetConfig+0x848>
 81061ca:	2b00      	cmp	r3, #0
 81061cc:	db7b      	blt.n	81062c6 <UART_SetConfig+0x8b2>
 81061ce:	2b20      	cmp	r3, #32
 81061d0:	d879      	bhi.n	81062c6 <UART_SetConfig+0x8b2>
 81061d2:	a201      	add	r2, pc, #4	@ (adr r2, 81061d8 <UART_SetConfig+0x7c4>)
 81061d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81061d8:	08106263 	.word	0x08106263
 81061dc:	0810626b 	.word	0x0810626b
 81061e0:	081062c7 	.word	0x081062c7
 81061e4:	081062c7 	.word	0x081062c7
 81061e8:	08106273 	.word	0x08106273
 81061ec:	081062c7 	.word	0x081062c7
 81061f0:	081062c7 	.word	0x081062c7
 81061f4:	081062c7 	.word	0x081062c7
 81061f8:	08106283 	.word	0x08106283
 81061fc:	081062c7 	.word	0x081062c7
 8106200:	081062c7 	.word	0x081062c7
 8106204:	081062c7 	.word	0x081062c7
 8106208:	081062c7 	.word	0x081062c7
 810620c:	081062c7 	.word	0x081062c7
 8106210:	081062c7 	.word	0x081062c7
 8106214:	081062c7 	.word	0x081062c7
 8106218:	08106293 	.word	0x08106293
 810621c:	081062c7 	.word	0x081062c7
 8106220:	081062c7 	.word	0x081062c7
 8106224:	081062c7 	.word	0x081062c7
 8106228:	081062c7 	.word	0x081062c7
 810622c:	081062c7 	.word	0x081062c7
 8106230:	081062c7 	.word	0x081062c7
 8106234:	081062c7 	.word	0x081062c7
 8106238:	081062c7 	.word	0x081062c7
 810623c:	081062c7 	.word	0x081062c7
 8106240:	081062c7 	.word	0x081062c7
 8106244:	081062c7 	.word	0x081062c7
 8106248:	081062c7 	.word	0x081062c7
 810624c:	081062c7 	.word	0x081062c7
 8106250:	081062c7 	.word	0x081062c7
 8106254:	081062c7 	.word	0x081062c7
 8106258:	081062b9 	.word	0x081062b9
 810625c:	2b40      	cmp	r3, #64	@ 0x40
 810625e:	d02e      	beq.n	81062be <UART_SetConfig+0x8aa>
 8106260:	e031      	b.n	81062c6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8106262:	f7fc fd55 	bl	8102d10 <HAL_RCC_GetPCLK1Freq>
 8106266:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8106268:	e033      	b.n	81062d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810626a:	f7fc fd67 	bl	8102d3c <HAL_RCC_GetPCLK2Freq>
 810626e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8106270:	e02f      	b.n	81062d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106272:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8106276:	4618      	mov	r0, r3
 8106278:	f7fd ffd8 	bl	810422c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810627c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810627e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106280:	e027      	b.n	81062d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106282:	f107 0318 	add.w	r3, r7, #24
 8106286:	4618      	mov	r0, r3
 8106288:	f7fe f924 	bl	81044d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810628c:	69fb      	ldr	r3, [r7, #28]
 810628e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106290:	e01f      	b.n	81062d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106292:	4b2d      	ldr	r3, [pc, #180]	@ (8106348 <UART_SetConfig+0x934>)
 8106294:	681b      	ldr	r3, [r3, #0]
 8106296:	f003 0320 	and.w	r3, r3, #32
 810629a:	2b00      	cmp	r3, #0
 810629c:	d009      	beq.n	81062b2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810629e:	4b2a      	ldr	r3, [pc, #168]	@ (8106348 <UART_SetConfig+0x934>)
 81062a0:	681b      	ldr	r3, [r3, #0]
 81062a2:	08db      	lsrs	r3, r3, #3
 81062a4:	f003 0303 	and.w	r3, r3, #3
 81062a8:	4a24      	ldr	r2, [pc, #144]	@ (810633c <UART_SetConfig+0x928>)
 81062aa:	fa22 f303 	lsr.w	r3, r2, r3
 81062ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81062b0:	e00f      	b.n	81062d2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 81062b2:	4b22      	ldr	r3, [pc, #136]	@ (810633c <UART_SetConfig+0x928>)
 81062b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81062b6:	e00c      	b.n	81062d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81062b8:	4b21      	ldr	r3, [pc, #132]	@ (8106340 <UART_SetConfig+0x92c>)
 81062ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81062bc:	e009      	b.n	81062d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81062be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 81062c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81062c4:	e005      	b.n	81062d2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 81062c6:	2300      	movs	r3, #0
 81062c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 81062ca:	2301      	movs	r3, #1
 81062cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 81062d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 81062d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81062d4:	2b00      	cmp	r3, #0
 81062d6:	f000 80e7 	beq.w	81064a8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81062da:	697b      	ldr	r3, [r7, #20]
 81062dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81062de:	4a19      	ldr	r2, [pc, #100]	@ (8106344 <UART_SetConfig+0x930>)
 81062e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81062e4:	461a      	mov	r2, r3
 81062e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81062e8:	fbb3 f3f2 	udiv	r3, r3, r2
 81062ec:	005a      	lsls	r2, r3, #1
 81062ee:	697b      	ldr	r3, [r7, #20]
 81062f0:	685b      	ldr	r3, [r3, #4]
 81062f2:	085b      	lsrs	r3, r3, #1
 81062f4:	441a      	add	r2, r3
 81062f6:	697b      	ldr	r3, [r7, #20]
 81062f8:	685b      	ldr	r3, [r3, #4]
 81062fa:	fbb2 f3f3 	udiv	r3, r2, r3
 81062fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8106300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106302:	2b0f      	cmp	r3, #15
 8106304:	d916      	bls.n	8106334 <UART_SetConfig+0x920>
 8106306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106308:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810630c:	d212      	bcs.n	8106334 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 810630e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106310:	b29b      	uxth	r3, r3
 8106312:	f023 030f 	bic.w	r3, r3, #15
 8106316:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8106318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810631a:	085b      	lsrs	r3, r3, #1
 810631c:	b29b      	uxth	r3, r3
 810631e:	f003 0307 	and.w	r3, r3, #7
 8106322:	b29a      	uxth	r2, r3
 8106324:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8106326:	4313      	orrs	r3, r2
 8106328:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 810632a:	697b      	ldr	r3, [r7, #20]
 810632c:	681b      	ldr	r3, [r3, #0]
 810632e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8106330:	60da      	str	r2, [r3, #12]
 8106332:	e0b9      	b.n	81064a8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8106334:	2301      	movs	r3, #1
 8106336:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 810633a:	e0b5      	b.n	81064a8 <UART_SetConfig+0xa94>
 810633c:	03d09000 	.word	0x03d09000
 8106340:	003d0900 	.word	0x003d0900
 8106344:	0810db08 	.word	0x0810db08
 8106348:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 810634c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8106350:	2b20      	cmp	r3, #32
 8106352:	dc49      	bgt.n	81063e8 <UART_SetConfig+0x9d4>
 8106354:	2b00      	cmp	r3, #0
 8106356:	db7c      	blt.n	8106452 <UART_SetConfig+0xa3e>
 8106358:	2b20      	cmp	r3, #32
 810635a:	d87a      	bhi.n	8106452 <UART_SetConfig+0xa3e>
 810635c:	a201      	add	r2, pc, #4	@ (adr r2, 8106364 <UART_SetConfig+0x950>)
 810635e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106362:	bf00      	nop
 8106364:	081063ef 	.word	0x081063ef
 8106368:	081063f7 	.word	0x081063f7
 810636c:	08106453 	.word	0x08106453
 8106370:	08106453 	.word	0x08106453
 8106374:	081063ff 	.word	0x081063ff
 8106378:	08106453 	.word	0x08106453
 810637c:	08106453 	.word	0x08106453
 8106380:	08106453 	.word	0x08106453
 8106384:	0810640f 	.word	0x0810640f
 8106388:	08106453 	.word	0x08106453
 810638c:	08106453 	.word	0x08106453
 8106390:	08106453 	.word	0x08106453
 8106394:	08106453 	.word	0x08106453
 8106398:	08106453 	.word	0x08106453
 810639c:	08106453 	.word	0x08106453
 81063a0:	08106453 	.word	0x08106453
 81063a4:	0810641f 	.word	0x0810641f
 81063a8:	08106453 	.word	0x08106453
 81063ac:	08106453 	.word	0x08106453
 81063b0:	08106453 	.word	0x08106453
 81063b4:	08106453 	.word	0x08106453
 81063b8:	08106453 	.word	0x08106453
 81063bc:	08106453 	.word	0x08106453
 81063c0:	08106453 	.word	0x08106453
 81063c4:	08106453 	.word	0x08106453
 81063c8:	08106453 	.word	0x08106453
 81063cc:	08106453 	.word	0x08106453
 81063d0:	08106453 	.word	0x08106453
 81063d4:	08106453 	.word	0x08106453
 81063d8:	08106453 	.word	0x08106453
 81063dc:	08106453 	.word	0x08106453
 81063e0:	08106453 	.word	0x08106453
 81063e4:	08106445 	.word	0x08106445
 81063e8:	2b40      	cmp	r3, #64	@ 0x40
 81063ea:	d02e      	beq.n	810644a <UART_SetConfig+0xa36>
 81063ec:	e031      	b.n	8106452 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 81063ee:	f7fc fc8f 	bl	8102d10 <HAL_RCC_GetPCLK1Freq>
 81063f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81063f4:	e033      	b.n	810645e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 81063f6:	f7fc fca1 	bl	8102d3c <HAL_RCC_GetPCLK2Freq>
 81063fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81063fc:	e02f      	b.n	810645e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81063fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8106402:	4618      	mov	r0, r3
 8106404:	f7fd ff12 	bl	810422c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810640a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810640c:	e027      	b.n	810645e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810640e:	f107 0318 	add.w	r3, r7, #24
 8106412:	4618      	mov	r0, r3
 8106414:	f7fe f85e 	bl	81044d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106418:	69fb      	ldr	r3, [r7, #28]
 810641a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810641c:	e01f      	b.n	810645e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810641e:	4b2d      	ldr	r3, [pc, #180]	@ (81064d4 <UART_SetConfig+0xac0>)
 8106420:	681b      	ldr	r3, [r3, #0]
 8106422:	f003 0320 	and.w	r3, r3, #32
 8106426:	2b00      	cmp	r3, #0
 8106428:	d009      	beq.n	810643e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810642a:	4b2a      	ldr	r3, [pc, #168]	@ (81064d4 <UART_SetConfig+0xac0>)
 810642c:	681b      	ldr	r3, [r3, #0]
 810642e:	08db      	lsrs	r3, r3, #3
 8106430:	f003 0303 	and.w	r3, r3, #3
 8106434:	4a28      	ldr	r2, [pc, #160]	@ (81064d8 <UART_SetConfig+0xac4>)
 8106436:	fa22 f303 	lsr.w	r3, r2, r3
 810643a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810643c:	e00f      	b.n	810645e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 810643e:	4b26      	ldr	r3, [pc, #152]	@ (81064d8 <UART_SetConfig+0xac4>)
 8106440:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106442:	e00c      	b.n	810645e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8106444:	4b25      	ldr	r3, [pc, #148]	@ (81064dc <UART_SetConfig+0xac8>)
 8106446:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106448:	e009      	b.n	810645e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810644a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 810644e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106450:	e005      	b.n	810645e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8106452:	2300      	movs	r3, #0
 8106454:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8106456:	2301      	movs	r3, #1
 8106458:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 810645c:	bf00      	nop
    }

    if (pclk != 0U)
 810645e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8106460:	2b00      	cmp	r3, #0
 8106462:	d021      	beq.n	81064a8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106464:	697b      	ldr	r3, [r7, #20]
 8106466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106468:	4a1d      	ldr	r2, [pc, #116]	@ (81064e0 <UART_SetConfig+0xacc>)
 810646a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810646e:	461a      	mov	r2, r3
 8106470:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8106472:	fbb3 f2f2 	udiv	r2, r3, r2
 8106476:	697b      	ldr	r3, [r7, #20]
 8106478:	685b      	ldr	r3, [r3, #4]
 810647a:	085b      	lsrs	r3, r3, #1
 810647c:	441a      	add	r2, r3
 810647e:	697b      	ldr	r3, [r7, #20]
 8106480:	685b      	ldr	r3, [r3, #4]
 8106482:	fbb2 f3f3 	udiv	r3, r2, r3
 8106486:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8106488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810648a:	2b0f      	cmp	r3, #15
 810648c:	d909      	bls.n	81064a2 <UART_SetConfig+0xa8e>
 810648e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106490:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8106494:	d205      	bcs.n	81064a2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8106496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106498:	b29a      	uxth	r2, r3
 810649a:	697b      	ldr	r3, [r7, #20]
 810649c:	681b      	ldr	r3, [r3, #0]
 810649e:	60da      	str	r2, [r3, #12]
 81064a0:	e002      	b.n	81064a8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 81064a2:	2301      	movs	r3, #1
 81064a4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 81064a8:	697b      	ldr	r3, [r7, #20]
 81064aa:	2201      	movs	r2, #1
 81064ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 81064b0:	697b      	ldr	r3, [r7, #20]
 81064b2:	2201      	movs	r2, #1
 81064b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 81064b8:	697b      	ldr	r3, [r7, #20]
 81064ba:	2200      	movs	r2, #0
 81064bc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 81064be:	697b      	ldr	r3, [r7, #20]
 81064c0:	2200      	movs	r2, #0
 81064c2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 81064c4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 81064c8:	4618      	mov	r0, r3
 81064ca:	3748      	adds	r7, #72	@ 0x48
 81064cc:	46bd      	mov	sp, r7
 81064ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 81064d2:	bf00      	nop
 81064d4:	58024400 	.word	0x58024400
 81064d8:	03d09000 	.word	0x03d09000
 81064dc:	003d0900 	.word	0x003d0900
 81064e0:	0810db08 	.word	0x0810db08

081064e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 81064e4:	b480      	push	{r7}
 81064e6:	b083      	sub	sp, #12
 81064e8:	af00      	add	r7, sp, #0
 81064ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 81064ec:	687b      	ldr	r3, [r7, #4]
 81064ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81064f0:	f003 0308 	and.w	r3, r3, #8
 81064f4:	2b00      	cmp	r3, #0
 81064f6:	d00a      	beq.n	810650e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 81064f8:	687b      	ldr	r3, [r7, #4]
 81064fa:	681b      	ldr	r3, [r3, #0]
 81064fc:	685b      	ldr	r3, [r3, #4]
 81064fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8106502:	687b      	ldr	r3, [r7, #4]
 8106504:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8106506:	687b      	ldr	r3, [r7, #4]
 8106508:	681b      	ldr	r3, [r3, #0]
 810650a:	430a      	orrs	r2, r1
 810650c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 810650e:	687b      	ldr	r3, [r7, #4]
 8106510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106512:	f003 0301 	and.w	r3, r3, #1
 8106516:	2b00      	cmp	r3, #0
 8106518:	d00a      	beq.n	8106530 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 810651a:	687b      	ldr	r3, [r7, #4]
 810651c:	681b      	ldr	r3, [r3, #0]
 810651e:	685b      	ldr	r3, [r3, #4]
 8106520:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8106524:	687b      	ldr	r3, [r7, #4]
 8106526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8106528:	687b      	ldr	r3, [r7, #4]
 810652a:	681b      	ldr	r3, [r3, #0]
 810652c:	430a      	orrs	r2, r1
 810652e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8106530:	687b      	ldr	r3, [r7, #4]
 8106532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106534:	f003 0302 	and.w	r3, r3, #2
 8106538:	2b00      	cmp	r3, #0
 810653a:	d00a      	beq.n	8106552 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 810653c:	687b      	ldr	r3, [r7, #4]
 810653e:	681b      	ldr	r3, [r3, #0]
 8106540:	685b      	ldr	r3, [r3, #4]
 8106542:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8106546:	687b      	ldr	r3, [r7, #4]
 8106548:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 810654a:	687b      	ldr	r3, [r7, #4]
 810654c:	681b      	ldr	r3, [r3, #0]
 810654e:	430a      	orrs	r2, r1
 8106550:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8106552:	687b      	ldr	r3, [r7, #4]
 8106554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106556:	f003 0304 	and.w	r3, r3, #4
 810655a:	2b00      	cmp	r3, #0
 810655c:	d00a      	beq.n	8106574 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 810655e:	687b      	ldr	r3, [r7, #4]
 8106560:	681b      	ldr	r3, [r3, #0]
 8106562:	685b      	ldr	r3, [r3, #4]
 8106564:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8106568:	687b      	ldr	r3, [r7, #4]
 810656a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 810656c:	687b      	ldr	r3, [r7, #4]
 810656e:	681b      	ldr	r3, [r3, #0]
 8106570:	430a      	orrs	r2, r1
 8106572:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8106574:	687b      	ldr	r3, [r7, #4]
 8106576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106578:	f003 0310 	and.w	r3, r3, #16
 810657c:	2b00      	cmp	r3, #0
 810657e:	d00a      	beq.n	8106596 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8106580:	687b      	ldr	r3, [r7, #4]
 8106582:	681b      	ldr	r3, [r3, #0]
 8106584:	689b      	ldr	r3, [r3, #8]
 8106586:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 810658a:	687b      	ldr	r3, [r7, #4]
 810658c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 810658e:	687b      	ldr	r3, [r7, #4]
 8106590:	681b      	ldr	r3, [r3, #0]
 8106592:	430a      	orrs	r2, r1
 8106594:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8106596:	687b      	ldr	r3, [r7, #4]
 8106598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810659a:	f003 0320 	and.w	r3, r3, #32
 810659e:	2b00      	cmp	r3, #0
 81065a0:	d00a      	beq.n	81065b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 81065a2:	687b      	ldr	r3, [r7, #4]
 81065a4:	681b      	ldr	r3, [r3, #0]
 81065a6:	689b      	ldr	r3, [r3, #8]
 81065a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 81065ac:	687b      	ldr	r3, [r7, #4]
 81065ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 81065b0:	687b      	ldr	r3, [r7, #4]
 81065b2:	681b      	ldr	r3, [r3, #0]
 81065b4:	430a      	orrs	r2, r1
 81065b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 81065b8:	687b      	ldr	r3, [r7, #4]
 81065ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81065bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 81065c0:	2b00      	cmp	r3, #0
 81065c2:	d01a      	beq.n	81065fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 81065c4:	687b      	ldr	r3, [r7, #4]
 81065c6:	681b      	ldr	r3, [r3, #0]
 81065c8:	685b      	ldr	r3, [r3, #4]
 81065ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 81065ce:	687b      	ldr	r3, [r7, #4]
 81065d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 81065d2:	687b      	ldr	r3, [r7, #4]
 81065d4:	681b      	ldr	r3, [r3, #0]
 81065d6:	430a      	orrs	r2, r1
 81065d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 81065da:	687b      	ldr	r3, [r7, #4]
 81065dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81065de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81065e2:	d10a      	bne.n	81065fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 81065e4:	687b      	ldr	r3, [r7, #4]
 81065e6:	681b      	ldr	r3, [r3, #0]
 81065e8:	685b      	ldr	r3, [r3, #4]
 81065ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 81065ee:	687b      	ldr	r3, [r7, #4]
 81065f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 81065f2:	687b      	ldr	r3, [r7, #4]
 81065f4:	681b      	ldr	r3, [r3, #0]
 81065f6:	430a      	orrs	r2, r1
 81065f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 81065fa:	687b      	ldr	r3, [r7, #4]
 81065fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81065fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8106602:	2b00      	cmp	r3, #0
 8106604:	d00a      	beq.n	810661c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8106606:	687b      	ldr	r3, [r7, #4]
 8106608:	681b      	ldr	r3, [r3, #0]
 810660a:	685b      	ldr	r3, [r3, #4]
 810660c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8106610:	687b      	ldr	r3, [r7, #4]
 8106612:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8106614:	687b      	ldr	r3, [r7, #4]
 8106616:	681b      	ldr	r3, [r3, #0]
 8106618:	430a      	orrs	r2, r1
 810661a:	605a      	str	r2, [r3, #4]
  }
}
 810661c:	bf00      	nop
 810661e:	370c      	adds	r7, #12
 8106620:	46bd      	mov	sp, r7
 8106622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106626:	4770      	bx	lr

08106628 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8106628:	b580      	push	{r7, lr}
 810662a:	b098      	sub	sp, #96	@ 0x60
 810662c:	af02      	add	r7, sp, #8
 810662e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8106630:	687b      	ldr	r3, [r7, #4]
 8106632:	2200      	movs	r2, #0
 8106634:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8106638:	f7fb f912 	bl	8101860 <HAL_GetTick>
 810663c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 810663e:	687b      	ldr	r3, [r7, #4]
 8106640:	681b      	ldr	r3, [r3, #0]
 8106642:	681b      	ldr	r3, [r3, #0]
 8106644:	f003 0308 	and.w	r3, r3, #8
 8106648:	2b08      	cmp	r3, #8
 810664a:	d12f      	bne.n	81066ac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810664c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8106650:	9300      	str	r3, [sp, #0]
 8106652:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8106654:	2200      	movs	r2, #0
 8106656:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 810665a:	6878      	ldr	r0, [r7, #4]
 810665c:	f000 f88e 	bl	810677c <UART_WaitOnFlagUntilTimeout>
 8106660:	4603      	mov	r3, r0
 8106662:	2b00      	cmp	r3, #0
 8106664:	d022      	beq.n	81066ac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8106666:	687b      	ldr	r3, [r7, #4]
 8106668:	681b      	ldr	r3, [r3, #0]
 810666a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810666c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810666e:	e853 3f00 	ldrex	r3, [r3]
 8106672:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8106674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106676:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 810667a:	653b      	str	r3, [r7, #80]	@ 0x50
 810667c:	687b      	ldr	r3, [r7, #4]
 810667e:	681b      	ldr	r3, [r3, #0]
 8106680:	461a      	mov	r2, r3
 8106682:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8106684:	647b      	str	r3, [r7, #68]	@ 0x44
 8106686:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106688:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 810668a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 810668c:	e841 2300 	strex	r3, r2, [r1]
 8106690:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8106692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8106694:	2b00      	cmp	r3, #0
 8106696:	d1e6      	bne.n	8106666 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8106698:	687b      	ldr	r3, [r7, #4]
 810669a:	2220      	movs	r2, #32
 810669c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 81066a0:	687b      	ldr	r3, [r7, #4]
 81066a2:	2200      	movs	r2, #0
 81066a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 81066a8:	2303      	movs	r3, #3
 81066aa:	e063      	b.n	8106774 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 81066ac:	687b      	ldr	r3, [r7, #4]
 81066ae:	681b      	ldr	r3, [r3, #0]
 81066b0:	681b      	ldr	r3, [r3, #0]
 81066b2:	f003 0304 	and.w	r3, r3, #4
 81066b6:	2b04      	cmp	r3, #4
 81066b8:	d149      	bne.n	810674e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 81066ba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 81066be:	9300      	str	r3, [sp, #0]
 81066c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 81066c2:	2200      	movs	r2, #0
 81066c4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 81066c8:	6878      	ldr	r0, [r7, #4]
 81066ca:	f000 f857 	bl	810677c <UART_WaitOnFlagUntilTimeout>
 81066ce:	4603      	mov	r3, r0
 81066d0:	2b00      	cmp	r3, #0
 81066d2:	d03c      	beq.n	810674e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 81066d4:	687b      	ldr	r3, [r7, #4]
 81066d6:	681b      	ldr	r3, [r3, #0]
 81066d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81066da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81066dc:	e853 3f00 	ldrex	r3, [r3]
 81066e0:	623b      	str	r3, [r7, #32]
   return(result);
 81066e2:	6a3b      	ldr	r3, [r7, #32]
 81066e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 81066e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 81066ea:	687b      	ldr	r3, [r7, #4]
 81066ec:	681b      	ldr	r3, [r3, #0]
 81066ee:	461a      	mov	r2, r3
 81066f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 81066f2:	633b      	str	r3, [r7, #48]	@ 0x30
 81066f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81066f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 81066f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 81066fa:	e841 2300 	strex	r3, r2, [r1]
 81066fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8106700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106702:	2b00      	cmp	r3, #0
 8106704:	d1e6      	bne.n	81066d4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8106706:	687b      	ldr	r3, [r7, #4]
 8106708:	681b      	ldr	r3, [r3, #0]
 810670a:	3308      	adds	r3, #8
 810670c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810670e:	693b      	ldr	r3, [r7, #16]
 8106710:	e853 3f00 	ldrex	r3, [r3]
 8106714:	60fb      	str	r3, [r7, #12]
   return(result);
 8106716:	68fb      	ldr	r3, [r7, #12]
 8106718:	f023 0301 	bic.w	r3, r3, #1
 810671c:	64bb      	str	r3, [r7, #72]	@ 0x48
 810671e:	687b      	ldr	r3, [r7, #4]
 8106720:	681b      	ldr	r3, [r3, #0]
 8106722:	3308      	adds	r3, #8
 8106724:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8106726:	61fa      	str	r2, [r7, #28]
 8106728:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810672a:	69b9      	ldr	r1, [r7, #24]
 810672c:	69fa      	ldr	r2, [r7, #28]
 810672e:	e841 2300 	strex	r3, r2, [r1]
 8106732:	617b      	str	r3, [r7, #20]
   return(result);
 8106734:	697b      	ldr	r3, [r7, #20]
 8106736:	2b00      	cmp	r3, #0
 8106738:	d1e5      	bne.n	8106706 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 810673a:	687b      	ldr	r3, [r7, #4]
 810673c:	2220      	movs	r2, #32
 810673e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8106742:	687b      	ldr	r3, [r7, #4]
 8106744:	2200      	movs	r2, #0
 8106746:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 810674a:	2303      	movs	r3, #3
 810674c:	e012      	b.n	8106774 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 810674e:	687b      	ldr	r3, [r7, #4]
 8106750:	2220      	movs	r2, #32
 8106752:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8106756:	687b      	ldr	r3, [r7, #4]
 8106758:	2220      	movs	r2, #32
 810675a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810675e:	687b      	ldr	r3, [r7, #4]
 8106760:	2200      	movs	r2, #0
 8106762:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8106764:	687b      	ldr	r3, [r7, #4]
 8106766:	2200      	movs	r2, #0
 8106768:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 810676a:	687b      	ldr	r3, [r7, #4]
 810676c:	2200      	movs	r2, #0
 810676e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8106772:	2300      	movs	r3, #0
}
 8106774:	4618      	mov	r0, r3
 8106776:	3758      	adds	r7, #88	@ 0x58
 8106778:	46bd      	mov	sp, r7
 810677a:	bd80      	pop	{r7, pc}

0810677c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 810677c:	b580      	push	{r7, lr}
 810677e:	b084      	sub	sp, #16
 8106780:	af00      	add	r7, sp, #0
 8106782:	60f8      	str	r0, [r7, #12]
 8106784:	60b9      	str	r1, [r7, #8]
 8106786:	603b      	str	r3, [r7, #0]
 8106788:	4613      	mov	r3, r2
 810678a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810678c:	e04f      	b.n	810682e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810678e:	69bb      	ldr	r3, [r7, #24]
 8106790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106794:	d04b      	beq.n	810682e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8106796:	f7fb f863 	bl	8101860 <HAL_GetTick>
 810679a:	4602      	mov	r2, r0
 810679c:	683b      	ldr	r3, [r7, #0]
 810679e:	1ad3      	subs	r3, r2, r3
 81067a0:	69ba      	ldr	r2, [r7, #24]
 81067a2:	429a      	cmp	r2, r3
 81067a4:	d302      	bcc.n	81067ac <UART_WaitOnFlagUntilTimeout+0x30>
 81067a6:	69bb      	ldr	r3, [r7, #24]
 81067a8:	2b00      	cmp	r3, #0
 81067aa:	d101      	bne.n	81067b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 81067ac:	2303      	movs	r3, #3
 81067ae:	e04e      	b.n	810684e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 81067b0:	68fb      	ldr	r3, [r7, #12]
 81067b2:	681b      	ldr	r3, [r3, #0]
 81067b4:	681b      	ldr	r3, [r3, #0]
 81067b6:	f003 0304 	and.w	r3, r3, #4
 81067ba:	2b00      	cmp	r3, #0
 81067bc:	d037      	beq.n	810682e <UART_WaitOnFlagUntilTimeout+0xb2>
 81067be:	68bb      	ldr	r3, [r7, #8]
 81067c0:	2b80      	cmp	r3, #128	@ 0x80
 81067c2:	d034      	beq.n	810682e <UART_WaitOnFlagUntilTimeout+0xb2>
 81067c4:	68bb      	ldr	r3, [r7, #8]
 81067c6:	2b40      	cmp	r3, #64	@ 0x40
 81067c8:	d031      	beq.n	810682e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 81067ca:	68fb      	ldr	r3, [r7, #12]
 81067cc:	681b      	ldr	r3, [r3, #0]
 81067ce:	69db      	ldr	r3, [r3, #28]
 81067d0:	f003 0308 	and.w	r3, r3, #8
 81067d4:	2b08      	cmp	r3, #8
 81067d6:	d110      	bne.n	81067fa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 81067d8:	68fb      	ldr	r3, [r7, #12]
 81067da:	681b      	ldr	r3, [r3, #0]
 81067dc:	2208      	movs	r2, #8
 81067de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 81067e0:	68f8      	ldr	r0, [r7, #12]
 81067e2:	f000 f95b 	bl	8106a9c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 81067e6:	68fb      	ldr	r3, [r7, #12]
 81067e8:	2208      	movs	r2, #8
 81067ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 81067ee:	68fb      	ldr	r3, [r7, #12]
 81067f0:	2200      	movs	r2, #0
 81067f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 81067f6:	2301      	movs	r3, #1
 81067f8:	e029      	b.n	810684e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 81067fa:	68fb      	ldr	r3, [r7, #12]
 81067fc:	681b      	ldr	r3, [r3, #0]
 81067fe:	69db      	ldr	r3, [r3, #28]
 8106800:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8106804:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8106808:	d111      	bne.n	810682e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 810680a:	68fb      	ldr	r3, [r7, #12]
 810680c:	681b      	ldr	r3, [r3, #0]
 810680e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8106812:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8106814:	68f8      	ldr	r0, [r7, #12]
 8106816:	f000 f941 	bl	8106a9c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 810681a:	68fb      	ldr	r3, [r7, #12]
 810681c:	2220      	movs	r2, #32
 810681e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8106822:	68fb      	ldr	r3, [r7, #12]
 8106824:	2200      	movs	r2, #0
 8106826:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 810682a:	2303      	movs	r3, #3
 810682c:	e00f      	b.n	810684e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810682e:	68fb      	ldr	r3, [r7, #12]
 8106830:	681b      	ldr	r3, [r3, #0]
 8106832:	69da      	ldr	r2, [r3, #28]
 8106834:	68bb      	ldr	r3, [r7, #8]
 8106836:	4013      	ands	r3, r2
 8106838:	68ba      	ldr	r2, [r7, #8]
 810683a:	429a      	cmp	r2, r3
 810683c:	bf0c      	ite	eq
 810683e:	2301      	moveq	r3, #1
 8106840:	2300      	movne	r3, #0
 8106842:	b2db      	uxtb	r3, r3
 8106844:	461a      	mov	r2, r3
 8106846:	79fb      	ldrb	r3, [r7, #7]
 8106848:	429a      	cmp	r2, r3
 810684a:	d0a0      	beq.n	810678e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 810684c:	2300      	movs	r3, #0
}
 810684e:	4618      	mov	r0, r3
 8106850:	3710      	adds	r7, #16
 8106852:	46bd      	mov	sp, r7
 8106854:	bd80      	pop	{r7, pc}
	...

08106858 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8106858:	b480      	push	{r7}
 810685a:	b0a3      	sub	sp, #140	@ 0x8c
 810685c:	af00      	add	r7, sp, #0
 810685e:	60f8      	str	r0, [r7, #12]
 8106860:	60b9      	str	r1, [r7, #8]
 8106862:	4613      	mov	r3, r2
 8106864:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8106866:	68fb      	ldr	r3, [r7, #12]
 8106868:	68ba      	ldr	r2, [r7, #8]
 810686a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 810686c:	68fb      	ldr	r3, [r7, #12]
 810686e:	88fa      	ldrh	r2, [r7, #6]
 8106870:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8106874:	68fb      	ldr	r3, [r7, #12]
 8106876:	88fa      	ldrh	r2, [r7, #6]
 8106878:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 810687c:	68fb      	ldr	r3, [r7, #12]
 810687e:	2200      	movs	r2, #0
 8106880:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8106882:	68fb      	ldr	r3, [r7, #12]
 8106884:	689b      	ldr	r3, [r3, #8]
 8106886:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810688a:	d10e      	bne.n	81068aa <UART_Start_Receive_IT+0x52>
 810688c:	68fb      	ldr	r3, [r7, #12]
 810688e:	691b      	ldr	r3, [r3, #16]
 8106890:	2b00      	cmp	r3, #0
 8106892:	d105      	bne.n	81068a0 <UART_Start_Receive_IT+0x48>
 8106894:	68fb      	ldr	r3, [r7, #12]
 8106896:	f240 12ff 	movw	r2, #511	@ 0x1ff
 810689a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 810689e:	e02d      	b.n	81068fc <UART_Start_Receive_IT+0xa4>
 81068a0:	68fb      	ldr	r3, [r7, #12]
 81068a2:	22ff      	movs	r2, #255	@ 0xff
 81068a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 81068a8:	e028      	b.n	81068fc <UART_Start_Receive_IT+0xa4>
 81068aa:	68fb      	ldr	r3, [r7, #12]
 81068ac:	689b      	ldr	r3, [r3, #8]
 81068ae:	2b00      	cmp	r3, #0
 81068b0:	d10d      	bne.n	81068ce <UART_Start_Receive_IT+0x76>
 81068b2:	68fb      	ldr	r3, [r7, #12]
 81068b4:	691b      	ldr	r3, [r3, #16]
 81068b6:	2b00      	cmp	r3, #0
 81068b8:	d104      	bne.n	81068c4 <UART_Start_Receive_IT+0x6c>
 81068ba:	68fb      	ldr	r3, [r7, #12]
 81068bc:	22ff      	movs	r2, #255	@ 0xff
 81068be:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 81068c2:	e01b      	b.n	81068fc <UART_Start_Receive_IT+0xa4>
 81068c4:	68fb      	ldr	r3, [r7, #12]
 81068c6:	227f      	movs	r2, #127	@ 0x7f
 81068c8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 81068cc:	e016      	b.n	81068fc <UART_Start_Receive_IT+0xa4>
 81068ce:	68fb      	ldr	r3, [r7, #12]
 81068d0:	689b      	ldr	r3, [r3, #8]
 81068d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81068d6:	d10d      	bne.n	81068f4 <UART_Start_Receive_IT+0x9c>
 81068d8:	68fb      	ldr	r3, [r7, #12]
 81068da:	691b      	ldr	r3, [r3, #16]
 81068dc:	2b00      	cmp	r3, #0
 81068de:	d104      	bne.n	81068ea <UART_Start_Receive_IT+0x92>
 81068e0:	68fb      	ldr	r3, [r7, #12]
 81068e2:	227f      	movs	r2, #127	@ 0x7f
 81068e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 81068e8:	e008      	b.n	81068fc <UART_Start_Receive_IT+0xa4>
 81068ea:	68fb      	ldr	r3, [r7, #12]
 81068ec:	223f      	movs	r2, #63	@ 0x3f
 81068ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 81068f2:	e003      	b.n	81068fc <UART_Start_Receive_IT+0xa4>
 81068f4:	68fb      	ldr	r3, [r7, #12]
 81068f6:	2200      	movs	r2, #0
 81068f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 81068fc:	68fb      	ldr	r3, [r7, #12]
 81068fe:	2200      	movs	r2, #0
 8106900:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8106904:	68fb      	ldr	r3, [r7, #12]
 8106906:	2222      	movs	r2, #34	@ 0x22
 8106908:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 810690c:	68fb      	ldr	r3, [r7, #12]
 810690e:	681b      	ldr	r3, [r3, #0]
 8106910:	3308      	adds	r3, #8
 8106912:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106914:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8106916:	e853 3f00 	ldrex	r3, [r3]
 810691a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 810691c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 810691e:	f043 0301 	orr.w	r3, r3, #1
 8106922:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8106926:	68fb      	ldr	r3, [r7, #12]
 8106928:	681b      	ldr	r3, [r3, #0]
 810692a:	3308      	adds	r3, #8
 810692c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8106930:	673a      	str	r2, [r7, #112]	@ 0x70
 8106932:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106934:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8106936:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8106938:	e841 2300 	strex	r3, r2, [r1]
 810693c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 810693e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8106940:	2b00      	cmp	r3, #0
 8106942:	d1e3      	bne.n	810690c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8106944:	68fb      	ldr	r3, [r7, #12]
 8106946:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8106948:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810694c:	d14f      	bne.n	81069ee <UART_Start_Receive_IT+0x196>
 810694e:	68fb      	ldr	r3, [r7, #12]
 8106950:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8106954:	88fa      	ldrh	r2, [r7, #6]
 8106956:	429a      	cmp	r2, r3
 8106958:	d349      	bcc.n	81069ee <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 810695a:	68fb      	ldr	r3, [r7, #12]
 810695c:	689b      	ldr	r3, [r3, #8]
 810695e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8106962:	d107      	bne.n	8106974 <UART_Start_Receive_IT+0x11c>
 8106964:	68fb      	ldr	r3, [r7, #12]
 8106966:	691b      	ldr	r3, [r3, #16]
 8106968:	2b00      	cmp	r3, #0
 810696a:	d103      	bne.n	8106974 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 810696c:	68fb      	ldr	r3, [r7, #12]
 810696e:	4a47      	ldr	r2, [pc, #284]	@ (8106a8c <UART_Start_Receive_IT+0x234>)
 8106970:	675a      	str	r2, [r3, #116]	@ 0x74
 8106972:	e002      	b.n	810697a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8106974:	68fb      	ldr	r3, [r7, #12]
 8106976:	4a46      	ldr	r2, [pc, #280]	@ (8106a90 <UART_Start_Receive_IT+0x238>)
 8106978:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 810697a:	68fb      	ldr	r3, [r7, #12]
 810697c:	691b      	ldr	r3, [r3, #16]
 810697e:	2b00      	cmp	r3, #0
 8106980:	d01a      	beq.n	81069b8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8106982:	68fb      	ldr	r3, [r7, #12]
 8106984:	681b      	ldr	r3, [r3, #0]
 8106986:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106988:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 810698a:	e853 3f00 	ldrex	r3, [r3]
 810698e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8106990:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8106992:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8106996:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 810699a:	68fb      	ldr	r3, [r7, #12]
 810699c:	681b      	ldr	r3, [r3, #0]
 810699e:	461a      	mov	r2, r3
 81069a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 81069a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 81069a6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81069a8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 81069aa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 81069ac:	e841 2300 	strex	r3, r2, [r1]
 81069b0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 81069b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 81069b4:	2b00      	cmp	r3, #0
 81069b6:	d1e4      	bne.n	8106982 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 81069b8:	68fb      	ldr	r3, [r7, #12]
 81069ba:	681b      	ldr	r3, [r3, #0]
 81069bc:	3308      	adds	r3, #8
 81069be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81069c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81069c2:	e853 3f00 	ldrex	r3, [r3]
 81069c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 81069c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81069ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 81069ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 81069d0:	68fb      	ldr	r3, [r7, #12]
 81069d2:	681b      	ldr	r3, [r3, #0]
 81069d4:	3308      	adds	r3, #8
 81069d6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 81069d8:	64ba      	str	r2, [r7, #72]	@ 0x48
 81069da:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81069dc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 81069de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 81069e0:	e841 2300 	strex	r3, r2, [r1]
 81069e4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 81069e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 81069e8:	2b00      	cmp	r3, #0
 81069ea:	d1e5      	bne.n	81069b8 <UART_Start_Receive_IT+0x160>
 81069ec:	e046      	b.n	8106a7c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 81069ee:	68fb      	ldr	r3, [r7, #12]
 81069f0:	689b      	ldr	r3, [r3, #8]
 81069f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81069f6:	d107      	bne.n	8106a08 <UART_Start_Receive_IT+0x1b0>
 81069f8:	68fb      	ldr	r3, [r7, #12]
 81069fa:	691b      	ldr	r3, [r3, #16]
 81069fc:	2b00      	cmp	r3, #0
 81069fe:	d103      	bne.n	8106a08 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8106a00:	68fb      	ldr	r3, [r7, #12]
 8106a02:	4a24      	ldr	r2, [pc, #144]	@ (8106a94 <UART_Start_Receive_IT+0x23c>)
 8106a04:	675a      	str	r2, [r3, #116]	@ 0x74
 8106a06:	e002      	b.n	8106a0e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8106a08:	68fb      	ldr	r3, [r7, #12]
 8106a0a:	4a23      	ldr	r2, [pc, #140]	@ (8106a98 <UART_Start_Receive_IT+0x240>)
 8106a0c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8106a0e:	68fb      	ldr	r3, [r7, #12]
 8106a10:	691b      	ldr	r3, [r3, #16]
 8106a12:	2b00      	cmp	r3, #0
 8106a14:	d019      	beq.n	8106a4a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8106a16:	68fb      	ldr	r3, [r7, #12]
 8106a18:	681b      	ldr	r3, [r3, #0]
 8106a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106a1e:	e853 3f00 	ldrex	r3, [r3]
 8106a22:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8106a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8106a26:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8106a2a:	677b      	str	r3, [r7, #116]	@ 0x74
 8106a2c:	68fb      	ldr	r3, [r7, #12]
 8106a2e:	681b      	ldr	r3, [r3, #0]
 8106a30:	461a      	mov	r2, r3
 8106a32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8106a34:	637b      	str	r3, [r7, #52]	@ 0x34
 8106a36:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106a38:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8106a3a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8106a3c:	e841 2300 	strex	r3, r2, [r1]
 8106a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8106a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8106a44:	2b00      	cmp	r3, #0
 8106a46:	d1e6      	bne.n	8106a16 <UART_Start_Receive_IT+0x1be>
 8106a48:	e018      	b.n	8106a7c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8106a4a:	68fb      	ldr	r3, [r7, #12]
 8106a4c:	681b      	ldr	r3, [r3, #0]
 8106a4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106a50:	697b      	ldr	r3, [r7, #20]
 8106a52:	e853 3f00 	ldrex	r3, [r3]
 8106a56:	613b      	str	r3, [r7, #16]
   return(result);
 8106a58:	693b      	ldr	r3, [r7, #16]
 8106a5a:	f043 0320 	orr.w	r3, r3, #32
 8106a5e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8106a60:	68fb      	ldr	r3, [r7, #12]
 8106a62:	681b      	ldr	r3, [r3, #0]
 8106a64:	461a      	mov	r2, r3
 8106a66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8106a68:	623b      	str	r3, [r7, #32]
 8106a6a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106a6c:	69f9      	ldr	r1, [r7, #28]
 8106a6e:	6a3a      	ldr	r2, [r7, #32]
 8106a70:	e841 2300 	strex	r3, r2, [r1]
 8106a74:	61bb      	str	r3, [r7, #24]
   return(result);
 8106a76:	69bb      	ldr	r3, [r7, #24]
 8106a78:	2b00      	cmp	r3, #0
 8106a7a:	d1e6      	bne.n	8106a4a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8106a7c:	2300      	movs	r3, #0
}
 8106a7e:	4618      	mov	r0, r3
 8106a80:	378c      	adds	r7, #140	@ 0x8c
 8106a82:	46bd      	mov	sp, r7
 8106a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106a88:	4770      	bx	lr
 8106a8a:	bf00      	nop
 8106a8c:	081072b9 	.word	0x081072b9
 8106a90:	08106f55 	.word	0x08106f55
 8106a94:	08106d9d 	.word	0x08106d9d
 8106a98:	08106be5 	.word	0x08106be5

08106a9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8106a9c:	b480      	push	{r7}
 8106a9e:	b095      	sub	sp, #84	@ 0x54
 8106aa0:	af00      	add	r7, sp, #0
 8106aa2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8106aa4:	687b      	ldr	r3, [r7, #4]
 8106aa6:	681b      	ldr	r3, [r3, #0]
 8106aa8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106aaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106aac:	e853 3f00 	ldrex	r3, [r3]
 8106ab0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8106ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106ab4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8106ab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8106aba:	687b      	ldr	r3, [r7, #4]
 8106abc:	681b      	ldr	r3, [r3, #0]
 8106abe:	461a      	mov	r2, r3
 8106ac0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8106ac2:	643b      	str	r3, [r7, #64]	@ 0x40
 8106ac4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106ac6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8106ac8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8106aca:	e841 2300 	strex	r3, r2, [r1]
 8106ace:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8106ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106ad2:	2b00      	cmp	r3, #0
 8106ad4:	d1e6      	bne.n	8106aa4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8106ad6:	687b      	ldr	r3, [r7, #4]
 8106ad8:	681b      	ldr	r3, [r3, #0]
 8106ada:	3308      	adds	r3, #8
 8106adc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106ade:	6a3b      	ldr	r3, [r7, #32]
 8106ae0:	e853 3f00 	ldrex	r3, [r3]
 8106ae4:	61fb      	str	r3, [r7, #28]
   return(result);
 8106ae6:	69fb      	ldr	r3, [r7, #28]
 8106ae8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8106aec:	f023 0301 	bic.w	r3, r3, #1
 8106af0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8106af2:	687b      	ldr	r3, [r7, #4]
 8106af4:	681b      	ldr	r3, [r3, #0]
 8106af6:	3308      	adds	r3, #8
 8106af8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8106afa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8106afc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106afe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8106b00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8106b02:	e841 2300 	strex	r3, r2, [r1]
 8106b06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8106b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8106b0a:	2b00      	cmp	r3, #0
 8106b0c:	d1e3      	bne.n	8106ad6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8106b0e:	687b      	ldr	r3, [r7, #4]
 8106b10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8106b12:	2b01      	cmp	r3, #1
 8106b14:	d118      	bne.n	8106b48 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8106b16:	687b      	ldr	r3, [r7, #4]
 8106b18:	681b      	ldr	r3, [r3, #0]
 8106b1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106b1c:	68fb      	ldr	r3, [r7, #12]
 8106b1e:	e853 3f00 	ldrex	r3, [r3]
 8106b22:	60bb      	str	r3, [r7, #8]
   return(result);
 8106b24:	68bb      	ldr	r3, [r7, #8]
 8106b26:	f023 0310 	bic.w	r3, r3, #16
 8106b2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8106b2c:	687b      	ldr	r3, [r7, #4]
 8106b2e:	681b      	ldr	r3, [r3, #0]
 8106b30:	461a      	mov	r2, r3
 8106b32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8106b34:	61bb      	str	r3, [r7, #24]
 8106b36:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106b38:	6979      	ldr	r1, [r7, #20]
 8106b3a:	69ba      	ldr	r2, [r7, #24]
 8106b3c:	e841 2300 	strex	r3, r2, [r1]
 8106b40:	613b      	str	r3, [r7, #16]
   return(result);
 8106b42:	693b      	ldr	r3, [r7, #16]
 8106b44:	2b00      	cmp	r3, #0
 8106b46:	d1e6      	bne.n	8106b16 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8106b48:	687b      	ldr	r3, [r7, #4]
 8106b4a:	2220      	movs	r2, #32
 8106b4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8106b50:	687b      	ldr	r3, [r7, #4]
 8106b52:	2200      	movs	r2, #0
 8106b54:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8106b56:	687b      	ldr	r3, [r7, #4]
 8106b58:	2200      	movs	r2, #0
 8106b5a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8106b5c:	bf00      	nop
 8106b5e:	3754      	adds	r7, #84	@ 0x54
 8106b60:	46bd      	mov	sp, r7
 8106b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106b66:	4770      	bx	lr

08106b68 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8106b68:	b580      	push	{r7, lr}
 8106b6a:	b084      	sub	sp, #16
 8106b6c:	af00      	add	r7, sp, #0
 8106b6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8106b70:	687b      	ldr	r3, [r7, #4]
 8106b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106b74:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8106b76:	68fb      	ldr	r3, [r7, #12]
 8106b78:	2200      	movs	r2, #0
 8106b7a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8106b7e:	68f8      	ldr	r0, [r7, #12]
 8106b80:	f7fe ff32 	bl	81059e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8106b84:	bf00      	nop
 8106b86:	3710      	adds	r7, #16
 8106b88:	46bd      	mov	sp, r7
 8106b8a:	bd80      	pop	{r7, pc}

08106b8c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8106b8c:	b580      	push	{r7, lr}
 8106b8e:	b088      	sub	sp, #32
 8106b90:	af00      	add	r7, sp, #0
 8106b92:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8106b94:	687b      	ldr	r3, [r7, #4]
 8106b96:	681b      	ldr	r3, [r3, #0]
 8106b98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106b9a:	68fb      	ldr	r3, [r7, #12]
 8106b9c:	e853 3f00 	ldrex	r3, [r3]
 8106ba0:	60bb      	str	r3, [r7, #8]
   return(result);
 8106ba2:	68bb      	ldr	r3, [r7, #8]
 8106ba4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8106ba8:	61fb      	str	r3, [r7, #28]
 8106baa:	687b      	ldr	r3, [r7, #4]
 8106bac:	681b      	ldr	r3, [r3, #0]
 8106bae:	461a      	mov	r2, r3
 8106bb0:	69fb      	ldr	r3, [r7, #28]
 8106bb2:	61bb      	str	r3, [r7, #24]
 8106bb4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106bb6:	6979      	ldr	r1, [r7, #20]
 8106bb8:	69ba      	ldr	r2, [r7, #24]
 8106bba:	e841 2300 	strex	r3, r2, [r1]
 8106bbe:	613b      	str	r3, [r7, #16]
   return(result);
 8106bc0:	693b      	ldr	r3, [r7, #16]
 8106bc2:	2b00      	cmp	r3, #0
 8106bc4:	d1e6      	bne.n	8106b94 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8106bc6:	687b      	ldr	r3, [r7, #4]
 8106bc8:	2220      	movs	r2, #32
 8106bca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8106bce:	687b      	ldr	r3, [r7, #4]
 8106bd0:	2200      	movs	r2, #0
 8106bd2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8106bd4:	6878      	ldr	r0, [r7, #4]
 8106bd6:	f7fe fefd 	bl	81059d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8106bda:	bf00      	nop
 8106bdc:	3720      	adds	r7, #32
 8106bde:	46bd      	mov	sp, r7
 8106be0:	bd80      	pop	{r7, pc}
	...

08106be4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8106be4:	b580      	push	{r7, lr}
 8106be6:	b09c      	sub	sp, #112	@ 0x70
 8106be8:	af00      	add	r7, sp, #0
 8106bea:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8106bec:	687b      	ldr	r3, [r7, #4]
 8106bee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8106bf2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8106bf6:	687b      	ldr	r3, [r7, #4]
 8106bf8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8106bfc:	2b22      	cmp	r3, #34	@ 0x22
 8106bfe:	f040 80be 	bne.w	8106d7e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8106c02:	687b      	ldr	r3, [r7, #4]
 8106c04:	681b      	ldr	r3, [r3, #0]
 8106c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106c08:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8106c0c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8106c10:	b2d9      	uxtb	r1, r3
 8106c12:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8106c16:	b2da      	uxtb	r2, r3
 8106c18:	687b      	ldr	r3, [r7, #4]
 8106c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8106c1c:	400a      	ands	r2, r1
 8106c1e:	b2d2      	uxtb	r2, r2
 8106c20:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8106c22:	687b      	ldr	r3, [r7, #4]
 8106c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8106c26:	1c5a      	adds	r2, r3, #1
 8106c28:	687b      	ldr	r3, [r7, #4]
 8106c2a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8106c2c:	687b      	ldr	r3, [r7, #4]
 8106c2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8106c32:	b29b      	uxth	r3, r3
 8106c34:	3b01      	subs	r3, #1
 8106c36:	b29a      	uxth	r2, r3
 8106c38:	687b      	ldr	r3, [r7, #4]
 8106c3a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8106c3e:	687b      	ldr	r3, [r7, #4]
 8106c40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8106c44:	b29b      	uxth	r3, r3
 8106c46:	2b00      	cmp	r3, #0
 8106c48:	f040 80a1 	bne.w	8106d8e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8106c4c:	687b      	ldr	r3, [r7, #4]
 8106c4e:	681b      	ldr	r3, [r3, #0]
 8106c50:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106c52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8106c54:	e853 3f00 	ldrex	r3, [r3]
 8106c58:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8106c5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8106c5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8106c60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8106c62:	687b      	ldr	r3, [r7, #4]
 8106c64:	681b      	ldr	r3, [r3, #0]
 8106c66:	461a      	mov	r2, r3
 8106c68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8106c6a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8106c6c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106c6e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8106c70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8106c72:	e841 2300 	strex	r3, r2, [r1]
 8106c76:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8106c78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8106c7a:	2b00      	cmp	r3, #0
 8106c7c:	d1e6      	bne.n	8106c4c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8106c7e:	687b      	ldr	r3, [r7, #4]
 8106c80:	681b      	ldr	r3, [r3, #0]
 8106c82:	3308      	adds	r3, #8
 8106c84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106c88:	e853 3f00 	ldrex	r3, [r3]
 8106c8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8106c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106c90:	f023 0301 	bic.w	r3, r3, #1
 8106c94:	667b      	str	r3, [r7, #100]	@ 0x64
 8106c96:	687b      	ldr	r3, [r7, #4]
 8106c98:	681b      	ldr	r3, [r3, #0]
 8106c9a:	3308      	adds	r3, #8
 8106c9c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8106c9e:	647a      	str	r2, [r7, #68]	@ 0x44
 8106ca0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106ca2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8106ca4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8106ca6:	e841 2300 	strex	r3, r2, [r1]
 8106caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8106cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8106cae:	2b00      	cmp	r3, #0
 8106cb0:	d1e5      	bne.n	8106c7e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8106cb2:	687b      	ldr	r3, [r7, #4]
 8106cb4:	2220      	movs	r2, #32
 8106cb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8106cba:	687b      	ldr	r3, [r7, #4]
 8106cbc:	2200      	movs	r2, #0
 8106cbe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8106cc0:	687b      	ldr	r3, [r7, #4]
 8106cc2:	2200      	movs	r2, #0
 8106cc4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8106cc6:	687b      	ldr	r3, [r7, #4]
 8106cc8:	681b      	ldr	r3, [r3, #0]
 8106cca:	4a33      	ldr	r2, [pc, #204]	@ (8106d98 <UART_RxISR_8BIT+0x1b4>)
 8106ccc:	4293      	cmp	r3, r2
 8106cce:	d01f      	beq.n	8106d10 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8106cd0:	687b      	ldr	r3, [r7, #4]
 8106cd2:	681b      	ldr	r3, [r3, #0]
 8106cd4:	685b      	ldr	r3, [r3, #4]
 8106cd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8106cda:	2b00      	cmp	r3, #0
 8106cdc:	d018      	beq.n	8106d10 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8106cde:	687b      	ldr	r3, [r7, #4]
 8106ce0:	681b      	ldr	r3, [r3, #0]
 8106ce2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8106ce6:	e853 3f00 	ldrex	r3, [r3]
 8106cea:	623b      	str	r3, [r7, #32]
   return(result);
 8106cec:	6a3b      	ldr	r3, [r7, #32]
 8106cee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8106cf2:	663b      	str	r3, [r7, #96]	@ 0x60
 8106cf4:	687b      	ldr	r3, [r7, #4]
 8106cf6:	681b      	ldr	r3, [r3, #0]
 8106cf8:	461a      	mov	r2, r3
 8106cfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8106cfc:	633b      	str	r3, [r7, #48]	@ 0x30
 8106cfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106d00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8106d02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8106d04:	e841 2300 	strex	r3, r2, [r1]
 8106d08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8106d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106d0c:	2b00      	cmp	r3, #0
 8106d0e:	d1e6      	bne.n	8106cde <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8106d10:	687b      	ldr	r3, [r7, #4]
 8106d12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8106d14:	2b01      	cmp	r3, #1
 8106d16:	d12e      	bne.n	8106d76 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8106d18:	687b      	ldr	r3, [r7, #4]
 8106d1a:	2200      	movs	r2, #0
 8106d1c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8106d1e:	687b      	ldr	r3, [r7, #4]
 8106d20:	681b      	ldr	r3, [r3, #0]
 8106d22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106d24:	693b      	ldr	r3, [r7, #16]
 8106d26:	e853 3f00 	ldrex	r3, [r3]
 8106d2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8106d2c:	68fb      	ldr	r3, [r7, #12]
 8106d2e:	f023 0310 	bic.w	r3, r3, #16
 8106d32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8106d34:	687b      	ldr	r3, [r7, #4]
 8106d36:	681b      	ldr	r3, [r3, #0]
 8106d38:	461a      	mov	r2, r3
 8106d3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8106d3c:	61fb      	str	r3, [r7, #28]
 8106d3e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106d40:	69b9      	ldr	r1, [r7, #24]
 8106d42:	69fa      	ldr	r2, [r7, #28]
 8106d44:	e841 2300 	strex	r3, r2, [r1]
 8106d48:	617b      	str	r3, [r7, #20]
   return(result);
 8106d4a:	697b      	ldr	r3, [r7, #20]
 8106d4c:	2b00      	cmp	r3, #0
 8106d4e:	d1e6      	bne.n	8106d1e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8106d50:	687b      	ldr	r3, [r7, #4]
 8106d52:	681b      	ldr	r3, [r3, #0]
 8106d54:	69db      	ldr	r3, [r3, #28]
 8106d56:	f003 0310 	and.w	r3, r3, #16
 8106d5a:	2b10      	cmp	r3, #16
 8106d5c:	d103      	bne.n	8106d66 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8106d5e:	687b      	ldr	r3, [r7, #4]
 8106d60:	681b      	ldr	r3, [r3, #0]
 8106d62:	2210      	movs	r2, #16
 8106d64:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8106d66:	687b      	ldr	r3, [r7, #4]
 8106d68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8106d6c:	4619      	mov	r1, r3
 8106d6e:	6878      	ldr	r0, [r7, #4]
 8106d70:	f7fe fe44 	bl	81059fc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8106d74:	e00b      	b.n	8106d8e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8106d76:	6878      	ldr	r0, [r7, #4]
 8106d78:	f7fa fa5c 	bl	8101234 <HAL_UART_RxCpltCallback>
}
 8106d7c:	e007      	b.n	8106d8e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8106d7e:	687b      	ldr	r3, [r7, #4]
 8106d80:	681b      	ldr	r3, [r3, #0]
 8106d82:	699a      	ldr	r2, [r3, #24]
 8106d84:	687b      	ldr	r3, [r7, #4]
 8106d86:	681b      	ldr	r3, [r3, #0]
 8106d88:	f042 0208 	orr.w	r2, r2, #8
 8106d8c:	619a      	str	r2, [r3, #24]
}
 8106d8e:	bf00      	nop
 8106d90:	3770      	adds	r7, #112	@ 0x70
 8106d92:	46bd      	mov	sp, r7
 8106d94:	bd80      	pop	{r7, pc}
 8106d96:	bf00      	nop
 8106d98:	58000c00 	.word	0x58000c00

08106d9c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8106d9c:	b580      	push	{r7, lr}
 8106d9e:	b09c      	sub	sp, #112	@ 0x70
 8106da0:	af00      	add	r7, sp, #0
 8106da2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8106da4:	687b      	ldr	r3, [r7, #4]
 8106da6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8106daa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8106dae:	687b      	ldr	r3, [r7, #4]
 8106db0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8106db4:	2b22      	cmp	r3, #34	@ 0x22
 8106db6:	f040 80be 	bne.w	8106f36 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8106dba:	687b      	ldr	r3, [r7, #4]
 8106dbc:	681b      	ldr	r3, [r3, #0]
 8106dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106dc0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8106dc4:	687b      	ldr	r3, [r7, #4]
 8106dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8106dc8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8106dca:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8106dce:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8106dd2:	4013      	ands	r3, r2
 8106dd4:	b29a      	uxth	r2, r3
 8106dd6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8106dd8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8106dda:	687b      	ldr	r3, [r7, #4]
 8106ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8106dde:	1c9a      	adds	r2, r3, #2
 8106de0:	687b      	ldr	r3, [r7, #4]
 8106de2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8106de4:	687b      	ldr	r3, [r7, #4]
 8106de6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8106dea:	b29b      	uxth	r3, r3
 8106dec:	3b01      	subs	r3, #1
 8106dee:	b29a      	uxth	r2, r3
 8106df0:	687b      	ldr	r3, [r7, #4]
 8106df2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8106df6:	687b      	ldr	r3, [r7, #4]
 8106df8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8106dfc:	b29b      	uxth	r3, r3
 8106dfe:	2b00      	cmp	r3, #0
 8106e00:	f040 80a1 	bne.w	8106f46 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8106e04:	687b      	ldr	r3, [r7, #4]
 8106e06:	681b      	ldr	r3, [r3, #0]
 8106e08:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106e0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8106e0c:	e853 3f00 	ldrex	r3, [r3]
 8106e10:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8106e12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8106e14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8106e18:	667b      	str	r3, [r7, #100]	@ 0x64
 8106e1a:	687b      	ldr	r3, [r7, #4]
 8106e1c:	681b      	ldr	r3, [r3, #0]
 8106e1e:	461a      	mov	r2, r3
 8106e20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8106e22:	657b      	str	r3, [r7, #84]	@ 0x54
 8106e24:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106e26:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8106e28:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8106e2a:	e841 2300 	strex	r3, r2, [r1]
 8106e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8106e30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8106e32:	2b00      	cmp	r3, #0
 8106e34:	d1e6      	bne.n	8106e04 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8106e36:	687b      	ldr	r3, [r7, #4]
 8106e38:	681b      	ldr	r3, [r3, #0]
 8106e3a:	3308      	adds	r3, #8
 8106e3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106e3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106e40:	e853 3f00 	ldrex	r3, [r3]
 8106e44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8106e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106e48:	f023 0301 	bic.w	r3, r3, #1
 8106e4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8106e4e:	687b      	ldr	r3, [r7, #4]
 8106e50:	681b      	ldr	r3, [r3, #0]
 8106e52:	3308      	adds	r3, #8
 8106e54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8106e56:	643a      	str	r2, [r7, #64]	@ 0x40
 8106e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106e5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8106e5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8106e5e:	e841 2300 	strex	r3, r2, [r1]
 8106e62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8106e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106e66:	2b00      	cmp	r3, #0
 8106e68:	d1e5      	bne.n	8106e36 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8106e6a:	687b      	ldr	r3, [r7, #4]
 8106e6c:	2220      	movs	r2, #32
 8106e6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8106e72:	687b      	ldr	r3, [r7, #4]
 8106e74:	2200      	movs	r2, #0
 8106e76:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8106e78:	687b      	ldr	r3, [r7, #4]
 8106e7a:	2200      	movs	r2, #0
 8106e7c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8106e7e:	687b      	ldr	r3, [r7, #4]
 8106e80:	681b      	ldr	r3, [r3, #0]
 8106e82:	4a33      	ldr	r2, [pc, #204]	@ (8106f50 <UART_RxISR_16BIT+0x1b4>)
 8106e84:	4293      	cmp	r3, r2
 8106e86:	d01f      	beq.n	8106ec8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8106e88:	687b      	ldr	r3, [r7, #4]
 8106e8a:	681b      	ldr	r3, [r3, #0]
 8106e8c:	685b      	ldr	r3, [r3, #4]
 8106e8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8106e92:	2b00      	cmp	r3, #0
 8106e94:	d018      	beq.n	8106ec8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8106e96:	687b      	ldr	r3, [r7, #4]
 8106e98:	681b      	ldr	r3, [r3, #0]
 8106e9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106e9c:	6a3b      	ldr	r3, [r7, #32]
 8106e9e:	e853 3f00 	ldrex	r3, [r3]
 8106ea2:	61fb      	str	r3, [r7, #28]
   return(result);
 8106ea4:	69fb      	ldr	r3, [r7, #28]
 8106ea6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8106eaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8106eac:	687b      	ldr	r3, [r7, #4]
 8106eae:	681b      	ldr	r3, [r3, #0]
 8106eb0:	461a      	mov	r2, r3
 8106eb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8106eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8106eb6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106eb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8106eba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8106ebc:	e841 2300 	strex	r3, r2, [r1]
 8106ec0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8106ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8106ec4:	2b00      	cmp	r3, #0
 8106ec6:	d1e6      	bne.n	8106e96 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8106ec8:	687b      	ldr	r3, [r7, #4]
 8106eca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8106ecc:	2b01      	cmp	r3, #1
 8106ece:	d12e      	bne.n	8106f2e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8106ed0:	687b      	ldr	r3, [r7, #4]
 8106ed2:	2200      	movs	r2, #0
 8106ed4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8106ed6:	687b      	ldr	r3, [r7, #4]
 8106ed8:	681b      	ldr	r3, [r3, #0]
 8106eda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106edc:	68fb      	ldr	r3, [r7, #12]
 8106ede:	e853 3f00 	ldrex	r3, [r3]
 8106ee2:	60bb      	str	r3, [r7, #8]
   return(result);
 8106ee4:	68bb      	ldr	r3, [r7, #8]
 8106ee6:	f023 0310 	bic.w	r3, r3, #16
 8106eea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8106eec:	687b      	ldr	r3, [r7, #4]
 8106eee:	681b      	ldr	r3, [r3, #0]
 8106ef0:	461a      	mov	r2, r3
 8106ef2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8106ef4:	61bb      	str	r3, [r7, #24]
 8106ef6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106ef8:	6979      	ldr	r1, [r7, #20]
 8106efa:	69ba      	ldr	r2, [r7, #24]
 8106efc:	e841 2300 	strex	r3, r2, [r1]
 8106f00:	613b      	str	r3, [r7, #16]
   return(result);
 8106f02:	693b      	ldr	r3, [r7, #16]
 8106f04:	2b00      	cmp	r3, #0
 8106f06:	d1e6      	bne.n	8106ed6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8106f08:	687b      	ldr	r3, [r7, #4]
 8106f0a:	681b      	ldr	r3, [r3, #0]
 8106f0c:	69db      	ldr	r3, [r3, #28]
 8106f0e:	f003 0310 	and.w	r3, r3, #16
 8106f12:	2b10      	cmp	r3, #16
 8106f14:	d103      	bne.n	8106f1e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8106f16:	687b      	ldr	r3, [r7, #4]
 8106f18:	681b      	ldr	r3, [r3, #0]
 8106f1a:	2210      	movs	r2, #16
 8106f1c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8106f1e:	687b      	ldr	r3, [r7, #4]
 8106f20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8106f24:	4619      	mov	r1, r3
 8106f26:	6878      	ldr	r0, [r7, #4]
 8106f28:	f7fe fd68 	bl	81059fc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8106f2c:	e00b      	b.n	8106f46 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8106f2e:	6878      	ldr	r0, [r7, #4]
 8106f30:	f7fa f980 	bl	8101234 <HAL_UART_RxCpltCallback>
}
 8106f34:	e007      	b.n	8106f46 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8106f36:	687b      	ldr	r3, [r7, #4]
 8106f38:	681b      	ldr	r3, [r3, #0]
 8106f3a:	699a      	ldr	r2, [r3, #24]
 8106f3c:	687b      	ldr	r3, [r7, #4]
 8106f3e:	681b      	ldr	r3, [r3, #0]
 8106f40:	f042 0208 	orr.w	r2, r2, #8
 8106f44:	619a      	str	r2, [r3, #24]
}
 8106f46:	bf00      	nop
 8106f48:	3770      	adds	r7, #112	@ 0x70
 8106f4a:	46bd      	mov	sp, r7
 8106f4c:	bd80      	pop	{r7, pc}
 8106f4e:	bf00      	nop
 8106f50:	58000c00 	.word	0x58000c00

08106f54 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8106f54:	b580      	push	{r7, lr}
 8106f56:	b0ac      	sub	sp, #176	@ 0xb0
 8106f58:	af00      	add	r7, sp, #0
 8106f5a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8106f5c:	687b      	ldr	r3, [r7, #4]
 8106f5e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8106f62:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8106f66:	687b      	ldr	r3, [r7, #4]
 8106f68:	681b      	ldr	r3, [r3, #0]
 8106f6a:	69db      	ldr	r3, [r3, #28]
 8106f6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8106f70:	687b      	ldr	r3, [r7, #4]
 8106f72:	681b      	ldr	r3, [r3, #0]
 8106f74:	681b      	ldr	r3, [r3, #0]
 8106f76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8106f7a:	687b      	ldr	r3, [r7, #4]
 8106f7c:	681b      	ldr	r3, [r3, #0]
 8106f7e:	689b      	ldr	r3, [r3, #8]
 8106f80:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8106f84:	687b      	ldr	r3, [r7, #4]
 8106f86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8106f8a:	2b22      	cmp	r3, #34	@ 0x22
 8106f8c:	f040 8183 	bne.w	8107296 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8106f90:	687b      	ldr	r3, [r7, #4]
 8106f92:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8106f96:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8106f9a:	e126      	b.n	81071ea <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8106f9c:	687b      	ldr	r3, [r7, #4]
 8106f9e:	681b      	ldr	r3, [r3, #0]
 8106fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106fa2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8106fa6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8106faa:	b2d9      	uxtb	r1, r3
 8106fac:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8106fb0:	b2da      	uxtb	r2, r3
 8106fb2:	687b      	ldr	r3, [r7, #4]
 8106fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8106fb6:	400a      	ands	r2, r1
 8106fb8:	b2d2      	uxtb	r2, r2
 8106fba:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8106fbc:	687b      	ldr	r3, [r7, #4]
 8106fbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8106fc0:	1c5a      	adds	r2, r3, #1
 8106fc2:	687b      	ldr	r3, [r7, #4]
 8106fc4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8106fc6:	687b      	ldr	r3, [r7, #4]
 8106fc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8106fcc:	b29b      	uxth	r3, r3
 8106fce:	3b01      	subs	r3, #1
 8106fd0:	b29a      	uxth	r2, r3
 8106fd2:	687b      	ldr	r3, [r7, #4]
 8106fd4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8106fd8:	687b      	ldr	r3, [r7, #4]
 8106fda:	681b      	ldr	r3, [r3, #0]
 8106fdc:	69db      	ldr	r3, [r3, #28]
 8106fde:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8106fe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8106fe6:	f003 0307 	and.w	r3, r3, #7
 8106fea:	2b00      	cmp	r3, #0
 8106fec:	d053      	beq.n	8107096 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8106fee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8106ff2:	f003 0301 	and.w	r3, r3, #1
 8106ff6:	2b00      	cmp	r3, #0
 8106ff8:	d011      	beq.n	810701e <UART_RxISR_8BIT_FIFOEN+0xca>
 8106ffa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8106ffe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8107002:	2b00      	cmp	r3, #0
 8107004:	d00b      	beq.n	810701e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8107006:	687b      	ldr	r3, [r7, #4]
 8107008:	681b      	ldr	r3, [r3, #0]
 810700a:	2201      	movs	r2, #1
 810700c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 810700e:	687b      	ldr	r3, [r7, #4]
 8107010:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8107014:	f043 0201 	orr.w	r2, r3, #1
 8107018:	687b      	ldr	r3, [r7, #4]
 810701a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 810701e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8107022:	f003 0302 	and.w	r3, r3, #2
 8107026:	2b00      	cmp	r3, #0
 8107028:	d011      	beq.n	810704e <UART_RxISR_8BIT_FIFOEN+0xfa>
 810702a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 810702e:	f003 0301 	and.w	r3, r3, #1
 8107032:	2b00      	cmp	r3, #0
 8107034:	d00b      	beq.n	810704e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8107036:	687b      	ldr	r3, [r7, #4]
 8107038:	681b      	ldr	r3, [r3, #0]
 810703a:	2202      	movs	r2, #2
 810703c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 810703e:	687b      	ldr	r3, [r7, #4]
 8107040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8107044:	f043 0204 	orr.w	r2, r3, #4
 8107048:	687b      	ldr	r3, [r7, #4]
 810704a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 810704e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8107052:	f003 0304 	and.w	r3, r3, #4
 8107056:	2b00      	cmp	r3, #0
 8107058:	d011      	beq.n	810707e <UART_RxISR_8BIT_FIFOEN+0x12a>
 810705a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 810705e:	f003 0301 	and.w	r3, r3, #1
 8107062:	2b00      	cmp	r3, #0
 8107064:	d00b      	beq.n	810707e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8107066:	687b      	ldr	r3, [r7, #4]
 8107068:	681b      	ldr	r3, [r3, #0]
 810706a:	2204      	movs	r2, #4
 810706c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 810706e:	687b      	ldr	r3, [r7, #4]
 8107070:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8107074:	f043 0202 	orr.w	r2, r3, #2
 8107078:	687b      	ldr	r3, [r7, #4]
 810707a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 810707e:	687b      	ldr	r3, [r7, #4]
 8107080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8107084:	2b00      	cmp	r3, #0
 8107086:	d006      	beq.n	8107096 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8107088:	6878      	ldr	r0, [r7, #4]
 810708a:	f7fe fcad 	bl	81059e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 810708e:	687b      	ldr	r3, [r7, #4]
 8107090:	2200      	movs	r2, #0
 8107092:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8107096:	687b      	ldr	r3, [r7, #4]
 8107098:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 810709c:	b29b      	uxth	r3, r3
 810709e:	2b00      	cmp	r3, #0
 81070a0:	f040 80a3 	bne.w	81071ea <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 81070a4:	687b      	ldr	r3, [r7, #4]
 81070a6:	681b      	ldr	r3, [r3, #0]
 81070a8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81070aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 81070ac:	e853 3f00 	ldrex	r3, [r3]
 81070b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 81070b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 81070b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 81070b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 81070bc:	687b      	ldr	r3, [r7, #4]
 81070be:	681b      	ldr	r3, [r3, #0]
 81070c0:	461a      	mov	r2, r3
 81070c2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 81070c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 81070c8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81070ca:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 81070cc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 81070ce:	e841 2300 	strex	r3, r2, [r1]
 81070d2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 81070d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 81070d6:	2b00      	cmp	r3, #0
 81070d8:	d1e4      	bne.n	81070a4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 81070da:	687b      	ldr	r3, [r7, #4]
 81070dc:	681b      	ldr	r3, [r3, #0]
 81070de:	3308      	adds	r3, #8
 81070e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81070e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 81070e4:	e853 3f00 	ldrex	r3, [r3]
 81070e8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 81070ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 81070ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 81070f0:	f023 0301 	bic.w	r3, r3, #1
 81070f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 81070f8:	687b      	ldr	r3, [r7, #4]
 81070fa:	681b      	ldr	r3, [r3, #0]
 81070fc:	3308      	adds	r3, #8
 81070fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8107102:	66ba      	str	r2, [r7, #104]	@ 0x68
 8107104:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107106:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8107108:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 810710a:	e841 2300 	strex	r3, r2, [r1]
 810710e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8107110:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8107112:	2b00      	cmp	r3, #0
 8107114:	d1e1      	bne.n	81070da <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8107116:	687b      	ldr	r3, [r7, #4]
 8107118:	2220      	movs	r2, #32
 810711a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 810711e:	687b      	ldr	r3, [r7, #4]
 8107120:	2200      	movs	r2, #0
 8107122:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8107124:	687b      	ldr	r3, [r7, #4]
 8107126:	2200      	movs	r2, #0
 8107128:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 810712a:	687b      	ldr	r3, [r7, #4]
 810712c:	681b      	ldr	r3, [r3, #0]
 810712e:	4a60      	ldr	r2, [pc, #384]	@ (81072b0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8107130:	4293      	cmp	r3, r2
 8107132:	d021      	beq.n	8107178 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8107134:	687b      	ldr	r3, [r7, #4]
 8107136:	681b      	ldr	r3, [r3, #0]
 8107138:	685b      	ldr	r3, [r3, #4]
 810713a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 810713e:	2b00      	cmp	r3, #0
 8107140:	d01a      	beq.n	8107178 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8107142:	687b      	ldr	r3, [r7, #4]
 8107144:	681b      	ldr	r3, [r3, #0]
 8107146:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107148:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 810714a:	e853 3f00 	ldrex	r3, [r3]
 810714e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8107150:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8107152:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8107156:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 810715a:	687b      	ldr	r3, [r7, #4]
 810715c:	681b      	ldr	r3, [r3, #0]
 810715e:	461a      	mov	r2, r3
 8107160:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8107164:	657b      	str	r3, [r7, #84]	@ 0x54
 8107166:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107168:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 810716a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 810716c:	e841 2300 	strex	r3, r2, [r1]
 8107170:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8107172:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8107174:	2b00      	cmp	r3, #0
 8107176:	d1e4      	bne.n	8107142 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8107178:	687b      	ldr	r3, [r7, #4]
 810717a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 810717c:	2b01      	cmp	r3, #1
 810717e:	d130      	bne.n	81071e2 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8107180:	687b      	ldr	r3, [r7, #4]
 8107182:	2200      	movs	r2, #0
 8107184:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8107186:	687b      	ldr	r3, [r7, #4]
 8107188:	681b      	ldr	r3, [r3, #0]
 810718a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810718c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810718e:	e853 3f00 	ldrex	r3, [r3]
 8107192:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8107194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107196:	f023 0310 	bic.w	r3, r3, #16
 810719a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 810719e:	687b      	ldr	r3, [r7, #4]
 81071a0:	681b      	ldr	r3, [r3, #0]
 81071a2:	461a      	mov	r2, r3
 81071a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 81071a8:	643b      	str	r3, [r7, #64]	@ 0x40
 81071aa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81071ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 81071ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 81071b0:	e841 2300 	strex	r3, r2, [r1]
 81071b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 81071b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81071b8:	2b00      	cmp	r3, #0
 81071ba:	d1e4      	bne.n	8107186 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 81071bc:	687b      	ldr	r3, [r7, #4]
 81071be:	681b      	ldr	r3, [r3, #0]
 81071c0:	69db      	ldr	r3, [r3, #28]
 81071c2:	f003 0310 	and.w	r3, r3, #16
 81071c6:	2b10      	cmp	r3, #16
 81071c8:	d103      	bne.n	81071d2 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 81071ca:	687b      	ldr	r3, [r7, #4]
 81071cc:	681b      	ldr	r3, [r3, #0]
 81071ce:	2210      	movs	r2, #16
 81071d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 81071d2:	687b      	ldr	r3, [r7, #4]
 81071d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 81071d8:	4619      	mov	r1, r3
 81071da:	6878      	ldr	r0, [r7, #4]
 81071dc:	f7fe fc0e 	bl	81059fc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 81071e0:	e00e      	b.n	8107200 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 81071e2:	6878      	ldr	r0, [r7, #4]
 81071e4:	f7fa f826 	bl	8101234 <HAL_UART_RxCpltCallback>
        break;
 81071e8:	e00a      	b.n	8107200 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 81071ea:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 81071ee:	2b00      	cmp	r3, #0
 81071f0:	d006      	beq.n	8107200 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 81071f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 81071f6:	f003 0320 	and.w	r3, r3, #32
 81071fa:	2b00      	cmp	r3, #0
 81071fc:	f47f aece 	bne.w	8106f9c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8107200:	687b      	ldr	r3, [r7, #4]
 8107202:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8107206:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 810720a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 810720e:	2b00      	cmp	r3, #0
 8107210:	d049      	beq.n	81072a6 <UART_RxISR_8BIT_FIFOEN+0x352>
 8107212:	687b      	ldr	r3, [r7, #4]
 8107214:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8107218:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 810721c:	429a      	cmp	r2, r3
 810721e:	d242      	bcs.n	81072a6 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8107220:	687b      	ldr	r3, [r7, #4]
 8107222:	681b      	ldr	r3, [r3, #0]
 8107224:	3308      	adds	r3, #8
 8107226:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107228:	6a3b      	ldr	r3, [r7, #32]
 810722a:	e853 3f00 	ldrex	r3, [r3]
 810722e:	61fb      	str	r3, [r7, #28]
   return(result);
 8107230:	69fb      	ldr	r3, [r7, #28]
 8107232:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8107236:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 810723a:	687b      	ldr	r3, [r7, #4]
 810723c:	681b      	ldr	r3, [r3, #0]
 810723e:	3308      	adds	r3, #8
 8107240:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8107244:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8107246:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107248:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 810724a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 810724c:	e841 2300 	strex	r3, r2, [r1]
 8107250:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8107252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8107254:	2b00      	cmp	r3, #0
 8107256:	d1e3      	bne.n	8107220 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8107258:	687b      	ldr	r3, [r7, #4]
 810725a:	4a16      	ldr	r2, [pc, #88]	@ (81072b4 <UART_RxISR_8BIT_FIFOEN+0x360>)
 810725c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 810725e:	687b      	ldr	r3, [r7, #4]
 8107260:	681b      	ldr	r3, [r3, #0]
 8107262:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107264:	68fb      	ldr	r3, [r7, #12]
 8107266:	e853 3f00 	ldrex	r3, [r3]
 810726a:	60bb      	str	r3, [r7, #8]
   return(result);
 810726c:	68bb      	ldr	r3, [r7, #8]
 810726e:	f043 0320 	orr.w	r3, r3, #32
 8107272:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8107276:	687b      	ldr	r3, [r7, #4]
 8107278:	681b      	ldr	r3, [r3, #0]
 810727a:	461a      	mov	r2, r3
 810727c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8107280:	61bb      	str	r3, [r7, #24]
 8107282:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107284:	6979      	ldr	r1, [r7, #20]
 8107286:	69ba      	ldr	r2, [r7, #24]
 8107288:	e841 2300 	strex	r3, r2, [r1]
 810728c:	613b      	str	r3, [r7, #16]
   return(result);
 810728e:	693b      	ldr	r3, [r7, #16]
 8107290:	2b00      	cmp	r3, #0
 8107292:	d1e4      	bne.n	810725e <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8107294:	e007      	b.n	81072a6 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8107296:	687b      	ldr	r3, [r7, #4]
 8107298:	681b      	ldr	r3, [r3, #0]
 810729a:	699a      	ldr	r2, [r3, #24]
 810729c:	687b      	ldr	r3, [r7, #4]
 810729e:	681b      	ldr	r3, [r3, #0]
 81072a0:	f042 0208 	orr.w	r2, r2, #8
 81072a4:	619a      	str	r2, [r3, #24]
}
 81072a6:	bf00      	nop
 81072a8:	37b0      	adds	r7, #176	@ 0xb0
 81072aa:	46bd      	mov	sp, r7
 81072ac:	bd80      	pop	{r7, pc}
 81072ae:	bf00      	nop
 81072b0:	58000c00 	.word	0x58000c00
 81072b4:	08106be5 	.word	0x08106be5

081072b8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 81072b8:	b580      	push	{r7, lr}
 81072ba:	b0ae      	sub	sp, #184	@ 0xb8
 81072bc:	af00      	add	r7, sp, #0
 81072be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 81072c0:	687b      	ldr	r3, [r7, #4]
 81072c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 81072c6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 81072ca:	687b      	ldr	r3, [r7, #4]
 81072cc:	681b      	ldr	r3, [r3, #0]
 81072ce:	69db      	ldr	r3, [r3, #28]
 81072d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 81072d4:	687b      	ldr	r3, [r7, #4]
 81072d6:	681b      	ldr	r3, [r3, #0]
 81072d8:	681b      	ldr	r3, [r3, #0]
 81072da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 81072de:	687b      	ldr	r3, [r7, #4]
 81072e0:	681b      	ldr	r3, [r3, #0]
 81072e2:	689b      	ldr	r3, [r3, #8]
 81072e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 81072e8:	687b      	ldr	r3, [r7, #4]
 81072ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 81072ee:	2b22      	cmp	r3, #34	@ 0x22
 81072f0:	f040 8187 	bne.w	8107602 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 81072f4:	687b      	ldr	r3, [r7, #4]
 81072f6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 81072fa:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 81072fe:	e12a      	b.n	8107556 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8107300:	687b      	ldr	r3, [r7, #4]
 8107302:	681b      	ldr	r3, [r3, #0]
 8107304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8107306:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 810730a:	687b      	ldr	r3, [r7, #4]
 810730c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810730e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8107312:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8107316:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 810731a:	4013      	ands	r3, r2
 810731c:	b29a      	uxth	r2, r3
 810731e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8107322:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8107324:	687b      	ldr	r3, [r7, #4]
 8107326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8107328:	1c9a      	adds	r2, r3, #2
 810732a:	687b      	ldr	r3, [r7, #4]
 810732c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 810732e:	687b      	ldr	r3, [r7, #4]
 8107330:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8107334:	b29b      	uxth	r3, r3
 8107336:	3b01      	subs	r3, #1
 8107338:	b29a      	uxth	r2, r3
 810733a:	687b      	ldr	r3, [r7, #4]
 810733c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8107340:	687b      	ldr	r3, [r7, #4]
 8107342:	681b      	ldr	r3, [r3, #0]
 8107344:	69db      	ldr	r3, [r3, #28]
 8107346:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 810734a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 810734e:	f003 0307 	and.w	r3, r3, #7
 8107352:	2b00      	cmp	r3, #0
 8107354:	d053      	beq.n	81073fe <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8107356:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 810735a:	f003 0301 	and.w	r3, r3, #1
 810735e:	2b00      	cmp	r3, #0
 8107360:	d011      	beq.n	8107386 <UART_RxISR_16BIT_FIFOEN+0xce>
 8107362:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8107366:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810736a:	2b00      	cmp	r3, #0
 810736c:	d00b      	beq.n	8107386 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 810736e:	687b      	ldr	r3, [r7, #4]
 8107370:	681b      	ldr	r3, [r3, #0]
 8107372:	2201      	movs	r2, #1
 8107374:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8107376:	687b      	ldr	r3, [r7, #4]
 8107378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 810737c:	f043 0201 	orr.w	r2, r3, #1
 8107380:	687b      	ldr	r3, [r7, #4]
 8107382:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8107386:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 810738a:	f003 0302 	and.w	r3, r3, #2
 810738e:	2b00      	cmp	r3, #0
 8107390:	d011      	beq.n	81073b6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8107392:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8107396:	f003 0301 	and.w	r3, r3, #1
 810739a:	2b00      	cmp	r3, #0
 810739c:	d00b      	beq.n	81073b6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 810739e:	687b      	ldr	r3, [r7, #4]
 81073a0:	681b      	ldr	r3, [r3, #0]
 81073a2:	2202      	movs	r2, #2
 81073a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 81073a6:	687b      	ldr	r3, [r7, #4]
 81073a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81073ac:	f043 0204 	orr.w	r2, r3, #4
 81073b0:	687b      	ldr	r3, [r7, #4]
 81073b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 81073b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 81073ba:	f003 0304 	and.w	r3, r3, #4
 81073be:	2b00      	cmp	r3, #0
 81073c0:	d011      	beq.n	81073e6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 81073c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 81073c6:	f003 0301 	and.w	r3, r3, #1
 81073ca:	2b00      	cmp	r3, #0
 81073cc:	d00b      	beq.n	81073e6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 81073ce:	687b      	ldr	r3, [r7, #4]
 81073d0:	681b      	ldr	r3, [r3, #0]
 81073d2:	2204      	movs	r2, #4
 81073d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 81073d6:	687b      	ldr	r3, [r7, #4]
 81073d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81073dc:	f043 0202 	orr.w	r2, r3, #2
 81073e0:	687b      	ldr	r3, [r7, #4]
 81073e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 81073e6:	687b      	ldr	r3, [r7, #4]
 81073e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81073ec:	2b00      	cmp	r3, #0
 81073ee:	d006      	beq.n	81073fe <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 81073f0:	6878      	ldr	r0, [r7, #4]
 81073f2:	f7fe faf9 	bl	81059e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 81073f6:	687b      	ldr	r3, [r7, #4]
 81073f8:	2200      	movs	r2, #0
 81073fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 81073fe:	687b      	ldr	r3, [r7, #4]
 8107400:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8107404:	b29b      	uxth	r3, r3
 8107406:	2b00      	cmp	r3, #0
 8107408:	f040 80a5 	bne.w	8107556 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 810740c:	687b      	ldr	r3, [r7, #4]
 810740e:	681b      	ldr	r3, [r3, #0]
 8107410:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107412:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8107414:	e853 3f00 	ldrex	r3, [r3]
 8107418:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 810741a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 810741c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8107420:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8107424:	687b      	ldr	r3, [r7, #4]
 8107426:	681b      	ldr	r3, [r3, #0]
 8107428:	461a      	mov	r2, r3
 810742a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 810742e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8107432:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107434:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8107436:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 810743a:	e841 2300 	strex	r3, r2, [r1]
 810743e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8107440:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8107442:	2b00      	cmp	r3, #0
 8107444:	d1e2      	bne.n	810740c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8107446:	687b      	ldr	r3, [r7, #4]
 8107448:	681b      	ldr	r3, [r3, #0]
 810744a:	3308      	adds	r3, #8
 810744c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810744e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8107450:	e853 3f00 	ldrex	r3, [r3]
 8107454:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8107456:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8107458:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 810745c:	f023 0301 	bic.w	r3, r3, #1
 8107460:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8107464:	687b      	ldr	r3, [r7, #4]
 8107466:	681b      	ldr	r3, [r3, #0]
 8107468:	3308      	adds	r3, #8
 810746a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 810746e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8107470:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107472:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8107474:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8107476:	e841 2300 	strex	r3, r2, [r1]
 810747a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 810747c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 810747e:	2b00      	cmp	r3, #0
 8107480:	d1e1      	bne.n	8107446 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8107482:	687b      	ldr	r3, [r7, #4]
 8107484:	2220      	movs	r2, #32
 8107486:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 810748a:	687b      	ldr	r3, [r7, #4]
 810748c:	2200      	movs	r2, #0
 810748e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8107490:	687b      	ldr	r3, [r7, #4]
 8107492:	2200      	movs	r2, #0
 8107494:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8107496:	687b      	ldr	r3, [r7, #4]
 8107498:	681b      	ldr	r3, [r3, #0]
 810749a:	4a60      	ldr	r2, [pc, #384]	@ (810761c <UART_RxISR_16BIT_FIFOEN+0x364>)
 810749c:	4293      	cmp	r3, r2
 810749e:	d021      	beq.n	81074e4 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 81074a0:	687b      	ldr	r3, [r7, #4]
 81074a2:	681b      	ldr	r3, [r3, #0]
 81074a4:	685b      	ldr	r3, [r3, #4]
 81074a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 81074aa:	2b00      	cmp	r3, #0
 81074ac:	d01a      	beq.n	81074e4 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 81074ae:	687b      	ldr	r3, [r7, #4]
 81074b0:	681b      	ldr	r3, [r3, #0]
 81074b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81074b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 81074b6:	e853 3f00 	ldrex	r3, [r3]
 81074ba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 81074bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 81074be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 81074c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 81074c6:	687b      	ldr	r3, [r7, #4]
 81074c8:	681b      	ldr	r3, [r3, #0]
 81074ca:	461a      	mov	r2, r3
 81074cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 81074d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 81074d2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81074d4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 81074d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 81074d8:	e841 2300 	strex	r3, r2, [r1]
 81074dc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 81074de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 81074e0:	2b00      	cmp	r3, #0
 81074e2:	d1e4      	bne.n	81074ae <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 81074e4:	687b      	ldr	r3, [r7, #4]
 81074e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81074e8:	2b01      	cmp	r3, #1
 81074ea:	d130      	bne.n	810754e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81074ec:	687b      	ldr	r3, [r7, #4]
 81074ee:	2200      	movs	r2, #0
 81074f0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 81074f2:	687b      	ldr	r3, [r7, #4]
 81074f4:	681b      	ldr	r3, [r3, #0]
 81074f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81074f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074fa:	e853 3f00 	ldrex	r3, [r3]
 81074fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8107500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107502:	f023 0310 	bic.w	r3, r3, #16
 8107506:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 810750a:	687b      	ldr	r3, [r7, #4]
 810750c:	681b      	ldr	r3, [r3, #0]
 810750e:	461a      	mov	r2, r3
 8107510:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8107514:	647b      	str	r3, [r7, #68]	@ 0x44
 8107516:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107518:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 810751a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 810751c:	e841 2300 	strex	r3, r2, [r1]
 8107520:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8107522:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8107524:	2b00      	cmp	r3, #0
 8107526:	d1e4      	bne.n	81074f2 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8107528:	687b      	ldr	r3, [r7, #4]
 810752a:	681b      	ldr	r3, [r3, #0]
 810752c:	69db      	ldr	r3, [r3, #28]
 810752e:	f003 0310 	and.w	r3, r3, #16
 8107532:	2b10      	cmp	r3, #16
 8107534:	d103      	bne.n	810753e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8107536:	687b      	ldr	r3, [r7, #4]
 8107538:	681b      	ldr	r3, [r3, #0]
 810753a:	2210      	movs	r2, #16
 810753c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 810753e:	687b      	ldr	r3, [r7, #4]
 8107540:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8107544:	4619      	mov	r1, r3
 8107546:	6878      	ldr	r0, [r7, #4]
 8107548:	f7fe fa58 	bl	81059fc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 810754c:	e00e      	b.n	810756c <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 810754e:	6878      	ldr	r0, [r7, #4]
 8107550:	f7f9 fe70 	bl	8101234 <HAL_UART_RxCpltCallback>
        break;
 8107554:	e00a      	b.n	810756c <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8107556:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 810755a:	2b00      	cmp	r3, #0
 810755c:	d006      	beq.n	810756c <UART_RxISR_16BIT_FIFOEN+0x2b4>
 810755e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8107562:	f003 0320 	and.w	r3, r3, #32
 8107566:	2b00      	cmp	r3, #0
 8107568:	f47f aeca 	bne.w	8107300 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 810756c:	687b      	ldr	r3, [r7, #4]
 810756e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8107572:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8107576:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 810757a:	2b00      	cmp	r3, #0
 810757c:	d049      	beq.n	8107612 <UART_RxISR_16BIT_FIFOEN+0x35a>
 810757e:	687b      	ldr	r3, [r7, #4]
 8107580:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8107584:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8107588:	429a      	cmp	r2, r3
 810758a:	d242      	bcs.n	8107612 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 810758c:	687b      	ldr	r3, [r7, #4]
 810758e:	681b      	ldr	r3, [r3, #0]
 8107590:	3308      	adds	r3, #8
 8107592:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8107596:	e853 3f00 	ldrex	r3, [r3]
 810759a:	623b      	str	r3, [r7, #32]
   return(result);
 810759c:	6a3b      	ldr	r3, [r7, #32]
 810759e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 81075a2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 81075a6:	687b      	ldr	r3, [r7, #4]
 81075a8:	681b      	ldr	r3, [r3, #0]
 81075aa:	3308      	adds	r3, #8
 81075ac:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 81075b0:	633a      	str	r2, [r7, #48]	@ 0x30
 81075b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81075b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 81075b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 81075b8:	e841 2300 	strex	r3, r2, [r1]
 81075bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 81075be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81075c0:	2b00      	cmp	r3, #0
 81075c2:	d1e3      	bne.n	810758c <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 81075c4:	687b      	ldr	r3, [r7, #4]
 81075c6:	4a16      	ldr	r2, [pc, #88]	@ (8107620 <UART_RxISR_16BIT_FIFOEN+0x368>)
 81075c8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 81075ca:	687b      	ldr	r3, [r7, #4]
 81075cc:	681b      	ldr	r3, [r3, #0]
 81075ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81075d0:	693b      	ldr	r3, [r7, #16]
 81075d2:	e853 3f00 	ldrex	r3, [r3]
 81075d6:	60fb      	str	r3, [r7, #12]
   return(result);
 81075d8:	68fb      	ldr	r3, [r7, #12]
 81075da:	f043 0320 	orr.w	r3, r3, #32
 81075de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 81075e2:	687b      	ldr	r3, [r7, #4]
 81075e4:	681b      	ldr	r3, [r3, #0]
 81075e6:	461a      	mov	r2, r3
 81075e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 81075ec:	61fb      	str	r3, [r7, #28]
 81075ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81075f0:	69b9      	ldr	r1, [r7, #24]
 81075f2:	69fa      	ldr	r2, [r7, #28]
 81075f4:	e841 2300 	strex	r3, r2, [r1]
 81075f8:	617b      	str	r3, [r7, #20]
   return(result);
 81075fa:	697b      	ldr	r3, [r7, #20]
 81075fc:	2b00      	cmp	r3, #0
 81075fe:	d1e4      	bne.n	81075ca <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8107600:	e007      	b.n	8107612 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8107602:	687b      	ldr	r3, [r7, #4]
 8107604:	681b      	ldr	r3, [r3, #0]
 8107606:	699a      	ldr	r2, [r3, #24]
 8107608:	687b      	ldr	r3, [r7, #4]
 810760a:	681b      	ldr	r3, [r3, #0]
 810760c:	f042 0208 	orr.w	r2, r2, #8
 8107610:	619a      	str	r2, [r3, #24]
}
 8107612:	bf00      	nop
 8107614:	37b8      	adds	r7, #184	@ 0xb8
 8107616:	46bd      	mov	sp, r7
 8107618:	bd80      	pop	{r7, pc}
 810761a:	bf00      	nop
 810761c:	58000c00 	.word	0x58000c00
 8107620:	08106d9d 	.word	0x08106d9d

08107624 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8107624:	b480      	push	{r7}
 8107626:	b083      	sub	sp, #12
 8107628:	af00      	add	r7, sp, #0
 810762a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 810762c:	bf00      	nop
 810762e:	370c      	adds	r7, #12
 8107630:	46bd      	mov	sp, r7
 8107632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107636:	4770      	bx	lr

08107638 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8107638:	b480      	push	{r7}
 810763a:	b083      	sub	sp, #12
 810763c:	af00      	add	r7, sp, #0
 810763e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8107640:	bf00      	nop
 8107642:	370c      	adds	r7, #12
 8107644:	46bd      	mov	sp, r7
 8107646:	f85d 7b04 	ldr.w	r7, [sp], #4
 810764a:	4770      	bx	lr

0810764c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 810764c:	b480      	push	{r7}
 810764e:	b083      	sub	sp, #12
 8107650:	af00      	add	r7, sp, #0
 8107652:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8107654:	bf00      	nop
 8107656:	370c      	adds	r7, #12
 8107658:	46bd      	mov	sp, r7
 810765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810765e:	4770      	bx	lr

08107660 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8107660:	b480      	push	{r7}
 8107662:	b085      	sub	sp, #20
 8107664:	af00      	add	r7, sp, #0
 8107666:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8107668:	687b      	ldr	r3, [r7, #4]
 810766a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 810766e:	2b01      	cmp	r3, #1
 8107670:	d101      	bne.n	8107676 <HAL_UARTEx_DisableFifoMode+0x16>
 8107672:	2302      	movs	r3, #2
 8107674:	e027      	b.n	81076c6 <HAL_UARTEx_DisableFifoMode+0x66>
 8107676:	687b      	ldr	r3, [r7, #4]
 8107678:	2201      	movs	r2, #1
 810767a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810767e:	687b      	ldr	r3, [r7, #4]
 8107680:	2224      	movs	r2, #36	@ 0x24
 8107682:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8107686:	687b      	ldr	r3, [r7, #4]
 8107688:	681b      	ldr	r3, [r3, #0]
 810768a:	681b      	ldr	r3, [r3, #0]
 810768c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810768e:	687b      	ldr	r3, [r7, #4]
 8107690:	681b      	ldr	r3, [r3, #0]
 8107692:	681a      	ldr	r2, [r3, #0]
 8107694:	687b      	ldr	r3, [r7, #4]
 8107696:	681b      	ldr	r3, [r3, #0]
 8107698:	f022 0201 	bic.w	r2, r2, #1
 810769c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 810769e:	68fb      	ldr	r3, [r7, #12]
 81076a0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 81076a4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 81076a6:	687b      	ldr	r3, [r7, #4]
 81076a8:	2200      	movs	r2, #0
 81076aa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81076ac:	687b      	ldr	r3, [r7, #4]
 81076ae:	681b      	ldr	r3, [r3, #0]
 81076b0:	68fa      	ldr	r2, [r7, #12]
 81076b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81076b4:	687b      	ldr	r3, [r7, #4]
 81076b6:	2220      	movs	r2, #32
 81076b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81076bc:	687b      	ldr	r3, [r7, #4]
 81076be:	2200      	movs	r2, #0
 81076c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 81076c4:	2300      	movs	r3, #0
}
 81076c6:	4618      	mov	r0, r3
 81076c8:	3714      	adds	r7, #20
 81076ca:	46bd      	mov	sp, r7
 81076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81076d0:	4770      	bx	lr

081076d2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 81076d2:	b580      	push	{r7, lr}
 81076d4:	b084      	sub	sp, #16
 81076d6:	af00      	add	r7, sp, #0
 81076d8:	6078      	str	r0, [r7, #4]
 81076da:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 81076dc:	687b      	ldr	r3, [r7, #4]
 81076de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 81076e2:	2b01      	cmp	r3, #1
 81076e4:	d101      	bne.n	81076ea <HAL_UARTEx_SetTxFifoThreshold+0x18>
 81076e6:	2302      	movs	r3, #2
 81076e8:	e02d      	b.n	8107746 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 81076ea:	687b      	ldr	r3, [r7, #4]
 81076ec:	2201      	movs	r2, #1
 81076ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 81076f2:	687b      	ldr	r3, [r7, #4]
 81076f4:	2224      	movs	r2, #36	@ 0x24
 81076f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81076fa:	687b      	ldr	r3, [r7, #4]
 81076fc:	681b      	ldr	r3, [r3, #0]
 81076fe:	681b      	ldr	r3, [r3, #0]
 8107700:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8107702:	687b      	ldr	r3, [r7, #4]
 8107704:	681b      	ldr	r3, [r3, #0]
 8107706:	681a      	ldr	r2, [r3, #0]
 8107708:	687b      	ldr	r3, [r7, #4]
 810770a:	681b      	ldr	r3, [r3, #0]
 810770c:	f022 0201 	bic.w	r2, r2, #1
 8107710:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8107712:	687b      	ldr	r3, [r7, #4]
 8107714:	681b      	ldr	r3, [r3, #0]
 8107716:	689b      	ldr	r3, [r3, #8]
 8107718:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 810771c:	687b      	ldr	r3, [r7, #4]
 810771e:	681b      	ldr	r3, [r3, #0]
 8107720:	683a      	ldr	r2, [r7, #0]
 8107722:	430a      	orrs	r2, r1
 8107724:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8107726:	6878      	ldr	r0, [r7, #4]
 8107728:	f000 f850 	bl	81077cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810772c:	687b      	ldr	r3, [r7, #4]
 810772e:	681b      	ldr	r3, [r3, #0]
 8107730:	68fa      	ldr	r2, [r7, #12]
 8107732:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8107734:	687b      	ldr	r3, [r7, #4]
 8107736:	2220      	movs	r2, #32
 8107738:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810773c:	687b      	ldr	r3, [r7, #4]
 810773e:	2200      	movs	r2, #0
 8107740:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8107744:	2300      	movs	r3, #0
}
 8107746:	4618      	mov	r0, r3
 8107748:	3710      	adds	r7, #16
 810774a:	46bd      	mov	sp, r7
 810774c:	bd80      	pop	{r7, pc}

0810774e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810774e:	b580      	push	{r7, lr}
 8107750:	b084      	sub	sp, #16
 8107752:	af00      	add	r7, sp, #0
 8107754:	6078      	str	r0, [r7, #4]
 8107756:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8107758:	687b      	ldr	r3, [r7, #4]
 810775a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 810775e:	2b01      	cmp	r3, #1
 8107760:	d101      	bne.n	8107766 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8107762:	2302      	movs	r3, #2
 8107764:	e02d      	b.n	81077c2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8107766:	687b      	ldr	r3, [r7, #4]
 8107768:	2201      	movs	r2, #1
 810776a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810776e:	687b      	ldr	r3, [r7, #4]
 8107770:	2224      	movs	r2, #36	@ 0x24
 8107772:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8107776:	687b      	ldr	r3, [r7, #4]
 8107778:	681b      	ldr	r3, [r3, #0]
 810777a:	681b      	ldr	r3, [r3, #0]
 810777c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810777e:	687b      	ldr	r3, [r7, #4]
 8107780:	681b      	ldr	r3, [r3, #0]
 8107782:	681a      	ldr	r2, [r3, #0]
 8107784:	687b      	ldr	r3, [r7, #4]
 8107786:	681b      	ldr	r3, [r3, #0]
 8107788:	f022 0201 	bic.w	r2, r2, #1
 810778c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 810778e:	687b      	ldr	r3, [r7, #4]
 8107790:	681b      	ldr	r3, [r3, #0]
 8107792:	689b      	ldr	r3, [r3, #8]
 8107794:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8107798:	687b      	ldr	r3, [r7, #4]
 810779a:	681b      	ldr	r3, [r3, #0]
 810779c:	683a      	ldr	r2, [r7, #0]
 810779e:	430a      	orrs	r2, r1
 81077a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81077a2:	6878      	ldr	r0, [r7, #4]
 81077a4:	f000 f812 	bl	81077cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81077a8:	687b      	ldr	r3, [r7, #4]
 81077aa:	681b      	ldr	r3, [r3, #0]
 81077ac:	68fa      	ldr	r2, [r7, #12]
 81077ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81077b0:	687b      	ldr	r3, [r7, #4]
 81077b2:	2220      	movs	r2, #32
 81077b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81077b8:	687b      	ldr	r3, [r7, #4]
 81077ba:	2200      	movs	r2, #0
 81077bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 81077c0:	2300      	movs	r3, #0
}
 81077c2:	4618      	mov	r0, r3
 81077c4:	3710      	adds	r7, #16
 81077c6:	46bd      	mov	sp, r7
 81077c8:	bd80      	pop	{r7, pc}
	...

081077cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 81077cc:	b480      	push	{r7}
 81077ce:	b085      	sub	sp, #20
 81077d0:	af00      	add	r7, sp, #0
 81077d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 81077d4:	687b      	ldr	r3, [r7, #4]
 81077d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81077d8:	2b00      	cmp	r3, #0
 81077da:	d108      	bne.n	81077ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 81077dc:	687b      	ldr	r3, [r7, #4]
 81077de:	2201      	movs	r2, #1
 81077e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 81077e4:	687b      	ldr	r3, [r7, #4]
 81077e6:	2201      	movs	r2, #1
 81077e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 81077ec:	e031      	b.n	8107852 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 81077ee:	2310      	movs	r3, #16
 81077f0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 81077f2:	2310      	movs	r3, #16
 81077f4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 81077f6:	687b      	ldr	r3, [r7, #4]
 81077f8:	681b      	ldr	r3, [r3, #0]
 81077fa:	689b      	ldr	r3, [r3, #8]
 81077fc:	0e5b      	lsrs	r3, r3, #25
 81077fe:	b2db      	uxtb	r3, r3
 8107800:	f003 0307 	and.w	r3, r3, #7
 8107804:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8107806:	687b      	ldr	r3, [r7, #4]
 8107808:	681b      	ldr	r3, [r3, #0]
 810780a:	689b      	ldr	r3, [r3, #8]
 810780c:	0f5b      	lsrs	r3, r3, #29
 810780e:	b2db      	uxtb	r3, r3
 8107810:	f003 0307 	and.w	r3, r3, #7
 8107814:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8107816:	7bbb      	ldrb	r3, [r7, #14]
 8107818:	7b3a      	ldrb	r2, [r7, #12]
 810781a:	4911      	ldr	r1, [pc, #68]	@ (8107860 <UARTEx_SetNbDataToProcess+0x94>)
 810781c:	5c8a      	ldrb	r2, [r1, r2]
 810781e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8107822:	7b3a      	ldrb	r2, [r7, #12]
 8107824:	490f      	ldr	r1, [pc, #60]	@ (8107864 <UARTEx_SetNbDataToProcess+0x98>)
 8107826:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8107828:	fb93 f3f2 	sdiv	r3, r3, r2
 810782c:	b29a      	uxth	r2, r3
 810782e:	687b      	ldr	r3, [r7, #4]
 8107830:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8107834:	7bfb      	ldrb	r3, [r7, #15]
 8107836:	7b7a      	ldrb	r2, [r7, #13]
 8107838:	4909      	ldr	r1, [pc, #36]	@ (8107860 <UARTEx_SetNbDataToProcess+0x94>)
 810783a:	5c8a      	ldrb	r2, [r1, r2]
 810783c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8107840:	7b7a      	ldrb	r2, [r7, #13]
 8107842:	4908      	ldr	r1, [pc, #32]	@ (8107864 <UARTEx_SetNbDataToProcess+0x98>)
 8107844:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8107846:	fb93 f3f2 	sdiv	r3, r3, r2
 810784a:	b29a      	uxth	r2, r3
 810784c:	687b      	ldr	r3, [r7, #4]
 810784e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8107852:	bf00      	nop
 8107854:	3714      	adds	r7, #20
 8107856:	46bd      	mov	sp, r7
 8107858:	f85d 7b04 	ldr.w	r7, [sp], #4
 810785c:	4770      	bx	lr
 810785e:	bf00      	nop
 8107860:	0810db20 	.word	0x0810db20
 8107864:	0810db28 	.word	0x0810db28

08107868 <__NVIC_SetPriority>:
{
 8107868:	b480      	push	{r7}
 810786a:	b083      	sub	sp, #12
 810786c:	af00      	add	r7, sp, #0
 810786e:	4603      	mov	r3, r0
 8107870:	6039      	str	r1, [r7, #0]
 8107872:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8107874:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8107878:	2b00      	cmp	r3, #0
 810787a:	db0a      	blt.n	8107892 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810787c:	683b      	ldr	r3, [r7, #0]
 810787e:	b2da      	uxtb	r2, r3
 8107880:	490c      	ldr	r1, [pc, #48]	@ (81078b4 <__NVIC_SetPriority+0x4c>)
 8107882:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8107886:	0112      	lsls	r2, r2, #4
 8107888:	b2d2      	uxtb	r2, r2
 810788a:	440b      	add	r3, r1
 810788c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8107890:	e00a      	b.n	81078a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8107892:	683b      	ldr	r3, [r7, #0]
 8107894:	b2da      	uxtb	r2, r3
 8107896:	4908      	ldr	r1, [pc, #32]	@ (81078b8 <__NVIC_SetPriority+0x50>)
 8107898:	88fb      	ldrh	r3, [r7, #6]
 810789a:	f003 030f 	and.w	r3, r3, #15
 810789e:	3b04      	subs	r3, #4
 81078a0:	0112      	lsls	r2, r2, #4
 81078a2:	b2d2      	uxtb	r2, r2
 81078a4:	440b      	add	r3, r1
 81078a6:	761a      	strb	r2, [r3, #24]
}
 81078a8:	bf00      	nop
 81078aa:	370c      	adds	r7, #12
 81078ac:	46bd      	mov	sp, r7
 81078ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81078b2:	4770      	bx	lr
 81078b4:	e000e100 	.word	0xe000e100
 81078b8:	e000ed00 	.word	0xe000ed00

081078bc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 81078bc:	b580      	push	{r7, lr}
 81078be:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 81078c0:	4b05      	ldr	r3, [pc, #20]	@ (81078d8 <SysTick_Handler+0x1c>)
 81078c2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 81078c4:	f002 fe72 	bl	810a5ac <xTaskGetSchedulerState>
 81078c8:	4603      	mov	r3, r0
 81078ca:	2b01      	cmp	r3, #1
 81078cc:	d001      	beq.n	81078d2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 81078ce:	f000 ffdb 	bl	8108888 <xPortSysTickHandler>
  }
}
 81078d2:	bf00      	nop
 81078d4:	bd80      	pop	{r7, pc}
 81078d6:	bf00      	nop
 81078d8:	e000e010 	.word	0xe000e010

081078dc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 81078dc:	b580      	push	{r7, lr}
 81078de:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 81078e0:	2100      	movs	r1, #0
 81078e2:	f06f 0004 	mvn.w	r0, #4
 81078e6:	f7ff ffbf 	bl	8107868 <__NVIC_SetPriority>
#endif
}
 81078ea:	bf00      	nop
 81078ec:	bd80      	pop	{r7, pc}
	...

081078f0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 81078f0:	b480      	push	{r7}
 81078f2:	b083      	sub	sp, #12
 81078f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 81078f6:	f3ef 8305 	mrs	r3, IPSR
 81078fa:	603b      	str	r3, [r7, #0]
  return(result);
 81078fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 81078fe:	2b00      	cmp	r3, #0
 8107900:	d003      	beq.n	810790a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8107902:	f06f 0305 	mvn.w	r3, #5
 8107906:	607b      	str	r3, [r7, #4]
 8107908:	e00c      	b.n	8107924 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 810790a:	4b0a      	ldr	r3, [pc, #40]	@ (8107934 <osKernelInitialize+0x44>)
 810790c:	681b      	ldr	r3, [r3, #0]
 810790e:	2b00      	cmp	r3, #0
 8107910:	d105      	bne.n	810791e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8107912:	4b08      	ldr	r3, [pc, #32]	@ (8107934 <osKernelInitialize+0x44>)
 8107914:	2201      	movs	r2, #1
 8107916:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8107918:	2300      	movs	r3, #0
 810791a:	607b      	str	r3, [r7, #4]
 810791c:	e002      	b.n	8107924 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 810791e:	f04f 33ff 	mov.w	r3, #4294967295
 8107922:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8107924:	687b      	ldr	r3, [r7, #4]
}
 8107926:	4618      	mov	r0, r3
 8107928:	370c      	adds	r7, #12
 810792a:	46bd      	mov	sp, r7
 810792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107930:	4770      	bx	lr
 8107932:	bf00      	nop
 8107934:	100002f4 	.word	0x100002f4

08107938 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8107938:	b580      	push	{r7, lr}
 810793a:	b082      	sub	sp, #8
 810793c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 810793e:	f3ef 8305 	mrs	r3, IPSR
 8107942:	603b      	str	r3, [r7, #0]
  return(result);
 8107944:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8107946:	2b00      	cmp	r3, #0
 8107948:	d003      	beq.n	8107952 <osKernelStart+0x1a>
    stat = osErrorISR;
 810794a:	f06f 0305 	mvn.w	r3, #5
 810794e:	607b      	str	r3, [r7, #4]
 8107950:	e010      	b.n	8107974 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8107952:	4b0b      	ldr	r3, [pc, #44]	@ (8107980 <osKernelStart+0x48>)
 8107954:	681b      	ldr	r3, [r3, #0]
 8107956:	2b01      	cmp	r3, #1
 8107958:	d109      	bne.n	810796e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 810795a:	f7ff ffbf 	bl	81078dc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 810795e:	4b08      	ldr	r3, [pc, #32]	@ (8107980 <osKernelStart+0x48>)
 8107960:	2202      	movs	r2, #2
 8107962:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8107964:	f002 f9ae 	bl	8109cc4 <vTaskStartScheduler>
      stat = osOK;
 8107968:	2300      	movs	r3, #0
 810796a:	607b      	str	r3, [r7, #4]
 810796c:	e002      	b.n	8107974 <osKernelStart+0x3c>
    } else {
      stat = osError;
 810796e:	f04f 33ff 	mov.w	r3, #4294967295
 8107972:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8107974:	687b      	ldr	r3, [r7, #4]
}
 8107976:	4618      	mov	r0, r3
 8107978:	3708      	adds	r7, #8
 810797a:	46bd      	mov	sp, r7
 810797c:	bd80      	pop	{r7, pc}
 810797e:	bf00      	nop
 8107980:	100002f4 	.word	0x100002f4

08107984 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8107984:	b580      	push	{r7, lr}
 8107986:	b08e      	sub	sp, #56	@ 0x38
 8107988:	af04      	add	r7, sp, #16
 810798a:	60f8      	str	r0, [r7, #12]
 810798c:	60b9      	str	r1, [r7, #8]
 810798e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8107990:	2300      	movs	r3, #0
 8107992:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8107994:	f3ef 8305 	mrs	r3, IPSR
 8107998:	617b      	str	r3, [r7, #20]
  return(result);
 810799a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 810799c:	2b00      	cmp	r3, #0
 810799e:	d17e      	bne.n	8107a9e <osThreadNew+0x11a>
 81079a0:	68fb      	ldr	r3, [r7, #12]
 81079a2:	2b00      	cmp	r3, #0
 81079a4:	d07b      	beq.n	8107a9e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 81079a6:	2380      	movs	r3, #128	@ 0x80
 81079a8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 81079aa:	2318      	movs	r3, #24
 81079ac:	61fb      	str	r3, [r7, #28]

    name = NULL;
 81079ae:	2300      	movs	r3, #0
 81079b0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 81079b2:	f04f 33ff 	mov.w	r3, #4294967295
 81079b6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 81079b8:	687b      	ldr	r3, [r7, #4]
 81079ba:	2b00      	cmp	r3, #0
 81079bc:	d045      	beq.n	8107a4a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 81079be:	687b      	ldr	r3, [r7, #4]
 81079c0:	681b      	ldr	r3, [r3, #0]
 81079c2:	2b00      	cmp	r3, #0
 81079c4:	d002      	beq.n	81079cc <osThreadNew+0x48>
        name = attr->name;
 81079c6:	687b      	ldr	r3, [r7, #4]
 81079c8:	681b      	ldr	r3, [r3, #0]
 81079ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 81079cc:	687b      	ldr	r3, [r7, #4]
 81079ce:	699b      	ldr	r3, [r3, #24]
 81079d0:	2b00      	cmp	r3, #0
 81079d2:	d002      	beq.n	81079da <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 81079d4:	687b      	ldr	r3, [r7, #4]
 81079d6:	699b      	ldr	r3, [r3, #24]
 81079d8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 81079da:	69fb      	ldr	r3, [r7, #28]
 81079dc:	2b00      	cmp	r3, #0
 81079de:	d008      	beq.n	81079f2 <osThreadNew+0x6e>
 81079e0:	69fb      	ldr	r3, [r7, #28]
 81079e2:	2b38      	cmp	r3, #56	@ 0x38
 81079e4:	d805      	bhi.n	81079f2 <osThreadNew+0x6e>
 81079e6:	687b      	ldr	r3, [r7, #4]
 81079e8:	685b      	ldr	r3, [r3, #4]
 81079ea:	f003 0301 	and.w	r3, r3, #1
 81079ee:	2b00      	cmp	r3, #0
 81079f0:	d001      	beq.n	81079f6 <osThreadNew+0x72>
        return (NULL);
 81079f2:	2300      	movs	r3, #0
 81079f4:	e054      	b.n	8107aa0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 81079f6:	687b      	ldr	r3, [r7, #4]
 81079f8:	695b      	ldr	r3, [r3, #20]
 81079fa:	2b00      	cmp	r3, #0
 81079fc:	d003      	beq.n	8107a06 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 81079fe:	687b      	ldr	r3, [r7, #4]
 8107a00:	695b      	ldr	r3, [r3, #20]
 8107a02:	089b      	lsrs	r3, r3, #2
 8107a04:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8107a06:	687b      	ldr	r3, [r7, #4]
 8107a08:	689b      	ldr	r3, [r3, #8]
 8107a0a:	2b00      	cmp	r3, #0
 8107a0c:	d00e      	beq.n	8107a2c <osThreadNew+0xa8>
 8107a0e:	687b      	ldr	r3, [r7, #4]
 8107a10:	68db      	ldr	r3, [r3, #12]
 8107a12:	2ba7      	cmp	r3, #167	@ 0xa7
 8107a14:	d90a      	bls.n	8107a2c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8107a16:	687b      	ldr	r3, [r7, #4]
 8107a18:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8107a1a:	2b00      	cmp	r3, #0
 8107a1c:	d006      	beq.n	8107a2c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8107a1e:	687b      	ldr	r3, [r7, #4]
 8107a20:	695b      	ldr	r3, [r3, #20]
 8107a22:	2b00      	cmp	r3, #0
 8107a24:	d002      	beq.n	8107a2c <osThreadNew+0xa8>
        mem = 1;
 8107a26:	2301      	movs	r3, #1
 8107a28:	61bb      	str	r3, [r7, #24]
 8107a2a:	e010      	b.n	8107a4e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8107a2c:	687b      	ldr	r3, [r7, #4]
 8107a2e:	689b      	ldr	r3, [r3, #8]
 8107a30:	2b00      	cmp	r3, #0
 8107a32:	d10c      	bne.n	8107a4e <osThreadNew+0xca>
 8107a34:	687b      	ldr	r3, [r7, #4]
 8107a36:	68db      	ldr	r3, [r3, #12]
 8107a38:	2b00      	cmp	r3, #0
 8107a3a:	d108      	bne.n	8107a4e <osThreadNew+0xca>
 8107a3c:	687b      	ldr	r3, [r7, #4]
 8107a3e:	691b      	ldr	r3, [r3, #16]
 8107a40:	2b00      	cmp	r3, #0
 8107a42:	d104      	bne.n	8107a4e <osThreadNew+0xca>
          mem = 0;
 8107a44:	2300      	movs	r3, #0
 8107a46:	61bb      	str	r3, [r7, #24]
 8107a48:	e001      	b.n	8107a4e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8107a4a:	2300      	movs	r3, #0
 8107a4c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8107a4e:	69bb      	ldr	r3, [r7, #24]
 8107a50:	2b01      	cmp	r3, #1
 8107a52:	d110      	bne.n	8107a76 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8107a54:	687b      	ldr	r3, [r7, #4]
 8107a56:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8107a58:	687a      	ldr	r2, [r7, #4]
 8107a5a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8107a5c:	9202      	str	r2, [sp, #8]
 8107a5e:	9301      	str	r3, [sp, #4]
 8107a60:	69fb      	ldr	r3, [r7, #28]
 8107a62:	9300      	str	r3, [sp, #0]
 8107a64:	68bb      	ldr	r3, [r7, #8]
 8107a66:	6a3a      	ldr	r2, [r7, #32]
 8107a68:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8107a6a:	68f8      	ldr	r0, [r7, #12]
 8107a6c:	f001 ff36 	bl	81098dc <xTaskCreateStatic>
 8107a70:	4603      	mov	r3, r0
 8107a72:	613b      	str	r3, [r7, #16]
 8107a74:	e013      	b.n	8107a9e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8107a76:	69bb      	ldr	r3, [r7, #24]
 8107a78:	2b00      	cmp	r3, #0
 8107a7a:	d110      	bne.n	8107a9e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8107a7c:	6a3b      	ldr	r3, [r7, #32]
 8107a7e:	b29a      	uxth	r2, r3
 8107a80:	f107 0310 	add.w	r3, r7, #16
 8107a84:	9301      	str	r3, [sp, #4]
 8107a86:	69fb      	ldr	r3, [r7, #28]
 8107a88:	9300      	str	r3, [sp, #0]
 8107a8a:	68bb      	ldr	r3, [r7, #8]
 8107a8c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8107a8e:	68f8      	ldr	r0, [r7, #12]
 8107a90:	f001 ff84 	bl	810999c <xTaskCreate>
 8107a94:	4603      	mov	r3, r0
 8107a96:	2b01      	cmp	r3, #1
 8107a98:	d001      	beq.n	8107a9e <osThreadNew+0x11a>
            hTask = NULL;
 8107a9a:	2300      	movs	r3, #0
 8107a9c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8107a9e:	693b      	ldr	r3, [r7, #16]
}
 8107aa0:	4618      	mov	r0, r3
 8107aa2:	3728      	adds	r7, #40	@ 0x28
 8107aa4:	46bd      	mov	sp, r7
 8107aa6:	bd80      	pop	{r7, pc}

08107aa8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8107aa8:	b580      	push	{r7, lr}
 8107aaa:	b084      	sub	sp, #16
 8107aac:	af00      	add	r7, sp, #0
 8107aae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8107ab0:	f3ef 8305 	mrs	r3, IPSR
 8107ab4:	60bb      	str	r3, [r7, #8]
  return(result);
 8107ab6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8107ab8:	2b00      	cmp	r3, #0
 8107aba:	d003      	beq.n	8107ac4 <osDelay+0x1c>
    stat = osErrorISR;
 8107abc:	f06f 0305 	mvn.w	r3, #5
 8107ac0:	60fb      	str	r3, [r7, #12]
 8107ac2:	e007      	b.n	8107ad4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8107ac4:	2300      	movs	r3, #0
 8107ac6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8107ac8:	687b      	ldr	r3, [r7, #4]
 8107aca:	2b00      	cmp	r3, #0
 8107acc:	d002      	beq.n	8107ad4 <osDelay+0x2c>
      vTaskDelay(ticks);
 8107ace:	6878      	ldr	r0, [r7, #4]
 8107ad0:	f002 f8c2 	bl	8109c58 <vTaskDelay>
    }
  }

  return (stat);
 8107ad4:	68fb      	ldr	r3, [r7, #12]
}
 8107ad6:	4618      	mov	r0, r3
 8107ad8:	3710      	adds	r7, #16
 8107ada:	46bd      	mov	sp, r7
 8107adc:	bd80      	pop	{r7, pc}

08107ade <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8107ade:	b580      	push	{r7, lr}
 8107ae0:	b088      	sub	sp, #32
 8107ae2:	af00      	add	r7, sp, #0
 8107ae4:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8107ae6:	2300      	movs	r3, #0
 8107ae8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8107aea:	f3ef 8305 	mrs	r3, IPSR
 8107aee:	60bb      	str	r3, [r7, #8]
  return(result);
 8107af0:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8107af2:	2b00      	cmp	r3, #0
 8107af4:	d174      	bne.n	8107be0 <osMutexNew+0x102>
    if (attr != NULL) {
 8107af6:	687b      	ldr	r3, [r7, #4]
 8107af8:	2b00      	cmp	r3, #0
 8107afa:	d003      	beq.n	8107b04 <osMutexNew+0x26>
      type = attr->attr_bits;
 8107afc:	687b      	ldr	r3, [r7, #4]
 8107afe:	685b      	ldr	r3, [r3, #4]
 8107b00:	61bb      	str	r3, [r7, #24]
 8107b02:	e001      	b.n	8107b08 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8107b04:	2300      	movs	r3, #0
 8107b06:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8107b08:	69bb      	ldr	r3, [r7, #24]
 8107b0a:	f003 0301 	and.w	r3, r3, #1
 8107b0e:	2b00      	cmp	r3, #0
 8107b10:	d002      	beq.n	8107b18 <osMutexNew+0x3a>
      rmtx = 1U;
 8107b12:	2301      	movs	r3, #1
 8107b14:	617b      	str	r3, [r7, #20]
 8107b16:	e001      	b.n	8107b1c <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8107b18:	2300      	movs	r3, #0
 8107b1a:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8107b1c:	69bb      	ldr	r3, [r7, #24]
 8107b1e:	f003 0308 	and.w	r3, r3, #8
 8107b22:	2b00      	cmp	r3, #0
 8107b24:	d15c      	bne.n	8107be0 <osMutexNew+0x102>
      mem = -1;
 8107b26:	f04f 33ff 	mov.w	r3, #4294967295
 8107b2a:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8107b2c:	687b      	ldr	r3, [r7, #4]
 8107b2e:	2b00      	cmp	r3, #0
 8107b30:	d015      	beq.n	8107b5e <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8107b32:	687b      	ldr	r3, [r7, #4]
 8107b34:	689b      	ldr	r3, [r3, #8]
 8107b36:	2b00      	cmp	r3, #0
 8107b38:	d006      	beq.n	8107b48 <osMutexNew+0x6a>
 8107b3a:	687b      	ldr	r3, [r7, #4]
 8107b3c:	68db      	ldr	r3, [r3, #12]
 8107b3e:	2b4f      	cmp	r3, #79	@ 0x4f
 8107b40:	d902      	bls.n	8107b48 <osMutexNew+0x6a>
          mem = 1;
 8107b42:	2301      	movs	r3, #1
 8107b44:	613b      	str	r3, [r7, #16]
 8107b46:	e00c      	b.n	8107b62 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8107b48:	687b      	ldr	r3, [r7, #4]
 8107b4a:	689b      	ldr	r3, [r3, #8]
 8107b4c:	2b00      	cmp	r3, #0
 8107b4e:	d108      	bne.n	8107b62 <osMutexNew+0x84>
 8107b50:	687b      	ldr	r3, [r7, #4]
 8107b52:	68db      	ldr	r3, [r3, #12]
 8107b54:	2b00      	cmp	r3, #0
 8107b56:	d104      	bne.n	8107b62 <osMutexNew+0x84>
            mem = 0;
 8107b58:	2300      	movs	r3, #0
 8107b5a:	613b      	str	r3, [r7, #16]
 8107b5c:	e001      	b.n	8107b62 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8107b5e:	2300      	movs	r3, #0
 8107b60:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8107b62:	693b      	ldr	r3, [r7, #16]
 8107b64:	2b01      	cmp	r3, #1
 8107b66:	d112      	bne.n	8107b8e <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8107b68:	697b      	ldr	r3, [r7, #20]
 8107b6a:	2b00      	cmp	r3, #0
 8107b6c:	d007      	beq.n	8107b7e <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8107b6e:	687b      	ldr	r3, [r7, #4]
 8107b70:	689b      	ldr	r3, [r3, #8]
 8107b72:	4619      	mov	r1, r3
 8107b74:	2004      	movs	r0, #4
 8107b76:	f001 f890 	bl	8108c9a <xQueueCreateMutexStatic>
 8107b7a:	61f8      	str	r0, [r7, #28]
 8107b7c:	e016      	b.n	8107bac <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8107b7e:	687b      	ldr	r3, [r7, #4]
 8107b80:	689b      	ldr	r3, [r3, #8]
 8107b82:	4619      	mov	r1, r3
 8107b84:	2001      	movs	r0, #1
 8107b86:	f001 f888 	bl	8108c9a <xQueueCreateMutexStatic>
 8107b8a:	61f8      	str	r0, [r7, #28]
 8107b8c:	e00e      	b.n	8107bac <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8107b8e:	693b      	ldr	r3, [r7, #16]
 8107b90:	2b00      	cmp	r3, #0
 8107b92:	d10b      	bne.n	8107bac <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8107b94:	697b      	ldr	r3, [r7, #20]
 8107b96:	2b00      	cmp	r3, #0
 8107b98:	d004      	beq.n	8107ba4 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8107b9a:	2004      	movs	r0, #4
 8107b9c:	f001 f865 	bl	8108c6a <xQueueCreateMutex>
 8107ba0:	61f8      	str	r0, [r7, #28]
 8107ba2:	e003      	b.n	8107bac <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8107ba4:	2001      	movs	r0, #1
 8107ba6:	f001 f860 	bl	8108c6a <xQueueCreateMutex>
 8107baa:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8107bac:	69fb      	ldr	r3, [r7, #28]
 8107bae:	2b00      	cmp	r3, #0
 8107bb0:	d00c      	beq.n	8107bcc <osMutexNew+0xee>
        if (attr != NULL) {
 8107bb2:	687b      	ldr	r3, [r7, #4]
 8107bb4:	2b00      	cmp	r3, #0
 8107bb6:	d003      	beq.n	8107bc0 <osMutexNew+0xe2>
          name = attr->name;
 8107bb8:	687b      	ldr	r3, [r7, #4]
 8107bba:	681b      	ldr	r3, [r3, #0]
 8107bbc:	60fb      	str	r3, [r7, #12]
 8107bbe:	e001      	b.n	8107bc4 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8107bc0:	2300      	movs	r3, #0
 8107bc2:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8107bc4:	68f9      	ldr	r1, [r7, #12]
 8107bc6:	69f8      	ldr	r0, [r7, #28]
 8107bc8:	f001 fe2a 	bl	8109820 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8107bcc:	69fb      	ldr	r3, [r7, #28]
 8107bce:	2b00      	cmp	r3, #0
 8107bd0:	d006      	beq.n	8107be0 <osMutexNew+0x102>
 8107bd2:	697b      	ldr	r3, [r7, #20]
 8107bd4:	2b00      	cmp	r3, #0
 8107bd6:	d003      	beq.n	8107be0 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8107bd8:	69fb      	ldr	r3, [r7, #28]
 8107bda:	f043 0301 	orr.w	r3, r3, #1
 8107bde:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8107be0:	69fb      	ldr	r3, [r7, #28]
}
 8107be2:	4618      	mov	r0, r3
 8107be4:	3720      	adds	r7, #32
 8107be6:	46bd      	mov	sp, r7
 8107be8:	bd80      	pop	{r7, pc}

08107bea <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8107bea:	b580      	push	{r7, lr}
 8107bec:	b086      	sub	sp, #24
 8107bee:	af00      	add	r7, sp, #0
 8107bf0:	6078      	str	r0, [r7, #4]
 8107bf2:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8107bf4:	687b      	ldr	r3, [r7, #4]
 8107bf6:	f023 0301 	bic.w	r3, r3, #1
 8107bfa:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8107bfc:	687b      	ldr	r3, [r7, #4]
 8107bfe:	f003 0301 	and.w	r3, r3, #1
 8107c02:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8107c04:	2300      	movs	r3, #0
 8107c06:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8107c08:	f3ef 8305 	mrs	r3, IPSR
 8107c0c:	60bb      	str	r3, [r7, #8]
  return(result);
 8107c0e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8107c10:	2b00      	cmp	r3, #0
 8107c12:	d003      	beq.n	8107c1c <osMutexAcquire+0x32>
    stat = osErrorISR;
 8107c14:	f06f 0305 	mvn.w	r3, #5
 8107c18:	617b      	str	r3, [r7, #20]
 8107c1a:	e02c      	b.n	8107c76 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8107c1c:	693b      	ldr	r3, [r7, #16]
 8107c1e:	2b00      	cmp	r3, #0
 8107c20:	d103      	bne.n	8107c2a <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8107c22:	f06f 0303 	mvn.w	r3, #3
 8107c26:	617b      	str	r3, [r7, #20]
 8107c28:	e025      	b.n	8107c76 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8107c2a:	68fb      	ldr	r3, [r7, #12]
 8107c2c:	2b00      	cmp	r3, #0
 8107c2e:	d011      	beq.n	8107c54 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8107c30:	6839      	ldr	r1, [r7, #0]
 8107c32:	6938      	ldr	r0, [r7, #16]
 8107c34:	f001 f881 	bl	8108d3a <xQueueTakeMutexRecursive>
 8107c38:	4603      	mov	r3, r0
 8107c3a:	2b01      	cmp	r3, #1
 8107c3c:	d01b      	beq.n	8107c76 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8107c3e:	683b      	ldr	r3, [r7, #0]
 8107c40:	2b00      	cmp	r3, #0
 8107c42:	d003      	beq.n	8107c4c <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8107c44:	f06f 0301 	mvn.w	r3, #1
 8107c48:	617b      	str	r3, [r7, #20]
 8107c4a:	e014      	b.n	8107c76 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8107c4c:	f06f 0302 	mvn.w	r3, #2
 8107c50:	617b      	str	r3, [r7, #20]
 8107c52:	e010      	b.n	8107c76 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8107c54:	6839      	ldr	r1, [r7, #0]
 8107c56:	6938      	ldr	r0, [r7, #16]
 8107c58:	f001 fb28 	bl	81092ac <xQueueSemaphoreTake>
 8107c5c:	4603      	mov	r3, r0
 8107c5e:	2b01      	cmp	r3, #1
 8107c60:	d009      	beq.n	8107c76 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8107c62:	683b      	ldr	r3, [r7, #0]
 8107c64:	2b00      	cmp	r3, #0
 8107c66:	d003      	beq.n	8107c70 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8107c68:	f06f 0301 	mvn.w	r3, #1
 8107c6c:	617b      	str	r3, [r7, #20]
 8107c6e:	e002      	b.n	8107c76 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8107c70:	f06f 0302 	mvn.w	r3, #2
 8107c74:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8107c76:	697b      	ldr	r3, [r7, #20]
}
 8107c78:	4618      	mov	r0, r3
 8107c7a:	3718      	adds	r7, #24
 8107c7c:	46bd      	mov	sp, r7
 8107c7e:	bd80      	pop	{r7, pc}

08107c80 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8107c80:	b580      	push	{r7, lr}
 8107c82:	b086      	sub	sp, #24
 8107c84:	af00      	add	r7, sp, #0
 8107c86:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8107c88:	687b      	ldr	r3, [r7, #4]
 8107c8a:	f023 0301 	bic.w	r3, r3, #1
 8107c8e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8107c90:	687b      	ldr	r3, [r7, #4]
 8107c92:	f003 0301 	and.w	r3, r3, #1
 8107c96:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8107c98:	2300      	movs	r3, #0
 8107c9a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8107c9c:	f3ef 8305 	mrs	r3, IPSR
 8107ca0:	60bb      	str	r3, [r7, #8]
  return(result);
 8107ca2:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8107ca4:	2b00      	cmp	r3, #0
 8107ca6:	d003      	beq.n	8107cb0 <osMutexRelease+0x30>
    stat = osErrorISR;
 8107ca8:	f06f 0305 	mvn.w	r3, #5
 8107cac:	617b      	str	r3, [r7, #20]
 8107cae:	e01f      	b.n	8107cf0 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8107cb0:	693b      	ldr	r3, [r7, #16]
 8107cb2:	2b00      	cmp	r3, #0
 8107cb4:	d103      	bne.n	8107cbe <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8107cb6:	f06f 0303 	mvn.w	r3, #3
 8107cba:	617b      	str	r3, [r7, #20]
 8107cbc:	e018      	b.n	8107cf0 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8107cbe:	68fb      	ldr	r3, [r7, #12]
 8107cc0:	2b00      	cmp	r3, #0
 8107cc2:	d009      	beq.n	8107cd8 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8107cc4:	6938      	ldr	r0, [r7, #16]
 8107cc6:	f001 f803 	bl	8108cd0 <xQueueGiveMutexRecursive>
 8107cca:	4603      	mov	r3, r0
 8107ccc:	2b01      	cmp	r3, #1
 8107cce:	d00f      	beq.n	8107cf0 <osMutexRelease+0x70>
        stat = osErrorResource;
 8107cd0:	f06f 0302 	mvn.w	r3, #2
 8107cd4:	617b      	str	r3, [r7, #20]
 8107cd6:	e00b      	b.n	8107cf0 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8107cd8:	2300      	movs	r3, #0
 8107cda:	2200      	movs	r2, #0
 8107cdc:	2100      	movs	r1, #0
 8107cde:	6938      	ldr	r0, [r7, #16]
 8107ce0:	f001 f862 	bl	8108da8 <xQueueGenericSend>
 8107ce4:	4603      	mov	r3, r0
 8107ce6:	2b01      	cmp	r3, #1
 8107ce8:	d002      	beq.n	8107cf0 <osMutexRelease+0x70>
        stat = osErrorResource;
 8107cea:	f06f 0302 	mvn.w	r3, #2
 8107cee:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8107cf0:	697b      	ldr	r3, [r7, #20]
}
 8107cf2:	4618      	mov	r0, r3
 8107cf4:	3718      	adds	r7, #24
 8107cf6:	46bd      	mov	sp, r7
 8107cf8:	bd80      	pop	{r7, pc}

08107cfa <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8107cfa:	b580      	push	{r7, lr}
 8107cfc:	b08a      	sub	sp, #40	@ 0x28
 8107cfe:	af02      	add	r7, sp, #8
 8107d00:	60f8      	str	r0, [r7, #12]
 8107d02:	60b9      	str	r1, [r7, #8]
 8107d04:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8107d06:	2300      	movs	r3, #0
 8107d08:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8107d0a:	f3ef 8305 	mrs	r3, IPSR
 8107d0e:	613b      	str	r3, [r7, #16]
  return(result);
 8107d10:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8107d12:	2b00      	cmp	r3, #0
 8107d14:	d15f      	bne.n	8107dd6 <osMessageQueueNew+0xdc>
 8107d16:	68fb      	ldr	r3, [r7, #12]
 8107d18:	2b00      	cmp	r3, #0
 8107d1a:	d05c      	beq.n	8107dd6 <osMessageQueueNew+0xdc>
 8107d1c:	68bb      	ldr	r3, [r7, #8]
 8107d1e:	2b00      	cmp	r3, #0
 8107d20:	d059      	beq.n	8107dd6 <osMessageQueueNew+0xdc>
    mem = -1;
 8107d22:	f04f 33ff 	mov.w	r3, #4294967295
 8107d26:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8107d28:	687b      	ldr	r3, [r7, #4]
 8107d2a:	2b00      	cmp	r3, #0
 8107d2c:	d029      	beq.n	8107d82 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8107d2e:	687b      	ldr	r3, [r7, #4]
 8107d30:	689b      	ldr	r3, [r3, #8]
 8107d32:	2b00      	cmp	r3, #0
 8107d34:	d012      	beq.n	8107d5c <osMessageQueueNew+0x62>
 8107d36:	687b      	ldr	r3, [r7, #4]
 8107d38:	68db      	ldr	r3, [r3, #12]
 8107d3a:	2b4f      	cmp	r3, #79	@ 0x4f
 8107d3c:	d90e      	bls.n	8107d5c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8107d3e:	687b      	ldr	r3, [r7, #4]
 8107d40:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8107d42:	2b00      	cmp	r3, #0
 8107d44:	d00a      	beq.n	8107d5c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8107d46:	687b      	ldr	r3, [r7, #4]
 8107d48:	695a      	ldr	r2, [r3, #20]
 8107d4a:	68fb      	ldr	r3, [r7, #12]
 8107d4c:	68b9      	ldr	r1, [r7, #8]
 8107d4e:	fb01 f303 	mul.w	r3, r1, r3
 8107d52:	429a      	cmp	r2, r3
 8107d54:	d302      	bcc.n	8107d5c <osMessageQueueNew+0x62>
        mem = 1;
 8107d56:	2301      	movs	r3, #1
 8107d58:	61bb      	str	r3, [r7, #24]
 8107d5a:	e014      	b.n	8107d86 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8107d5c:	687b      	ldr	r3, [r7, #4]
 8107d5e:	689b      	ldr	r3, [r3, #8]
 8107d60:	2b00      	cmp	r3, #0
 8107d62:	d110      	bne.n	8107d86 <osMessageQueueNew+0x8c>
 8107d64:	687b      	ldr	r3, [r7, #4]
 8107d66:	68db      	ldr	r3, [r3, #12]
 8107d68:	2b00      	cmp	r3, #0
 8107d6a:	d10c      	bne.n	8107d86 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8107d6c:	687b      	ldr	r3, [r7, #4]
 8107d6e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8107d70:	2b00      	cmp	r3, #0
 8107d72:	d108      	bne.n	8107d86 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8107d74:	687b      	ldr	r3, [r7, #4]
 8107d76:	695b      	ldr	r3, [r3, #20]
 8107d78:	2b00      	cmp	r3, #0
 8107d7a:	d104      	bne.n	8107d86 <osMessageQueueNew+0x8c>
          mem = 0;
 8107d7c:	2300      	movs	r3, #0
 8107d7e:	61bb      	str	r3, [r7, #24]
 8107d80:	e001      	b.n	8107d86 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8107d82:	2300      	movs	r3, #0
 8107d84:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8107d86:	69bb      	ldr	r3, [r7, #24]
 8107d88:	2b01      	cmp	r3, #1
 8107d8a:	d10b      	bne.n	8107da4 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8107d8c:	687b      	ldr	r3, [r7, #4]
 8107d8e:	691a      	ldr	r2, [r3, #16]
 8107d90:	687b      	ldr	r3, [r7, #4]
 8107d92:	689b      	ldr	r3, [r3, #8]
 8107d94:	2100      	movs	r1, #0
 8107d96:	9100      	str	r1, [sp, #0]
 8107d98:	68b9      	ldr	r1, [r7, #8]
 8107d9a:	68f8      	ldr	r0, [r7, #12]
 8107d9c:	f000 fe70 	bl	8108a80 <xQueueGenericCreateStatic>
 8107da0:	61f8      	str	r0, [r7, #28]
 8107da2:	e008      	b.n	8107db6 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8107da4:	69bb      	ldr	r3, [r7, #24]
 8107da6:	2b00      	cmp	r3, #0
 8107da8:	d105      	bne.n	8107db6 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8107daa:	2200      	movs	r2, #0
 8107dac:	68b9      	ldr	r1, [r7, #8]
 8107dae:	68f8      	ldr	r0, [r7, #12]
 8107db0:	f000 fee3 	bl	8108b7a <xQueueGenericCreate>
 8107db4:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8107db6:	69fb      	ldr	r3, [r7, #28]
 8107db8:	2b00      	cmp	r3, #0
 8107dba:	d00c      	beq.n	8107dd6 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8107dbc:	687b      	ldr	r3, [r7, #4]
 8107dbe:	2b00      	cmp	r3, #0
 8107dc0:	d003      	beq.n	8107dca <osMessageQueueNew+0xd0>
        name = attr->name;
 8107dc2:	687b      	ldr	r3, [r7, #4]
 8107dc4:	681b      	ldr	r3, [r3, #0]
 8107dc6:	617b      	str	r3, [r7, #20]
 8107dc8:	e001      	b.n	8107dce <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8107dca:	2300      	movs	r3, #0
 8107dcc:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8107dce:	6979      	ldr	r1, [r7, #20]
 8107dd0:	69f8      	ldr	r0, [r7, #28]
 8107dd2:	f001 fd25 	bl	8109820 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8107dd6:	69fb      	ldr	r3, [r7, #28]
}
 8107dd8:	4618      	mov	r0, r3
 8107dda:	3720      	adds	r7, #32
 8107ddc:	46bd      	mov	sp, r7
 8107dde:	bd80      	pop	{r7, pc}

08107de0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8107de0:	b580      	push	{r7, lr}
 8107de2:	b088      	sub	sp, #32
 8107de4:	af00      	add	r7, sp, #0
 8107de6:	60f8      	str	r0, [r7, #12]
 8107de8:	60b9      	str	r1, [r7, #8]
 8107dea:	603b      	str	r3, [r7, #0]
 8107dec:	4613      	mov	r3, r2
 8107dee:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8107df0:	68fb      	ldr	r3, [r7, #12]
 8107df2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8107df4:	2300      	movs	r3, #0
 8107df6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8107df8:	f3ef 8305 	mrs	r3, IPSR
 8107dfc:	617b      	str	r3, [r7, #20]
  return(result);
 8107dfe:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8107e00:	2b00      	cmp	r3, #0
 8107e02:	d028      	beq.n	8107e56 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8107e04:	69bb      	ldr	r3, [r7, #24]
 8107e06:	2b00      	cmp	r3, #0
 8107e08:	d005      	beq.n	8107e16 <osMessageQueuePut+0x36>
 8107e0a:	68bb      	ldr	r3, [r7, #8]
 8107e0c:	2b00      	cmp	r3, #0
 8107e0e:	d002      	beq.n	8107e16 <osMessageQueuePut+0x36>
 8107e10:	683b      	ldr	r3, [r7, #0]
 8107e12:	2b00      	cmp	r3, #0
 8107e14:	d003      	beq.n	8107e1e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8107e16:	f06f 0303 	mvn.w	r3, #3
 8107e1a:	61fb      	str	r3, [r7, #28]
 8107e1c:	e038      	b.n	8107e90 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8107e1e:	2300      	movs	r3, #0
 8107e20:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8107e22:	f107 0210 	add.w	r2, r7, #16
 8107e26:	2300      	movs	r3, #0
 8107e28:	68b9      	ldr	r1, [r7, #8]
 8107e2a:	69b8      	ldr	r0, [r7, #24]
 8107e2c:	f001 f8be 	bl	8108fac <xQueueGenericSendFromISR>
 8107e30:	4603      	mov	r3, r0
 8107e32:	2b01      	cmp	r3, #1
 8107e34:	d003      	beq.n	8107e3e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8107e36:	f06f 0302 	mvn.w	r3, #2
 8107e3a:	61fb      	str	r3, [r7, #28]
 8107e3c:	e028      	b.n	8107e90 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8107e3e:	693b      	ldr	r3, [r7, #16]
 8107e40:	2b00      	cmp	r3, #0
 8107e42:	d025      	beq.n	8107e90 <osMessageQueuePut+0xb0>
 8107e44:	4b15      	ldr	r3, [pc, #84]	@ (8107e9c <osMessageQueuePut+0xbc>)
 8107e46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8107e4a:	601a      	str	r2, [r3, #0]
 8107e4c:	f3bf 8f4f 	dsb	sy
 8107e50:	f3bf 8f6f 	isb	sy
 8107e54:	e01c      	b.n	8107e90 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8107e56:	69bb      	ldr	r3, [r7, #24]
 8107e58:	2b00      	cmp	r3, #0
 8107e5a:	d002      	beq.n	8107e62 <osMessageQueuePut+0x82>
 8107e5c:	68bb      	ldr	r3, [r7, #8]
 8107e5e:	2b00      	cmp	r3, #0
 8107e60:	d103      	bne.n	8107e6a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8107e62:	f06f 0303 	mvn.w	r3, #3
 8107e66:	61fb      	str	r3, [r7, #28]
 8107e68:	e012      	b.n	8107e90 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8107e6a:	2300      	movs	r3, #0
 8107e6c:	683a      	ldr	r2, [r7, #0]
 8107e6e:	68b9      	ldr	r1, [r7, #8]
 8107e70:	69b8      	ldr	r0, [r7, #24]
 8107e72:	f000 ff99 	bl	8108da8 <xQueueGenericSend>
 8107e76:	4603      	mov	r3, r0
 8107e78:	2b01      	cmp	r3, #1
 8107e7a:	d009      	beq.n	8107e90 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8107e7c:	683b      	ldr	r3, [r7, #0]
 8107e7e:	2b00      	cmp	r3, #0
 8107e80:	d003      	beq.n	8107e8a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8107e82:	f06f 0301 	mvn.w	r3, #1
 8107e86:	61fb      	str	r3, [r7, #28]
 8107e88:	e002      	b.n	8107e90 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8107e8a:	f06f 0302 	mvn.w	r3, #2
 8107e8e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8107e90:	69fb      	ldr	r3, [r7, #28]
}
 8107e92:	4618      	mov	r0, r3
 8107e94:	3720      	adds	r7, #32
 8107e96:	46bd      	mov	sp, r7
 8107e98:	bd80      	pop	{r7, pc}
 8107e9a:	bf00      	nop
 8107e9c:	e000ed04 	.word	0xe000ed04

08107ea0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8107ea0:	b580      	push	{r7, lr}
 8107ea2:	b088      	sub	sp, #32
 8107ea4:	af00      	add	r7, sp, #0
 8107ea6:	60f8      	str	r0, [r7, #12]
 8107ea8:	60b9      	str	r1, [r7, #8]
 8107eaa:	607a      	str	r2, [r7, #4]
 8107eac:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8107eae:	68fb      	ldr	r3, [r7, #12]
 8107eb0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8107eb2:	2300      	movs	r3, #0
 8107eb4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8107eb6:	f3ef 8305 	mrs	r3, IPSR
 8107eba:	617b      	str	r3, [r7, #20]
  return(result);
 8107ebc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8107ebe:	2b00      	cmp	r3, #0
 8107ec0:	d028      	beq.n	8107f14 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8107ec2:	69bb      	ldr	r3, [r7, #24]
 8107ec4:	2b00      	cmp	r3, #0
 8107ec6:	d005      	beq.n	8107ed4 <osMessageQueueGet+0x34>
 8107ec8:	68bb      	ldr	r3, [r7, #8]
 8107eca:	2b00      	cmp	r3, #0
 8107ecc:	d002      	beq.n	8107ed4 <osMessageQueueGet+0x34>
 8107ece:	683b      	ldr	r3, [r7, #0]
 8107ed0:	2b00      	cmp	r3, #0
 8107ed2:	d003      	beq.n	8107edc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8107ed4:	f06f 0303 	mvn.w	r3, #3
 8107ed8:	61fb      	str	r3, [r7, #28]
 8107eda:	e037      	b.n	8107f4c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8107edc:	2300      	movs	r3, #0
 8107ede:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8107ee0:	f107 0310 	add.w	r3, r7, #16
 8107ee4:	461a      	mov	r2, r3
 8107ee6:	68b9      	ldr	r1, [r7, #8]
 8107ee8:	69b8      	ldr	r0, [r7, #24]
 8107eea:	f001 faef 	bl	81094cc <xQueueReceiveFromISR>
 8107eee:	4603      	mov	r3, r0
 8107ef0:	2b01      	cmp	r3, #1
 8107ef2:	d003      	beq.n	8107efc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8107ef4:	f06f 0302 	mvn.w	r3, #2
 8107ef8:	61fb      	str	r3, [r7, #28]
 8107efa:	e027      	b.n	8107f4c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8107efc:	693b      	ldr	r3, [r7, #16]
 8107efe:	2b00      	cmp	r3, #0
 8107f00:	d024      	beq.n	8107f4c <osMessageQueueGet+0xac>
 8107f02:	4b15      	ldr	r3, [pc, #84]	@ (8107f58 <osMessageQueueGet+0xb8>)
 8107f04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8107f08:	601a      	str	r2, [r3, #0]
 8107f0a:	f3bf 8f4f 	dsb	sy
 8107f0e:	f3bf 8f6f 	isb	sy
 8107f12:	e01b      	b.n	8107f4c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8107f14:	69bb      	ldr	r3, [r7, #24]
 8107f16:	2b00      	cmp	r3, #0
 8107f18:	d002      	beq.n	8107f20 <osMessageQueueGet+0x80>
 8107f1a:	68bb      	ldr	r3, [r7, #8]
 8107f1c:	2b00      	cmp	r3, #0
 8107f1e:	d103      	bne.n	8107f28 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8107f20:	f06f 0303 	mvn.w	r3, #3
 8107f24:	61fb      	str	r3, [r7, #28]
 8107f26:	e011      	b.n	8107f4c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8107f28:	683a      	ldr	r2, [r7, #0]
 8107f2a:	68b9      	ldr	r1, [r7, #8]
 8107f2c:	69b8      	ldr	r0, [r7, #24]
 8107f2e:	f001 f8db 	bl	81090e8 <xQueueReceive>
 8107f32:	4603      	mov	r3, r0
 8107f34:	2b01      	cmp	r3, #1
 8107f36:	d009      	beq.n	8107f4c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8107f38:	683b      	ldr	r3, [r7, #0]
 8107f3a:	2b00      	cmp	r3, #0
 8107f3c:	d003      	beq.n	8107f46 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8107f3e:	f06f 0301 	mvn.w	r3, #1
 8107f42:	61fb      	str	r3, [r7, #28]
 8107f44:	e002      	b.n	8107f4c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8107f46:	f06f 0302 	mvn.w	r3, #2
 8107f4a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8107f4c:	69fb      	ldr	r3, [r7, #28]
}
 8107f4e:	4618      	mov	r0, r3
 8107f50:	3720      	adds	r7, #32
 8107f52:	46bd      	mov	sp, r7
 8107f54:	bd80      	pop	{r7, pc}
 8107f56:	bf00      	nop
 8107f58:	e000ed04 	.word	0xe000ed04

08107f5c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8107f5c:	b480      	push	{r7}
 8107f5e:	b085      	sub	sp, #20
 8107f60:	af00      	add	r7, sp, #0
 8107f62:	60f8      	str	r0, [r7, #12]
 8107f64:	60b9      	str	r1, [r7, #8]
 8107f66:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8107f68:	68fb      	ldr	r3, [r7, #12]
 8107f6a:	4a07      	ldr	r2, [pc, #28]	@ (8107f88 <vApplicationGetIdleTaskMemory+0x2c>)
 8107f6c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8107f6e:	68bb      	ldr	r3, [r7, #8]
 8107f70:	4a06      	ldr	r2, [pc, #24]	@ (8107f8c <vApplicationGetIdleTaskMemory+0x30>)
 8107f72:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8107f74:	687b      	ldr	r3, [r7, #4]
 8107f76:	2280      	movs	r2, #128	@ 0x80
 8107f78:	601a      	str	r2, [r3, #0]
}
 8107f7a:	bf00      	nop
 8107f7c:	3714      	adds	r7, #20
 8107f7e:	46bd      	mov	sp, r7
 8107f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107f84:	4770      	bx	lr
 8107f86:	bf00      	nop
 8107f88:	100002f8 	.word	0x100002f8
 8107f8c:	100003a0 	.word	0x100003a0

08107f90 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8107f90:	b480      	push	{r7}
 8107f92:	b085      	sub	sp, #20
 8107f94:	af00      	add	r7, sp, #0
 8107f96:	60f8      	str	r0, [r7, #12]
 8107f98:	60b9      	str	r1, [r7, #8]
 8107f9a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8107f9c:	68fb      	ldr	r3, [r7, #12]
 8107f9e:	4a07      	ldr	r2, [pc, #28]	@ (8107fbc <vApplicationGetTimerTaskMemory+0x2c>)
 8107fa0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8107fa2:	68bb      	ldr	r3, [r7, #8]
 8107fa4:	4a06      	ldr	r2, [pc, #24]	@ (8107fc0 <vApplicationGetTimerTaskMemory+0x30>)
 8107fa6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8107fa8:	687b      	ldr	r3, [r7, #4]
 8107faa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8107fae:	601a      	str	r2, [r3, #0]
}
 8107fb0:	bf00      	nop
 8107fb2:	3714      	adds	r7, #20
 8107fb4:	46bd      	mov	sp, r7
 8107fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107fba:	4770      	bx	lr
 8107fbc:	100005a0 	.word	0x100005a0
 8107fc0:	10000648 	.word	0x10000648

08107fc4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8107fc4:	b580      	push	{r7, lr}
 8107fc6:	b08a      	sub	sp, #40	@ 0x28
 8107fc8:	af00      	add	r7, sp, #0
 8107fca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8107fcc:	2300      	movs	r3, #0
 8107fce:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8107fd0:	f001 fee8 	bl	8109da4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8107fd4:	4b5c      	ldr	r3, [pc, #368]	@ (8108148 <pvPortMalloc+0x184>)
 8107fd6:	681b      	ldr	r3, [r3, #0]
 8107fd8:	2b00      	cmp	r3, #0
 8107fda:	d101      	bne.n	8107fe0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8107fdc:	f000 f924 	bl	8108228 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8107fe0:	4b5a      	ldr	r3, [pc, #360]	@ (810814c <pvPortMalloc+0x188>)
 8107fe2:	681a      	ldr	r2, [r3, #0]
 8107fe4:	687b      	ldr	r3, [r7, #4]
 8107fe6:	4013      	ands	r3, r2
 8107fe8:	2b00      	cmp	r3, #0
 8107fea:	f040 8095 	bne.w	8108118 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8107fee:	687b      	ldr	r3, [r7, #4]
 8107ff0:	2b00      	cmp	r3, #0
 8107ff2:	d01e      	beq.n	8108032 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8107ff4:	2208      	movs	r2, #8
 8107ff6:	687b      	ldr	r3, [r7, #4]
 8107ff8:	4413      	add	r3, r2
 8107ffa:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8107ffc:	687b      	ldr	r3, [r7, #4]
 8107ffe:	f003 0307 	and.w	r3, r3, #7
 8108002:	2b00      	cmp	r3, #0
 8108004:	d015      	beq.n	8108032 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8108006:	687b      	ldr	r3, [r7, #4]
 8108008:	f023 0307 	bic.w	r3, r3, #7
 810800c:	3308      	adds	r3, #8
 810800e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8108010:	687b      	ldr	r3, [r7, #4]
 8108012:	f003 0307 	and.w	r3, r3, #7
 8108016:	2b00      	cmp	r3, #0
 8108018:	d00b      	beq.n	8108032 <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 810801a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810801e:	f383 8811 	msr	BASEPRI, r3
 8108022:	f3bf 8f6f 	isb	sy
 8108026:	f3bf 8f4f 	dsb	sy
 810802a:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 810802c:	bf00      	nop
 810802e:	bf00      	nop
 8108030:	e7fd      	b.n	810802e <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8108032:	687b      	ldr	r3, [r7, #4]
 8108034:	2b00      	cmp	r3, #0
 8108036:	d06f      	beq.n	8108118 <pvPortMalloc+0x154>
 8108038:	4b45      	ldr	r3, [pc, #276]	@ (8108150 <pvPortMalloc+0x18c>)
 810803a:	681b      	ldr	r3, [r3, #0]
 810803c:	687a      	ldr	r2, [r7, #4]
 810803e:	429a      	cmp	r2, r3
 8108040:	d86a      	bhi.n	8108118 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8108042:	4b44      	ldr	r3, [pc, #272]	@ (8108154 <pvPortMalloc+0x190>)
 8108044:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8108046:	4b43      	ldr	r3, [pc, #268]	@ (8108154 <pvPortMalloc+0x190>)
 8108048:	681b      	ldr	r3, [r3, #0]
 810804a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 810804c:	e004      	b.n	8108058 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 810804e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8108050:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8108052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8108054:	681b      	ldr	r3, [r3, #0]
 8108056:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8108058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810805a:	685b      	ldr	r3, [r3, #4]
 810805c:	687a      	ldr	r2, [r7, #4]
 810805e:	429a      	cmp	r2, r3
 8108060:	d903      	bls.n	810806a <pvPortMalloc+0xa6>
 8108062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8108064:	681b      	ldr	r3, [r3, #0]
 8108066:	2b00      	cmp	r3, #0
 8108068:	d1f1      	bne.n	810804e <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 810806a:	4b37      	ldr	r3, [pc, #220]	@ (8108148 <pvPortMalloc+0x184>)
 810806c:	681b      	ldr	r3, [r3, #0]
 810806e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8108070:	429a      	cmp	r2, r3
 8108072:	d051      	beq.n	8108118 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8108074:	6a3b      	ldr	r3, [r7, #32]
 8108076:	681b      	ldr	r3, [r3, #0]
 8108078:	2208      	movs	r2, #8
 810807a:	4413      	add	r3, r2
 810807c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 810807e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8108080:	681a      	ldr	r2, [r3, #0]
 8108082:	6a3b      	ldr	r3, [r7, #32]
 8108084:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8108086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8108088:	685a      	ldr	r2, [r3, #4]
 810808a:	687b      	ldr	r3, [r7, #4]
 810808c:	1ad2      	subs	r2, r2, r3
 810808e:	2308      	movs	r3, #8
 8108090:	005b      	lsls	r3, r3, #1
 8108092:	429a      	cmp	r2, r3
 8108094:	d920      	bls.n	81080d8 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8108096:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8108098:	687b      	ldr	r3, [r7, #4]
 810809a:	4413      	add	r3, r2
 810809c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 810809e:	69bb      	ldr	r3, [r7, #24]
 81080a0:	f003 0307 	and.w	r3, r3, #7
 81080a4:	2b00      	cmp	r3, #0
 81080a6:	d00b      	beq.n	81080c0 <pvPortMalloc+0xfc>
	__asm volatile
 81080a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81080ac:	f383 8811 	msr	BASEPRI, r3
 81080b0:	f3bf 8f6f 	isb	sy
 81080b4:	f3bf 8f4f 	dsb	sy
 81080b8:	613b      	str	r3, [r7, #16]
}
 81080ba:	bf00      	nop
 81080bc:	bf00      	nop
 81080be:	e7fd      	b.n	81080bc <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 81080c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81080c2:	685a      	ldr	r2, [r3, #4]
 81080c4:	687b      	ldr	r3, [r7, #4]
 81080c6:	1ad2      	subs	r2, r2, r3
 81080c8:	69bb      	ldr	r3, [r7, #24]
 81080ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 81080cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81080ce:	687a      	ldr	r2, [r7, #4]
 81080d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 81080d2:	69b8      	ldr	r0, [r7, #24]
 81080d4:	f000 f90a 	bl	81082ec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 81080d8:	4b1d      	ldr	r3, [pc, #116]	@ (8108150 <pvPortMalloc+0x18c>)
 81080da:	681a      	ldr	r2, [r3, #0]
 81080dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81080de:	685b      	ldr	r3, [r3, #4]
 81080e0:	1ad3      	subs	r3, r2, r3
 81080e2:	4a1b      	ldr	r2, [pc, #108]	@ (8108150 <pvPortMalloc+0x18c>)
 81080e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 81080e6:	4b1a      	ldr	r3, [pc, #104]	@ (8108150 <pvPortMalloc+0x18c>)
 81080e8:	681a      	ldr	r2, [r3, #0]
 81080ea:	4b1b      	ldr	r3, [pc, #108]	@ (8108158 <pvPortMalloc+0x194>)
 81080ec:	681b      	ldr	r3, [r3, #0]
 81080ee:	429a      	cmp	r2, r3
 81080f0:	d203      	bcs.n	81080fa <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 81080f2:	4b17      	ldr	r3, [pc, #92]	@ (8108150 <pvPortMalloc+0x18c>)
 81080f4:	681b      	ldr	r3, [r3, #0]
 81080f6:	4a18      	ldr	r2, [pc, #96]	@ (8108158 <pvPortMalloc+0x194>)
 81080f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 81080fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81080fc:	685a      	ldr	r2, [r3, #4]
 81080fe:	4b13      	ldr	r3, [pc, #76]	@ (810814c <pvPortMalloc+0x188>)
 8108100:	681b      	ldr	r3, [r3, #0]
 8108102:	431a      	orrs	r2, r3
 8108104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8108106:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8108108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810810a:	2200      	movs	r2, #0
 810810c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 810810e:	4b13      	ldr	r3, [pc, #76]	@ (810815c <pvPortMalloc+0x198>)
 8108110:	681b      	ldr	r3, [r3, #0]
 8108112:	3301      	adds	r3, #1
 8108114:	4a11      	ldr	r2, [pc, #68]	@ (810815c <pvPortMalloc+0x198>)
 8108116:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8108118:	f001 fe52 	bl	8109dc0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 810811c:	69fb      	ldr	r3, [r7, #28]
 810811e:	f003 0307 	and.w	r3, r3, #7
 8108122:	2b00      	cmp	r3, #0
 8108124:	d00b      	beq.n	810813e <pvPortMalloc+0x17a>
	__asm volatile
 8108126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810812a:	f383 8811 	msr	BASEPRI, r3
 810812e:	f3bf 8f6f 	isb	sy
 8108132:	f3bf 8f4f 	dsb	sy
 8108136:	60fb      	str	r3, [r7, #12]
}
 8108138:	bf00      	nop
 810813a:	bf00      	nop
 810813c:	e7fd      	b.n	810813a <pvPortMalloc+0x176>
	return pvReturn;
 810813e:	69fb      	ldr	r3, [r7, #28]
}
 8108140:	4618      	mov	r0, r3
 8108142:	3728      	adds	r7, #40	@ 0x28
 8108144:	46bd      	mov	sp, r7
 8108146:	bd80      	pop	{r7, pc}
 8108148:	10004650 	.word	0x10004650
 810814c:	10004664 	.word	0x10004664
 8108150:	10004654 	.word	0x10004654
 8108154:	10004648 	.word	0x10004648
 8108158:	10004658 	.word	0x10004658
 810815c:	1000465c 	.word	0x1000465c

08108160 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8108160:	b580      	push	{r7, lr}
 8108162:	b086      	sub	sp, #24
 8108164:	af00      	add	r7, sp, #0
 8108166:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8108168:	687b      	ldr	r3, [r7, #4]
 810816a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 810816c:	687b      	ldr	r3, [r7, #4]
 810816e:	2b00      	cmp	r3, #0
 8108170:	d04f      	beq.n	8108212 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8108172:	2308      	movs	r3, #8
 8108174:	425b      	negs	r3, r3
 8108176:	697a      	ldr	r2, [r7, #20]
 8108178:	4413      	add	r3, r2
 810817a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 810817c:	697b      	ldr	r3, [r7, #20]
 810817e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8108180:	693b      	ldr	r3, [r7, #16]
 8108182:	685a      	ldr	r2, [r3, #4]
 8108184:	4b25      	ldr	r3, [pc, #148]	@ (810821c <vPortFree+0xbc>)
 8108186:	681b      	ldr	r3, [r3, #0]
 8108188:	4013      	ands	r3, r2
 810818a:	2b00      	cmp	r3, #0
 810818c:	d10b      	bne.n	81081a6 <vPortFree+0x46>
	__asm volatile
 810818e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108192:	f383 8811 	msr	BASEPRI, r3
 8108196:	f3bf 8f6f 	isb	sy
 810819a:	f3bf 8f4f 	dsb	sy
 810819e:	60fb      	str	r3, [r7, #12]
}
 81081a0:	bf00      	nop
 81081a2:	bf00      	nop
 81081a4:	e7fd      	b.n	81081a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 81081a6:	693b      	ldr	r3, [r7, #16]
 81081a8:	681b      	ldr	r3, [r3, #0]
 81081aa:	2b00      	cmp	r3, #0
 81081ac:	d00b      	beq.n	81081c6 <vPortFree+0x66>
	__asm volatile
 81081ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81081b2:	f383 8811 	msr	BASEPRI, r3
 81081b6:	f3bf 8f6f 	isb	sy
 81081ba:	f3bf 8f4f 	dsb	sy
 81081be:	60bb      	str	r3, [r7, #8]
}
 81081c0:	bf00      	nop
 81081c2:	bf00      	nop
 81081c4:	e7fd      	b.n	81081c2 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 81081c6:	693b      	ldr	r3, [r7, #16]
 81081c8:	685a      	ldr	r2, [r3, #4]
 81081ca:	4b14      	ldr	r3, [pc, #80]	@ (810821c <vPortFree+0xbc>)
 81081cc:	681b      	ldr	r3, [r3, #0]
 81081ce:	4013      	ands	r3, r2
 81081d0:	2b00      	cmp	r3, #0
 81081d2:	d01e      	beq.n	8108212 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 81081d4:	693b      	ldr	r3, [r7, #16]
 81081d6:	681b      	ldr	r3, [r3, #0]
 81081d8:	2b00      	cmp	r3, #0
 81081da:	d11a      	bne.n	8108212 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 81081dc:	693b      	ldr	r3, [r7, #16]
 81081de:	685a      	ldr	r2, [r3, #4]
 81081e0:	4b0e      	ldr	r3, [pc, #56]	@ (810821c <vPortFree+0xbc>)
 81081e2:	681b      	ldr	r3, [r3, #0]
 81081e4:	43db      	mvns	r3, r3
 81081e6:	401a      	ands	r2, r3
 81081e8:	693b      	ldr	r3, [r7, #16]
 81081ea:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 81081ec:	f001 fdda 	bl	8109da4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 81081f0:	693b      	ldr	r3, [r7, #16]
 81081f2:	685a      	ldr	r2, [r3, #4]
 81081f4:	4b0a      	ldr	r3, [pc, #40]	@ (8108220 <vPortFree+0xc0>)
 81081f6:	681b      	ldr	r3, [r3, #0]
 81081f8:	4413      	add	r3, r2
 81081fa:	4a09      	ldr	r2, [pc, #36]	@ (8108220 <vPortFree+0xc0>)
 81081fc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 81081fe:	6938      	ldr	r0, [r7, #16]
 8108200:	f000 f874 	bl	81082ec <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8108204:	4b07      	ldr	r3, [pc, #28]	@ (8108224 <vPortFree+0xc4>)
 8108206:	681b      	ldr	r3, [r3, #0]
 8108208:	3301      	adds	r3, #1
 810820a:	4a06      	ldr	r2, [pc, #24]	@ (8108224 <vPortFree+0xc4>)
 810820c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 810820e:	f001 fdd7 	bl	8109dc0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8108212:	bf00      	nop
 8108214:	3718      	adds	r7, #24
 8108216:	46bd      	mov	sp, r7
 8108218:	bd80      	pop	{r7, pc}
 810821a:	bf00      	nop
 810821c:	10004664 	.word	0x10004664
 8108220:	10004654 	.word	0x10004654
 8108224:	10004660 	.word	0x10004660

08108228 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8108228:	b480      	push	{r7}
 810822a:	b085      	sub	sp, #20
 810822c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 810822e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8108232:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8108234:	4b27      	ldr	r3, [pc, #156]	@ (81082d4 <prvHeapInit+0xac>)
 8108236:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8108238:	68fb      	ldr	r3, [r7, #12]
 810823a:	f003 0307 	and.w	r3, r3, #7
 810823e:	2b00      	cmp	r3, #0
 8108240:	d00c      	beq.n	810825c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8108242:	68fb      	ldr	r3, [r7, #12]
 8108244:	3307      	adds	r3, #7
 8108246:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8108248:	68fb      	ldr	r3, [r7, #12]
 810824a:	f023 0307 	bic.w	r3, r3, #7
 810824e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8108250:	68ba      	ldr	r2, [r7, #8]
 8108252:	68fb      	ldr	r3, [r7, #12]
 8108254:	1ad3      	subs	r3, r2, r3
 8108256:	4a1f      	ldr	r2, [pc, #124]	@ (81082d4 <prvHeapInit+0xac>)
 8108258:	4413      	add	r3, r2
 810825a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 810825c:	68fb      	ldr	r3, [r7, #12]
 810825e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8108260:	4a1d      	ldr	r2, [pc, #116]	@ (81082d8 <prvHeapInit+0xb0>)
 8108262:	687b      	ldr	r3, [r7, #4]
 8108264:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8108266:	4b1c      	ldr	r3, [pc, #112]	@ (81082d8 <prvHeapInit+0xb0>)
 8108268:	2200      	movs	r2, #0
 810826a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 810826c:	687b      	ldr	r3, [r7, #4]
 810826e:	68ba      	ldr	r2, [r7, #8]
 8108270:	4413      	add	r3, r2
 8108272:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8108274:	2208      	movs	r2, #8
 8108276:	68fb      	ldr	r3, [r7, #12]
 8108278:	1a9b      	subs	r3, r3, r2
 810827a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 810827c:	68fb      	ldr	r3, [r7, #12]
 810827e:	f023 0307 	bic.w	r3, r3, #7
 8108282:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8108284:	68fb      	ldr	r3, [r7, #12]
 8108286:	4a15      	ldr	r2, [pc, #84]	@ (81082dc <prvHeapInit+0xb4>)
 8108288:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 810828a:	4b14      	ldr	r3, [pc, #80]	@ (81082dc <prvHeapInit+0xb4>)
 810828c:	681b      	ldr	r3, [r3, #0]
 810828e:	2200      	movs	r2, #0
 8108290:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8108292:	4b12      	ldr	r3, [pc, #72]	@ (81082dc <prvHeapInit+0xb4>)
 8108294:	681b      	ldr	r3, [r3, #0]
 8108296:	2200      	movs	r2, #0
 8108298:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 810829a:	687b      	ldr	r3, [r7, #4]
 810829c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 810829e:	683b      	ldr	r3, [r7, #0]
 81082a0:	68fa      	ldr	r2, [r7, #12]
 81082a2:	1ad2      	subs	r2, r2, r3
 81082a4:	683b      	ldr	r3, [r7, #0]
 81082a6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 81082a8:	4b0c      	ldr	r3, [pc, #48]	@ (81082dc <prvHeapInit+0xb4>)
 81082aa:	681a      	ldr	r2, [r3, #0]
 81082ac:	683b      	ldr	r3, [r7, #0]
 81082ae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 81082b0:	683b      	ldr	r3, [r7, #0]
 81082b2:	685b      	ldr	r3, [r3, #4]
 81082b4:	4a0a      	ldr	r2, [pc, #40]	@ (81082e0 <prvHeapInit+0xb8>)
 81082b6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 81082b8:	683b      	ldr	r3, [r7, #0]
 81082ba:	685b      	ldr	r3, [r3, #4]
 81082bc:	4a09      	ldr	r2, [pc, #36]	@ (81082e4 <prvHeapInit+0xbc>)
 81082be:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 81082c0:	4b09      	ldr	r3, [pc, #36]	@ (81082e8 <prvHeapInit+0xc0>)
 81082c2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 81082c6:	601a      	str	r2, [r3, #0]
}
 81082c8:	bf00      	nop
 81082ca:	3714      	adds	r7, #20
 81082cc:	46bd      	mov	sp, r7
 81082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81082d2:	4770      	bx	lr
 81082d4:	10000a48 	.word	0x10000a48
 81082d8:	10004648 	.word	0x10004648
 81082dc:	10004650 	.word	0x10004650
 81082e0:	10004658 	.word	0x10004658
 81082e4:	10004654 	.word	0x10004654
 81082e8:	10004664 	.word	0x10004664

081082ec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 81082ec:	b480      	push	{r7}
 81082ee:	b085      	sub	sp, #20
 81082f0:	af00      	add	r7, sp, #0
 81082f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 81082f4:	4b28      	ldr	r3, [pc, #160]	@ (8108398 <prvInsertBlockIntoFreeList+0xac>)
 81082f6:	60fb      	str	r3, [r7, #12]
 81082f8:	e002      	b.n	8108300 <prvInsertBlockIntoFreeList+0x14>
 81082fa:	68fb      	ldr	r3, [r7, #12]
 81082fc:	681b      	ldr	r3, [r3, #0]
 81082fe:	60fb      	str	r3, [r7, #12]
 8108300:	68fb      	ldr	r3, [r7, #12]
 8108302:	681b      	ldr	r3, [r3, #0]
 8108304:	687a      	ldr	r2, [r7, #4]
 8108306:	429a      	cmp	r2, r3
 8108308:	d8f7      	bhi.n	81082fa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 810830a:	68fb      	ldr	r3, [r7, #12]
 810830c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 810830e:	68fb      	ldr	r3, [r7, #12]
 8108310:	685b      	ldr	r3, [r3, #4]
 8108312:	68ba      	ldr	r2, [r7, #8]
 8108314:	4413      	add	r3, r2
 8108316:	687a      	ldr	r2, [r7, #4]
 8108318:	429a      	cmp	r2, r3
 810831a:	d108      	bne.n	810832e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 810831c:	68fb      	ldr	r3, [r7, #12]
 810831e:	685a      	ldr	r2, [r3, #4]
 8108320:	687b      	ldr	r3, [r7, #4]
 8108322:	685b      	ldr	r3, [r3, #4]
 8108324:	441a      	add	r2, r3
 8108326:	68fb      	ldr	r3, [r7, #12]
 8108328:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 810832a:	68fb      	ldr	r3, [r7, #12]
 810832c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 810832e:	687b      	ldr	r3, [r7, #4]
 8108330:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8108332:	687b      	ldr	r3, [r7, #4]
 8108334:	685b      	ldr	r3, [r3, #4]
 8108336:	68ba      	ldr	r2, [r7, #8]
 8108338:	441a      	add	r2, r3
 810833a:	68fb      	ldr	r3, [r7, #12]
 810833c:	681b      	ldr	r3, [r3, #0]
 810833e:	429a      	cmp	r2, r3
 8108340:	d118      	bne.n	8108374 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8108342:	68fb      	ldr	r3, [r7, #12]
 8108344:	681a      	ldr	r2, [r3, #0]
 8108346:	4b15      	ldr	r3, [pc, #84]	@ (810839c <prvInsertBlockIntoFreeList+0xb0>)
 8108348:	681b      	ldr	r3, [r3, #0]
 810834a:	429a      	cmp	r2, r3
 810834c:	d00d      	beq.n	810836a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 810834e:	687b      	ldr	r3, [r7, #4]
 8108350:	685a      	ldr	r2, [r3, #4]
 8108352:	68fb      	ldr	r3, [r7, #12]
 8108354:	681b      	ldr	r3, [r3, #0]
 8108356:	685b      	ldr	r3, [r3, #4]
 8108358:	441a      	add	r2, r3
 810835a:	687b      	ldr	r3, [r7, #4]
 810835c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 810835e:	68fb      	ldr	r3, [r7, #12]
 8108360:	681b      	ldr	r3, [r3, #0]
 8108362:	681a      	ldr	r2, [r3, #0]
 8108364:	687b      	ldr	r3, [r7, #4]
 8108366:	601a      	str	r2, [r3, #0]
 8108368:	e008      	b.n	810837c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 810836a:	4b0c      	ldr	r3, [pc, #48]	@ (810839c <prvInsertBlockIntoFreeList+0xb0>)
 810836c:	681a      	ldr	r2, [r3, #0]
 810836e:	687b      	ldr	r3, [r7, #4]
 8108370:	601a      	str	r2, [r3, #0]
 8108372:	e003      	b.n	810837c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8108374:	68fb      	ldr	r3, [r7, #12]
 8108376:	681a      	ldr	r2, [r3, #0]
 8108378:	687b      	ldr	r3, [r7, #4]
 810837a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 810837c:	68fa      	ldr	r2, [r7, #12]
 810837e:	687b      	ldr	r3, [r7, #4]
 8108380:	429a      	cmp	r2, r3
 8108382:	d002      	beq.n	810838a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8108384:	68fb      	ldr	r3, [r7, #12]
 8108386:	687a      	ldr	r2, [r7, #4]
 8108388:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 810838a:	bf00      	nop
 810838c:	3714      	adds	r7, #20
 810838e:	46bd      	mov	sp, r7
 8108390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108394:	4770      	bx	lr
 8108396:	bf00      	nop
 8108398:	10004648 	.word	0x10004648
 810839c:	10004650 	.word	0x10004650

081083a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 81083a0:	b480      	push	{r7}
 81083a2:	b083      	sub	sp, #12
 81083a4:	af00      	add	r7, sp, #0
 81083a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 81083a8:	687b      	ldr	r3, [r7, #4]
 81083aa:	f103 0208 	add.w	r2, r3, #8
 81083ae:	687b      	ldr	r3, [r7, #4]
 81083b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 81083b2:	687b      	ldr	r3, [r7, #4]
 81083b4:	f04f 32ff 	mov.w	r2, #4294967295
 81083b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 81083ba:	687b      	ldr	r3, [r7, #4]
 81083bc:	f103 0208 	add.w	r2, r3, #8
 81083c0:	687b      	ldr	r3, [r7, #4]
 81083c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 81083c4:	687b      	ldr	r3, [r7, #4]
 81083c6:	f103 0208 	add.w	r2, r3, #8
 81083ca:	687b      	ldr	r3, [r7, #4]
 81083cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 81083ce:	687b      	ldr	r3, [r7, #4]
 81083d0:	2200      	movs	r2, #0
 81083d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 81083d4:	bf00      	nop
 81083d6:	370c      	adds	r7, #12
 81083d8:	46bd      	mov	sp, r7
 81083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 81083de:	4770      	bx	lr

081083e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 81083e0:	b480      	push	{r7}
 81083e2:	b083      	sub	sp, #12
 81083e4:	af00      	add	r7, sp, #0
 81083e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 81083e8:	687b      	ldr	r3, [r7, #4]
 81083ea:	2200      	movs	r2, #0
 81083ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 81083ee:	bf00      	nop
 81083f0:	370c      	adds	r7, #12
 81083f2:	46bd      	mov	sp, r7
 81083f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81083f8:	4770      	bx	lr

081083fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 81083fa:	b480      	push	{r7}
 81083fc:	b085      	sub	sp, #20
 81083fe:	af00      	add	r7, sp, #0
 8108400:	6078      	str	r0, [r7, #4]
 8108402:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8108404:	687b      	ldr	r3, [r7, #4]
 8108406:	685b      	ldr	r3, [r3, #4]
 8108408:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 810840a:	683b      	ldr	r3, [r7, #0]
 810840c:	68fa      	ldr	r2, [r7, #12]
 810840e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8108410:	68fb      	ldr	r3, [r7, #12]
 8108412:	689a      	ldr	r2, [r3, #8]
 8108414:	683b      	ldr	r3, [r7, #0]
 8108416:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8108418:	68fb      	ldr	r3, [r7, #12]
 810841a:	689b      	ldr	r3, [r3, #8]
 810841c:	683a      	ldr	r2, [r7, #0]
 810841e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8108420:	68fb      	ldr	r3, [r7, #12]
 8108422:	683a      	ldr	r2, [r7, #0]
 8108424:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8108426:	683b      	ldr	r3, [r7, #0]
 8108428:	687a      	ldr	r2, [r7, #4]
 810842a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 810842c:	687b      	ldr	r3, [r7, #4]
 810842e:	681b      	ldr	r3, [r3, #0]
 8108430:	1c5a      	adds	r2, r3, #1
 8108432:	687b      	ldr	r3, [r7, #4]
 8108434:	601a      	str	r2, [r3, #0]
}
 8108436:	bf00      	nop
 8108438:	3714      	adds	r7, #20
 810843a:	46bd      	mov	sp, r7
 810843c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108440:	4770      	bx	lr

08108442 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8108442:	b480      	push	{r7}
 8108444:	b085      	sub	sp, #20
 8108446:	af00      	add	r7, sp, #0
 8108448:	6078      	str	r0, [r7, #4]
 810844a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 810844c:	683b      	ldr	r3, [r7, #0]
 810844e:	681b      	ldr	r3, [r3, #0]
 8108450:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8108452:	68bb      	ldr	r3, [r7, #8]
 8108454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108458:	d103      	bne.n	8108462 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 810845a:	687b      	ldr	r3, [r7, #4]
 810845c:	691b      	ldr	r3, [r3, #16]
 810845e:	60fb      	str	r3, [r7, #12]
 8108460:	e00c      	b.n	810847c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8108462:	687b      	ldr	r3, [r7, #4]
 8108464:	3308      	adds	r3, #8
 8108466:	60fb      	str	r3, [r7, #12]
 8108468:	e002      	b.n	8108470 <vListInsert+0x2e>
 810846a:	68fb      	ldr	r3, [r7, #12]
 810846c:	685b      	ldr	r3, [r3, #4]
 810846e:	60fb      	str	r3, [r7, #12]
 8108470:	68fb      	ldr	r3, [r7, #12]
 8108472:	685b      	ldr	r3, [r3, #4]
 8108474:	681b      	ldr	r3, [r3, #0]
 8108476:	68ba      	ldr	r2, [r7, #8]
 8108478:	429a      	cmp	r2, r3
 810847a:	d2f6      	bcs.n	810846a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 810847c:	68fb      	ldr	r3, [r7, #12]
 810847e:	685a      	ldr	r2, [r3, #4]
 8108480:	683b      	ldr	r3, [r7, #0]
 8108482:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8108484:	683b      	ldr	r3, [r7, #0]
 8108486:	685b      	ldr	r3, [r3, #4]
 8108488:	683a      	ldr	r2, [r7, #0]
 810848a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 810848c:	683b      	ldr	r3, [r7, #0]
 810848e:	68fa      	ldr	r2, [r7, #12]
 8108490:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8108492:	68fb      	ldr	r3, [r7, #12]
 8108494:	683a      	ldr	r2, [r7, #0]
 8108496:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8108498:	683b      	ldr	r3, [r7, #0]
 810849a:	687a      	ldr	r2, [r7, #4]
 810849c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 810849e:	687b      	ldr	r3, [r7, #4]
 81084a0:	681b      	ldr	r3, [r3, #0]
 81084a2:	1c5a      	adds	r2, r3, #1
 81084a4:	687b      	ldr	r3, [r7, #4]
 81084a6:	601a      	str	r2, [r3, #0]
}
 81084a8:	bf00      	nop
 81084aa:	3714      	adds	r7, #20
 81084ac:	46bd      	mov	sp, r7
 81084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81084b2:	4770      	bx	lr

081084b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 81084b4:	b480      	push	{r7}
 81084b6:	b085      	sub	sp, #20
 81084b8:	af00      	add	r7, sp, #0
 81084ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 81084bc:	687b      	ldr	r3, [r7, #4]
 81084be:	691b      	ldr	r3, [r3, #16]
 81084c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 81084c2:	687b      	ldr	r3, [r7, #4]
 81084c4:	685b      	ldr	r3, [r3, #4]
 81084c6:	687a      	ldr	r2, [r7, #4]
 81084c8:	6892      	ldr	r2, [r2, #8]
 81084ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 81084cc:	687b      	ldr	r3, [r7, #4]
 81084ce:	689b      	ldr	r3, [r3, #8]
 81084d0:	687a      	ldr	r2, [r7, #4]
 81084d2:	6852      	ldr	r2, [r2, #4]
 81084d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 81084d6:	68fb      	ldr	r3, [r7, #12]
 81084d8:	685b      	ldr	r3, [r3, #4]
 81084da:	687a      	ldr	r2, [r7, #4]
 81084dc:	429a      	cmp	r2, r3
 81084de:	d103      	bne.n	81084e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 81084e0:	687b      	ldr	r3, [r7, #4]
 81084e2:	689a      	ldr	r2, [r3, #8]
 81084e4:	68fb      	ldr	r3, [r7, #12]
 81084e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 81084e8:	687b      	ldr	r3, [r7, #4]
 81084ea:	2200      	movs	r2, #0
 81084ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 81084ee:	68fb      	ldr	r3, [r7, #12]
 81084f0:	681b      	ldr	r3, [r3, #0]
 81084f2:	1e5a      	subs	r2, r3, #1
 81084f4:	68fb      	ldr	r3, [r7, #12]
 81084f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 81084f8:	68fb      	ldr	r3, [r7, #12]
 81084fa:	681b      	ldr	r3, [r3, #0]
}
 81084fc:	4618      	mov	r0, r3
 81084fe:	3714      	adds	r7, #20
 8108500:	46bd      	mov	sp, r7
 8108502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108506:	4770      	bx	lr

08108508 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8108508:	b480      	push	{r7}
 810850a:	b085      	sub	sp, #20
 810850c:	af00      	add	r7, sp, #0
 810850e:	60f8      	str	r0, [r7, #12]
 8108510:	60b9      	str	r1, [r7, #8]
 8108512:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8108514:	68fb      	ldr	r3, [r7, #12]
 8108516:	3b04      	subs	r3, #4
 8108518:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 810851a:	68fb      	ldr	r3, [r7, #12]
 810851c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8108520:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8108522:	68fb      	ldr	r3, [r7, #12]
 8108524:	3b04      	subs	r3, #4
 8108526:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8108528:	68bb      	ldr	r3, [r7, #8]
 810852a:	f023 0201 	bic.w	r2, r3, #1
 810852e:	68fb      	ldr	r3, [r7, #12]
 8108530:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8108532:	68fb      	ldr	r3, [r7, #12]
 8108534:	3b04      	subs	r3, #4
 8108536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8108538:	4a0c      	ldr	r2, [pc, #48]	@ (810856c <pxPortInitialiseStack+0x64>)
 810853a:	68fb      	ldr	r3, [r7, #12]
 810853c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 810853e:	68fb      	ldr	r3, [r7, #12]
 8108540:	3b14      	subs	r3, #20
 8108542:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8108544:	687a      	ldr	r2, [r7, #4]
 8108546:	68fb      	ldr	r3, [r7, #12]
 8108548:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 810854a:	68fb      	ldr	r3, [r7, #12]
 810854c:	3b04      	subs	r3, #4
 810854e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8108550:	68fb      	ldr	r3, [r7, #12]
 8108552:	f06f 0202 	mvn.w	r2, #2
 8108556:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8108558:	68fb      	ldr	r3, [r7, #12]
 810855a:	3b20      	subs	r3, #32
 810855c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 810855e:	68fb      	ldr	r3, [r7, #12]
}
 8108560:	4618      	mov	r0, r3
 8108562:	3714      	adds	r7, #20
 8108564:	46bd      	mov	sp, r7
 8108566:	f85d 7b04 	ldr.w	r7, [sp], #4
 810856a:	4770      	bx	lr
 810856c:	08108571 	.word	0x08108571

08108570 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8108570:	b480      	push	{r7}
 8108572:	b085      	sub	sp, #20
 8108574:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8108576:	2300      	movs	r3, #0
 8108578:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 810857a:	4b13      	ldr	r3, [pc, #76]	@ (81085c8 <prvTaskExitError+0x58>)
 810857c:	681b      	ldr	r3, [r3, #0]
 810857e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108582:	d00b      	beq.n	810859c <prvTaskExitError+0x2c>
	__asm volatile
 8108584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108588:	f383 8811 	msr	BASEPRI, r3
 810858c:	f3bf 8f6f 	isb	sy
 8108590:	f3bf 8f4f 	dsb	sy
 8108594:	60fb      	str	r3, [r7, #12]
}
 8108596:	bf00      	nop
 8108598:	bf00      	nop
 810859a:	e7fd      	b.n	8108598 <prvTaskExitError+0x28>
	__asm volatile
 810859c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81085a0:	f383 8811 	msr	BASEPRI, r3
 81085a4:	f3bf 8f6f 	isb	sy
 81085a8:	f3bf 8f4f 	dsb	sy
 81085ac:	60bb      	str	r3, [r7, #8]
}
 81085ae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 81085b0:	bf00      	nop
 81085b2:	687b      	ldr	r3, [r7, #4]
 81085b4:	2b00      	cmp	r3, #0
 81085b6:	d0fc      	beq.n	81085b2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 81085b8:	bf00      	nop
 81085ba:	bf00      	nop
 81085bc:	3714      	adds	r7, #20
 81085be:	46bd      	mov	sp, r7
 81085c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81085c4:	4770      	bx	lr
 81085c6:	bf00      	nop
 81085c8:	10000010 	.word	0x10000010
 81085cc:	00000000 	.word	0x00000000

081085d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 81085d0:	4b07      	ldr	r3, [pc, #28]	@ (81085f0 <pxCurrentTCBConst2>)
 81085d2:	6819      	ldr	r1, [r3, #0]
 81085d4:	6808      	ldr	r0, [r1, #0]
 81085d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81085da:	f380 8809 	msr	PSP, r0
 81085de:	f3bf 8f6f 	isb	sy
 81085e2:	f04f 0000 	mov.w	r0, #0
 81085e6:	f380 8811 	msr	BASEPRI, r0
 81085ea:	4770      	bx	lr
 81085ec:	f3af 8000 	nop.w

081085f0 <pxCurrentTCBConst2>:
 81085f0:	100046b0 	.word	0x100046b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 81085f4:	bf00      	nop
 81085f6:	bf00      	nop

081085f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 81085f8:	4808      	ldr	r0, [pc, #32]	@ (810861c <prvPortStartFirstTask+0x24>)
 81085fa:	6800      	ldr	r0, [r0, #0]
 81085fc:	6800      	ldr	r0, [r0, #0]
 81085fe:	f380 8808 	msr	MSP, r0
 8108602:	f04f 0000 	mov.w	r0, #0
 8108606:	f380 8814 	msr	CONTROL, r0
 810860a:	b662      	cpsie	i
 810860c:	b661      	cpsie	f
 810860e:	f3bf 8f4f 	dsb	sy
 8108612:	f3bf 8f6f 	isb	sy
 8108616:	df00      	svc	0
 8108618:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 810861a:	bf00      	nop
 810861c:	e000ed08 	.word	0xe000ed08

08108620 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8108620:	b580      	push	{r7, lr}
 8108622:	b086      	sub	sp, #24
 8108624:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8108626:	4b47      	ldr	r3, [pc, #284]	@ (8108744 <xPortStartScheduler+0x124>)
 8108628:	681b      	ldr	r3, [r3, #0]
 810862a:	4a47      	ldr	r2, [pc, #284]	@ (8108748 <xPortStartScheduler+0x128>)
 810862c:	4293      	cmp	r3, r2
 810862e:	d10b      	bne.n	8108648 <xPortStartScheduler+0x28>
	__asm volatile
 8108630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108634:	f383 8811 	msr	BASEPRI, r3
 8108638:	f3bf 8f6f 	isb	sy
 810863c:	f3bf 8f4f 	dsb	sy
 8108640:	60fb      	str	r3, [r7, #12]
}
 8108642:	bf00      	nop
 8108644:	bf00      	nop
 8108646:	e7fd      	b.n	8108644 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8108648:	4b3e      	ldr	r3, [pc, #248]	@ (8108744 <xPortStartScheduler+0x124>)
 810864a:	681b      	ldr	r3, [r3, #0]
 810864c:	4a3f      	ldr	r2, [pc, #252]	@ (810874c <xPortStartScheduler+0x12c>)
 810864e:	4293      	cmp	r3, r2
 8108650:	d10b      	bne.n	810866a <xPortStartScheduler+0x4a>
	__asm volatile
 8108652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108656:	f383 8811 	msr	BASEPRI, r3
 810865a:	f3bf 8f6f 	isb	sy
 810865e:	f3bf 8f4f 	dsb	sy
 8108662:	613b      	str	r3, [r7, #16]
}
 8108664:	bf00      	nop
 8108666:	bf00      	nop
 8108668:	e7fd      	b.n	8108666 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 810866a:	4b39      	ldr	r3, [pc, #228]	@ (8108750 <xPortStartScheduler+0x130>)
 810866c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 810866e:	697b      	ldr	r3, [r7, #20]
 8108670:	781b      	ldrb	r3, [r3, #0]
 8108672:	b2db      	uxtb	r3, r3
 8108674:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8108676:	697b      	ldr	r3, [r7, #20]
 8108678:	22ff      	movs	r2, #255	@ 0xff
 810867a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 810867c:	697b      	ldr	r3, [r7, #20]
 810867e:	781b      	ldrb	r3, [r3, #0]
 8108680:	b2db      	uxtb	r3, r3
 8108682:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8108684:	78fb      	ldrb	r3, [r7, #3]
 8108686:	b2db      	uxtb	r3, r3
 8108688:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 810868c:	b2da      	uxtb	r2, r3
 810868e:	4b31      	ldr	r3, [pc, #196]	@ (8108754 <xPortStartScheduler+0x134>)
 8108690:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8108692:	4b31      	ldr	r3, [pc, #196]	@ (8108758 <xPortStartScheduler+0x138>)
 8108694:	2207      	movs	r2, #7
 8108696:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8108698:	e009      	b.n	81086ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 810869a:	4b2f      	ldr	r3, [pc, #188]	@ (8108758 <xPortStartScheduler+0x138>)
 810869c:	681b      	ldr	r3, [r3, #0]
 810869e:	3b01      	subs	r3, #1
 81086a0:	4a2d      	ldr	r2, [pc, #180]	@ (8108758 <xPortStartScheduler+0x138>)
 81086a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 81086a4:	78fb      	ldrb	r3, [r7, #3]
 81086a6:	b2db      	uxtb	r3, r3
 81086a8:	005b      	lsls	r3, r3, #1
 81086aa:	b2db      	uxtb	r3, r3
 81086ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 81086ae:	78fb      	ldrb	r3, [r7, #3]
 81086b0:	b2db      	uxtb	r3, r3
 81086b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81086b6:	2b80      	cmp	r3, #128	@ 0x80
 81086b8:	d0ef      	beq.n	810869a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 81086ba:	4b27      	ldr	r3, [pc, #156]	@ (8108758 <xPortStartScheduler+0x138>)
 81086bc:	681b      	ldr	r3, [r3, #0]
 81086be:	f1c3 0307 	rsb	r3, r3, #7
 81086c2:	2b04      	cmp	r3, #4
 81086c4:	d00b      	beq.n	81086de <xPortStartScheduler+0xbe>
	__asm volatile
 81086c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81086ca:	f383 8811 	msr	BASEPRI, r3
 81086ce:	f3bf 8f6f 	isb	sy
 81086d2:	f3bf 8f4f 	dsb	sy
 81086d6:	60bb      	str	r3, [r7, #8]
}
 81086d8:	bf00      	nop
 81086da:	bf00      	nop
 81086dc:	e7fd      	b.n	81086da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 81086de:	4b1e      	ldr	r3, [pc, #120]	@ (8108758 <xPortStartScheduler+0x138>)
 81086e0:	681b      	ldr	r3, [r3, #0]
 81086e2:	021b      	lsls	r3, r3, #8
 81086e4:	4a1c      	ldr	r2, [pc, #112]	@ (8108758 <xPortStartScheduler+0x138>)
 81086e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 81086e8:	4b1b      	ldr	r3, [pc, #108]	@ (8108758 <xPortStartScheduler+0x138>)
 81086ea:	681b      	ldr	r3, [r3, #0]
 81086ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 81086f0:	4a19      	ldr	r2, [pc, #100]	@ (8108758 <xPortStartScheduler+0x138>)
 81086f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 81086f4:	687b      	ldr	r3, [r7, #4]
 81086f6:	b2da      	uxtb	r2, r3
 81086f8:	697b      	ldr	r3, [r7, #20]
 81086fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 81086fc:	4b17      	ldr	r3, [pc, #92]	@ (810875c <xPortStartScheduler+0x13c>)
 81086fe:	681b      	ldr	r3, [r3, #0]
 8108700:	4a16      	ldr	r2, [pc, #88]	@ (810875c <xPortStartScheduler+0x13c>)
 8108702:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8108706:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8108708:	4b14      	ldr	r3, [pc, #80]	@ (810875c <xPortStartScheduler+0x13c>)
 810870a:	681b      	ldr	r3, [r3, #0]
 810870c:	4a13      	ldr	r2, [pc, #76]	@ (810875c <xPortStartScheduler+0x13c>)
 810870e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8108712:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8108714:	f000 f8da 	bl	81088cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8108718:	4b11      	ldr	r3, [pc, #68]	@ (8108760 <xPortStartScheduler+0x140>)
 810871a:	2200      	movs	r2, #0
 810871c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 810871e:	f000 f8f9 	bl	8108914 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8108722:	4b10      	ldr	r3, [pc, #64]	@ (8108764 <xPortStartScheduler+0x144>)
 8108724:	681b      	ldr	r3, [r3, #0]
 8108726:	4a0f      	ldr	r2, [pc, #60]	@ (8108764 <xPortStartScheduler+0x144>)
 8108728:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 810872c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 810872e:	f7ff ff63 	bl	81085f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8108732:	f001 fcad 	bl	810a090 <vTaskSwitchContext>
	prvTaskExitError();
 8108736:	f7ff ff1b 	bl	8108570 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 810873a:	2300      	movs	r3, #0
}
 810873c:	4618      	mov	r0, r3
 810873e:	3718      	adds	r7, #24
 8108740:	46bd      	mov	sp, r7
 8108742:	bd80      	pop	{r7, pc}
 8108744:	e000ed00 	.word	0xe000ed00
 8108748:	410fc271 	.word	0x410fc271
 810874c:	410fc270 	.word	0x410fc270
 8108750:	e000e400 	.word	0xe000e400
 8108754:	10004668 	.word	0x10004668
 8108758:	1000466c 	.word	0x1000466c
 810875c:	e000ed20 	.word	0xe000ed20
 8108760:	10000010 	.word	0x10000010
 8108764:	e000ef34 	.word	0xe000ef34

08108768 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8108768:	b480      	push	{r7}
 810876a:	b083      	sub	sp, #12
 810876c:	af00      	add	r7, sp, #0
	__asm volatile
 810876e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108772:	f383 8811 	msr	BASEPRI, r3
 8108776:	f3bf 8f6f 	isb	sy
 810877a:	f3bf 8f4f 	dsb	sy
 810877e:	607b      	str	r3, [r7, #4]
}
 8108780:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8108782:	4b10      	ldr	r3, [pc, #64]	@ (81087c4 <vPortEnterCritical+0x5c>)
 8108784:	681b      	ldr	r3, [r3, #0]
 8108786:	3301      	adds	r3, #1
 8108788:	4a0e      	ldr	r2, [pc, #56]	@ (81087c4 <vPortEnterCritical+0x5c>)
 810878a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 810878c:	4b0d      	ldr	r3, [pc, #52]	@ (81087c4 <vPortEnterCritical+0x5c>)
 810878e:	681b      	ldr	r3, [r3, #0]
 8108790:	2b01      	cmp	r3, #1
 8108792:	d110      	bne.n	81087b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8108794:	4b0c      	ldr	r3, [pc, #48]	@ (81087c8 <vPortEnterCritical+0x60>)
 8108796:	681b      	ldr	r3, [r3, #0]
 8108798:	b2db      	uxtb	r3, r3
 810879a:	2b00      	cmp	r3, #0
 810879c:	d00b      	beq.n	81087b6 <vPortEnterCritical+0x4e>
	__asm volatile
 810879e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81087a2:	f383 8811 	msr	BASEPRI, r3
 81087a6:	f3bf 8f6f 	isb	sy
 81087aa:	f3bf 8f4f 	dsb	sy
 81087ae:	603b      	str	r3, [r7, #0]
}
 81087b0:	bf00      	nop
 81087b2:	bf00      	nop
 81087b4:	e7fd      	b.n	81087b2 <vPortEnterCritical+0x4a>
	}
}
 81087b6:	bf00      	nop
 81087b8:	370c      	adds	r7, #12
 81087ba:	46bd      	mov	sp, r7
 81087bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81087c0:	4770      	bx	lr
 81087c2:	bf00      	nop
 81087c4:	10000010 	.word	0x10000010
 81087c8:	e000ed04 	.word	0xe000ed04

081087cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 81087cc:	b480      	push	{r7}
 81087ce:	b083      	sub	sp, #12
 81087d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 81087d2:	4b12      	ldr	r3, [pc, #72]	@ (810881c <vPortExitCritical+0x50>)
 81087d4:	681b      	ldr	r3, [r3, #0]
 81087d6:	2b00      	cmp	r3, #0
 81087d8:	d10b      	bne.n	81087f2 <vPortExitCritical+0x26>
	__asm volatile
 81087da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81087de:	f383 8811 	msr	BASEPRI, r3
 81087e2:	f3bf 8f6f 	isb	sy
 81087e6:	f3bf 8f4f 	dsb	sy
 81087ea:	607b      	str	r3, [r7, #4]
}
 81087ec:	bf00      	nop
 81087ee:	bf00      	nop
 81087f0:	e7fd      	b.n	81087ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 81087f2:	4b0a      	ldr	r3, [pc, #40]	@ (810881c <vPortExitCritical+0x50>)
 81087f4:	681b      	ldr	r3, [r3, #0]
 81087f6:	3b01      	subs	r3, #1
 81087f8:	4a08      	ldr	r2, [pc, #32]	@ (810881c <vPortExitCritical+0x50>)
 81087fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 81087fc:	4b07      	ldr	r3, [pc, #28]	@ (810881c <vPortExitCritical+0x50>)
 81087fe:	681b      	ldr	r3, [r3, #0]
 8108800:	2b00      	cmp	r3, #0
 8108802:	d105      	bne.n	8108810 <vPortExitCritical+0x44>
 8108804:	2300      	movs	r3, #0
 8108806:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8108808:	683b      	ldr	r3, [r7, #0]
 810880a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 810880e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8108810:	bf00      	nop
 8108812:	370c      	adds	r7, #12
 8108814:	46bd      	mov	sp, r7
 8108816:	f85d 7b04 	ldr.w	r7, [sp], #4
 810881a:	4770      	bx	lr
 810881c:	10000010 	.word	0x10000010

08108820 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8108820:	f3ef 8009 	mrs	r0, PSP
 8108824:	f3bf 8f6f 	isb	sy
 8108828:	4b15      	ldr	r3, [pc, #84]	@ (8108880 <pxCurrentTCBConst>)
 810882a:	681a      	ldr	r2, [r3, #0]
 810882c:	f01e 0f10 	tst.w	lr, #16
 8108830:	bf08      	it	eq
 8108832:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8108836:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810883a:	6010      	str	r0, [r2, #0]
 810883c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8108840:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8108844:	f380 8811 	msr	BASEPRI, r0
 8108848:	f3bf 8f4f 	dsb	sy
 810884c:	f3bf 8f6f 	isb	sy
 8108850:	f001 fc1e 	bl	810a090 <vTaskSwitchContext>
 8108854:	f04f 0000 	mov.w	r0, #0
 8108858:	f380 8811 	msr	BASEPRI, r0
 810885c:	bc09      	pop	{r0, r3}
 810885e:	6819      	ldr	r1, [r3, #0]
 8108860:	6808      	ldr	r0, [r1, #0]
 8108862:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108866:	f01e 0f10 	tst.w	lr, #16
 810886a:	bf08      	it	eq
 810886c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8108870:	f380 8809 	msr	PSP, r0
 8108874:	f3bf 8f6f 	isb	sy
 8108878:	4770      	bx	lr
 810887a:	bf00      	nop
 810887c:	f3af 8000 	nop.w

08108880 <pxCurrentTCBConst>:
 8108880:	100046b0 	.word	0x100046b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8108884:	bf00      	nop
 8108886:	bf00      	nop

08108888 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8108888:	b580      	push	{r7, lr}
 810888a:	b082      	sub	sp, #8
 810888c:	af00      	add	r7, sp, #0
	__asm volatile
 810888e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108892:	f383 8811 	msr	BASEPRI, r3
 8108896:	f3bf 8f6f 	isb	sy
 810889a:	f3bf 8f4f 	dsb	sy
 810889e:	607b      	str	r3, [r7, #4]
}
 81088a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 81088a2:	f001 fb3b 	bl	8109f1c <xTaskIncrementTick>
 81088a6:	4603      	mov	r3, r0
 81088a8:	2b00      	cmp	r3, #0
 81088aa:	d003      	beq.n	81088b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 81088ac:	4b06      	ldr	r3, [pc, #24]	@ (81088c8 <xPortSysTickHandler+0x40>)
 81088ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81088b2:	601a      	str	r2, [r3, #0]
 81088b4:	2300      	movs	r3, #0
 81088b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 81088b8:	683b      	ldr	r3, [r7, #0]
 81088ba:	f383 8811 	msr	BASEPRI, r3
}
 81088be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 81088c0:	bf00      	nop
 81088c2:	3708      	adds	r7, #8
 81088c4:	46bd      	mov	sp, r7
 81088c6:	bd80      	pop	{r7, pc}
 81088c8:	e000ed04 	.word	0xe000ed04

081088cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 81088cc:	b480      	push	{r7}
 81088ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 81088d0:	4b0b      	ldr	r3, [pc, #44]	@ (8108900 <vPortSetupTimerInterrupt+0x34>)
 81088d2:	2200      	movs	r2, #0
 81088d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 81088d6:	4b0b      	ldr	r3, [pc, #44]	@ (8108904 <vPortSetupTimerInterrupt+0x38>)
 81088d8:	2200      	movs	r2, #0
 81088da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 81088dc:	4b0a      	ldr	r3, [pc, #40]	@ (8108908 <vPortSetupTimerInterrupt+0x3c>)
 81088de:	681b      	ldr	r3, [r3, #0]
 81088e0:	4a0a      	ldr	r2, [pc, #40]	@ (810890c <vPortSetupTimerInterrupt+0x40>)
 81088e2:	fba2 2303 	umull	r2, r3, r2, r3
 81088e6:	099b      	lsrs	r3, r3, #6
 81088e8:	4a09      	ldr	r2, [pc, #36]	@ (8108910 <vPortSetupTimerInterrupt+0x44>)
 81088ea:	3b01      	subs	r3, #1
 81088ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 81088ee:	4b04      	ldr	r3, [pc, #16]	@ (8108900 <vPortSetupTimerInterrupt+0x34>)
 81088f0:	2207      	movs	r2, #7
 81088f2:	601a      	str	r2, [r3, #0]
}
 81088f4:	bf00      	nop
 81088f6:	46bd      	mov	sp, r7
 81088f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81088fc:	4770      	bx	lr
 81088fe:	bf00      	nop
 8108900:	e000e010 	.word	0xe000e010
 8108904:	e000e018 	.word	0xe000e018
 8108908:	10000004 	.word	0x10000004
 810890c:	10624dd3 	.word	0x10624dd3
 8108910:	e000e014 	.word	0xe000e014

08108914 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8108914:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8108924 <vPortEnableVFP+0x10>
 8108918:	6801      	ldr	r1, [r0, #0]
 810891a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 810891e:	6001      	str	r1, [r0, #0]
 8108920:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8108922:	bf00      	nop
 8108924:	e000ed88 	.word	0xe000ed88

08108928 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8108928:	b480      	push	{r7}
 810892a:	b085      	sub	sp, #20
 810892c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 810892e:	f3ef 8305 	mrs	r3, IPSR
 8108932:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8108934:	68fb      	ldr	r3, [r7, #12]
 8108936:	2b0f      	cmp	r3, #15
 8108938:	d915      	bls.n	8108966 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 810893a:	4a18      	ldr	r2, [pc, #96]	@ (810899c <vPortValidateInterruptPriority+0x74>)
 810893c:	68fb      	ldr	r3, [r7, #12]
 810893e:	4413      	add	r3, r2
 8108940:	781b      	ldrb	r3, [r3, #0]
 8108942:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8108944:	4b16      	ldr	r3, [pc, #88]	@ (81089a0 <vPortValidateInterruptPriority+0x78>)
 8108946:	781b      	ldrb	r3, [r3, #0]
 8108948:	7afa      	ldrb	r2, [r7, #11]
 810894a:	429a      	cmp	r2, r3
 810894c:	d20b      	bcs.n	8108966 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 810894e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108952:	f383 8811 	msr	BASEPRI, r3
 8108956:	f3bf 8f6f 	isb	sy
 810895a:	f3bf 8f4f 	dsb	sy
 810895e:	607b      	str	r3, [r7, #4]
}
 8108960:	bf00      	nop
 8108962:	bf00      	nop
 8108964:	e7fd      	b.n	8108962 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8108966:	4b0f      	ldr	r3, [pc, #60]	@ (81089a4 <vPortValidateInterruptPriority+0x7c>)
 8108968:	681b      	ldr	r3, [r3, #0]
 810896a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 810896e:	4b0e      	ldr	r3, [pc, #56]	@ (81089a8 <vPortValidateInterruptPriority+0x80>)
 8108970:	681b      	ldr	r3, [r3, #0]
 8108972:	429a      	cmp	r2, r3
 8108974:	d90b      	bls.n	810898e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8108976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810897a:	f383 8811 	msr	BASEPRI, r3
 810897e:	f3bf 8f6f 	isb	sy
 8108982:	f3bf 8f4f 	dsb	sy
 8108986:	603b      	str	r3, [r7, #0]
}
 8108988:	bf00      	nop
 810898a:	bf00      	nop
 810898c:	e7fd      	b.n	810898a <vPortValidateInterruptPriority+0x62>
	}
 810898e:	bf00      	nop
 8108990:	3714      	adds	r7, #20
 8108992:	46bd      	mov	sp, r7
 8108994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108998:	4770      	bx	lr
 810899a:	bf00      	nop
 810899c:	e000e3f0 	.word	0xe000e3f0
 81089a0:	10004668 	.word	0x10004668
 81089a4:	e000ed0c 	.word	0xe000ed0c
 81089a8:	1000466c 	.word	0x1000466c

081089ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 81089ac:	b580      	push	{r7, lr}
 81089ae:	b084      	sub	sp, #16
 81089b0:	af00      	add	r7, sp, #0
 81089b2:	6078      	str	r0, [r7, #4]
 81089b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 81089b6:	687b      	ldr	r3, [r7, #4]
 81089b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 81089ba:	68fb      	ldr	r3, [r7, #12]
 81089bc:	2b00      	cmp	r3, #0
 81089be:	d10b      	bne.n	81089d8 <xQueueGenericReset+0x2c>
	__asm volatile
 81089c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81089c4:	f383 8811 	msr	BASEPRI, r3
 81089c8:	f3bf 8f6f 	isb	sy
 81089cc:	f3bf 8f4f 	dsb	sy
 81089d0:	60bb      	str	r3, [r7, #8]
}
 81089d2:	bf00      	nop
 81089d4:	bf00      	nop
 81089d6:	e7fd      	b.n	81089d4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 81089d8:	f7ff fec6 	bl	8108768 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 81089dc:	68fb      	ldr	r3, [r7, #12]
 81089de:	681a      	ldr	r2, [r3, #0]
 81089e0:	68fb      	ldr	r3, [r7, #12]
 81089e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81089e4:	68f9      	ldr	r1, [r7, #12]
 81089e6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 81089e8:	fb01 f303 	mul.w	r3, r1, r3
 81089ec:	441a      	add	r2, r3
 81089ee:	68fb      	ldr	r3, [r7, #12]
 81089f0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 81089f2:	68fb      	ldr	r3, [r7, #12]
 81089f4:	2200      	movs	r2, #0
 81089f6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 81089f8:	68fb      	ldr	r3, [r7, #12]
 81089fa:	681a      	ldr	r2, [r3, #0]
 81089fc:	68fb      	ldr	r3, [r7, #12]
 81089fe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8108a00:	68fb      	ldr	r3, [r7, #12]
 8108a02:	681a      	ldr	r2, [r3, #0]
 8108a04:	68fb      	ldr	r3, [r7, #12]
 8108a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8108a08:	3b01      	subs	r3, #1
 8108a0a:	68f9      	ldr	r1, [r7, #12]
 8108a0c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8108a0e:	fb01 f303 	mul.w	r3, r1, r3
 8108a12:	441a      	add	r2, r3
 8108a14:	68fb      	ldr	r3, [r7, #12]
 8108a16:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8108a18:	68fb      	ldr	r3, [r7, #12]
 8108a1a:	22ff      	movs	r2, #255	@ 0xff
 8108a1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8108a20:	68fb      	ldr	r3, [r7, #12]
 8108a22:	22ff      	movs	r2, #255	@ 0xff
 8108a24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8108a28:	683b      	ldr	r3, [r7, #0]
 8108a2a:	2b00      	cmp	r3, #0
 8108a2c:	d114      	bne.n	8108a58 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8108a2e:	68fb      	ldr	r3, [r7, #12]
 8108a30:	691b      	ldr	r3, [r3, #16]
 8108a32:	2b00      	cmp	r3, #0
 8108a34:	d01a      	beq.n	8108a6c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8108a36:	68fb      	ldr	r3, [r7, #12]
 8108a38:	3310      	adds	r3, #16
 8108a3a:	4618      	mov	r0, r3
 8108a3c:	f001 fbe0 	bl	810a200 <xTaskRemoveFromEventList>
 8108a40:	4603      	mov	r3, r0
 8108a42:	2b00      	cmp	r3, #0
 8108a44:	d012      	beq.n	8108a6c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8108a46:	4b0d      	ldr	r3, [pc, #52]	@ (8108a7c <xQueueGenericReset+0xd0>)
 8108a48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8108a4c:	601a      	str	r2, [r3, #0]
 8108a4e:	f3bf 8f4f 	dsb	sy
 8108a52:	f3bf 8f6f 	isb	sy
 8108a56:	e009      	b.n	8108a6c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8108a58:	68fb      	ldr	r3, [r7, #12]
 8108a5a:	3310      	adds	r3, #16
 8108a5c:	4618      	mov	r0, r3
 8108a5e:	f7ff fc9f 	bl	81083a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8108a62:	68fb      	ldr	r3, [r7, #12]
 8108a64:	3324      	adds	r3, #36	@ 0x24
 8108a66:	4618      	mov	r0, r3
 8108a68:	f7ff fc9a 	bl	81083a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8108a6c:	f7ff feae 	bl	81087cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8108a70:	2301      	movs	r3, #1
}
 8108a72:	4618      	mov	r0, r3
 8108a74:	3710      	adds	r7, #16
 8108a76:	46bd      	mov	sp, r7
 8108a78:	bd80      	pop	{r7, pc}
 8108a7a:	bf00      	nop
 8108a7c:	e000ed04 	.word	0xe000ed04

08108a80 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8108a80:	b580      	push	{r7, lr}
 8108a82:	b08e      	sub	sp, #56	@ 0x38
 8108a84:	af02      	add	r7, sp, #8
 8108a86:	60f8      	str	r0, [r7, #12]
 8108a88:	60b9      	str	r1, [r7, #8]
 8108a8a:	607a      	str	r2, [r7, #4]
 8108a8c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8108a8e:	68fb      	ldr	r3, [r7, #12]
 8108a90:	2b00      	cmp	r3, #0
 8108a92:	d10b      	bne.n	8108aac <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8108a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108a98:	f383 8811 	msr	BASEPRI, r3
 8108a9c:	f3bf 8f6f 	isb	sy
 8108aa0:	f3bf 8f4f 	dsb	sy
 8108aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8108aa6:	bf00      	nop
 8108aa8:	bf00      	nop
 8108aaa:	e7fd      	b.n	8108aa8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8108aac:	683b      	ldr	r3, [r7, #0]
 8108aae:	2b00      	cmp	r3, #0
 8108ab0:	d10b      	bne.n	8108aca <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8108ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108ab6:	f383 8811 	msr	BASEPRI, r3
 8108aba:	f3bf 8f6f 	isb	sy
 8108abe:	f3bf 8f4f 	dsb	sy
 8108ac2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8108ac4:	bf00      	nop
 8108ac6:	bf00      	nop
 8108ac8:	e7fd      	b.n	8108ac6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8108aca:	687b      	ldr	r3, [r7, #4]
 8108acc:	2b00      	cmp	r3, #0
 8108ace:	d002      	beq.n	8108ad6 <xQueueGenericCreateStatic+0x56>
 8108ad0:	68bb      	ldr	r3, [r7, #8]
 8108ad2:	2b00      	cmp	r3, #0
 8108ad4:	d001      	beq.n	8108ada <xQueueGenericCreateStatic+0x5a>
 8108ad6:	2301      	movs	r3, #1
 8108ad8:	e000      	b.n	8108adc <xQueueGenericCreateStatic+0x5c>
 8108ada:	2300      	movs	r3, #0
 8108adc:	2b00      	cmp	r3, #0
 8108ade:	d10b      	bne.n	8108af8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8108ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108ae4:	f383 8811 	msr	BASEPRI, r3
 8108ae8:	f3bf 8f6f 	isb	sy
 8108aec:	f3bf 8f4f 	dsb	sy
 8108af0:	623b      	str	r3, [r7, #32]
}
 8108af2:	bf00      	nop
 8108af4:	bf00      	nop
 8108af6:	e7fd      	b.n	8108af4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8108af8:	687b      	ldr	r3, [r7, #4]
 8108afa:	2b00      	cmp	r3, #0
 8108afc:	d102      	bne.n	8108b04 <xQueueGenericCreateStatic+0x84>
 8108afe:	68bb      	ldr	r3, [r7, #8]
 8108b00:	2b00      	cmp	r3, #0
 8108b02:	d101      	bne.n	8108b08 <xQueueGenericCreateStatic+0x88>
 8108b04:	2301      	movs	r3, #1
 8108b06:	e000      	b.n	8108b0a <xQueueGenericCreateStatic+0x8a>
 8108b08:	2300      	movs	r3, #0
 8108b0a:	2b00      	cmp	r3, #0
 8108b0c:	d10b      	bne.n	8108b26 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8108b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108b12:	f383 8811 	msr	BASEPRI, r3
 8108b16:	f3bf 8f6f 	isb	sy
 8108b1a:	f3bf 8f4f 	dsb	sy
 8108b1e:	61fb      	str	r3, [r7, #28]
}
 8108b20:	bf00      	nop
 8108b22:	bf00      	nop
 8108b24:	e7fd      	b.n	8108b22 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8108b26:	2350      	movs	r3, #80	@ 0x50
 8108b28:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8108b2a:	697b      	ldr	r3, [r7, #20]
 8108b2c:	2b50      	cmp	r3, #80	@ 0x50
 8108b2e:	d00b      	beq.n	8108b48 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8108b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108b34:	f383 8811 	msr	BASEPRI, r3
 8108b38:	f3bf 8f6f 	isb	sy
 8108b3c:	f3bf 8f4f 	dsb	sy
 8108b40:	61bb      	str	r3, [r7, #24]
}
 8108b42:	bf00      	nop
 8108b44:	bf00      	nop
 8108b46:	e7fd      	b.n	8108b44 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8108b48:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8108b4a:	683b      	ldr	r3, [r7, #0]
 8108b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8108b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8108b50:	2b00      	cmp	r3, #0
 8108b52:	d00d      	beq.n	8108b70 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8108b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8108b56:	2201      	movs	r2, #1
 8108b58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8108b5c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8108b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8108b62:	9300      	str	r3, [sp, #0]
 8108b64:	4613      	mov	r3, r2
 8108b66:	687a      	ldr	r2, [r7, #4]
 8108b68:	68b9      	ldr	r1, [r7, #8]
 8108b6a:	68f8      	ldr	r0, [r7, #12]
 8108b6c:	f000 f840 	bl	8108bf0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8108b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8108b72:	4618      	mov	r0, r3
 8108b74:	3730      	adds	r7, #48	@ 0x30
 8108b76:	46bd      	mov	sp, r7
 8108b78:	bd80      	pop	{r7, pc}

08108b7a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8108b7a:	b580      	push	{r7, lr}
 8108b7c:	b08a      	sub	sp, #40	@ 0x28
 8108b7e:	af02      	add	r7, sp, #8
 8108b80:	60f8      	str	r0, [r7, #12]
 8108b82:	60b9      	str	r1, [r7, #8]
 8108b84:	4613      	mov	r3, r2
 8108b86:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8108b88:	68fb      	ldr	r3, [r7, #12]
 8108b8a:	2b00      	cmp	r3, #0
 8108b8c:	d10b      	bne.n	8108ba6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8108b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108b92:	f383 8811 	msr	BASEPRI, r3
 8108b96:	f3bf 8f6f 	isb	sy
 8108b9a:	f3bf 8f4f 	dsb	sy
 8108b9e:	613b      	str	r3, [r7, #16]
}
 8108ba0:	bf00      	nop
 8108ba2:	bf00      	nop
 8108ba4:	e7fd      	b.n	8108ba2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8108ba6:	68fb      	ldr	r3, [r7, #12]
 8108ba8:	68ba      	ldr	r2, [r7, #8]
 8108baa:	fb02 f303 	mul.w	r3, r2, r3
 8108bae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8108bb0:	69fb      	ldr	r3, [r7, #28]
 8108bb2:	3350      	adds	r3, #80	@ 0x50
 8108bb4:	4618      	mov	r0, r3
 8108bb6:	f7ff fa05 	bl	8107fc4 <pvPortMalloc>
 8108bba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8108bbc:	69bb      	ldr	r3, [r7, #24]
 8108bbe:	2b00      	cmp	r3, #0
 8108bc0:	d011      	beq.n	8108be6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8108bc2:	69bb      	ldr	r3, [r7, #24]
 8108bc4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8108bc6:	697b      	ldr	r3, [r7, #20]
 8108bc8:	3350      	adds	r3, #80	@ 0x50
 8108bca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8108bcc:	69bb      	ldr	r3, [r7, #24]
 8108bce:	2200      	movs	r2, #0
 8108bd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8108bd4:	79fa      	ldrb	r2, [r7, #7]
 8108bd6:	69bb      	ldr	r3, [r7, #24]
 8108bd8:	9300      	str	r3, [sp, #0]
 8108bda:	4613      	mov	r3, r2
 8108bdc:	697a      	ldr	r2, [r7, #20]
 8108bde:	68b9      	ldr	r1, [r7, #8]
 8108be0:	68f8      	ldr	r0, [r7, #12]
 8108be2:	f000 f805 	bl	8108bf0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8108be6:	69bb      	ldr	r3, [r7, #24]
	}
 8108be8:	4618      	mov	r0, r3
 8108bea:	3720      	adds	r7, #32
 8108bec:	46bd      	mov	sp, r7
 8108bee:	bd80      	pop	{r7, pc}

08108bf0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8108bf0:	b580      	push	{r7, lr}
 8108bf2:	b084      	sub	sp, #16
 8108bf4:	af00      	add	r7, sp, #0
 8108bf6:	60f8      	str	r0, [r7, #12]
 8108bf8:	60b9      	str	r1, [r7, #8]
 8108bfa:	607a      	str	r2, [r7, #4]
 8108bfc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8108bfe:	68bb      	ldr	r3, [r7, #8]
 8108c00:	2b00      	cmp	r3, #0
 8108c02:	d103      	bne.n	8108c0c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8108c04:	69bb      	ldr	r3, [r7, #24]
 8108c06:	69ba      	ldr	r2, [r7, #24]
 8108c08:	601a      	str	r2, [r3, #0]
 8108c0a:	e002      	b.n	8108c12 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8108c0c:	69bb      	ldr	r3, [r7, #24]
 8108c0e:	687a      	ldr	r2, [r7, #4]
 8108c10:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8108c12:	69bb      	ldr	r3, [r7, #24]
 8108c14:	68fa      	ldr	r2, [r7, #12]
 8108c16:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8108c18:	69bb      	ldr	r3, [r7, #24]
 8108c1a:	68ba      	ldr	r2, [r7, #8]
 8108c1c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8108c1e:	2101      	movs	r1, #1
 8108c20:	69b8      	ldr	r0, [r7, #24]
 8108c22:	f7ff fec3 	bl	81089ac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8108c26:	69bb      	ldr	r3, [r7, #24]
 8108c28:	78fa      	ldrb	r2, [r7, #3]
 8108c2a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8108c2e:	bf00      	nop
 8108c30:	3710      	adds	r7, #16
 8108c32:	46bd      	mov	sp, r7
 8108c34:	bd80      	pop	{r7, pc}

08108c36 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8108c36:	b580      	push	{r7, lr}
 8108c38:	b082      	sub	sp, #8
 8108c3a:	af00      	add	r7, sp, #0
 8108c3c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8108c3e:	687b      	ldr	r3, [r7, #4]
 8108c40:	2b00      	cmp	r3, #0
 8108c42:	d00e      	beq.n	8108c62 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8108c44:	687b      	ldr	r3, [r7, #4]
 8108c46:	2200      	movs	r2, #0
 8108c48:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8108c4a:	687b      	ldr	r3, [r7, #4]
 8108c4c:	2200      	movs	r2, #0
 8108c4e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8108c50:	687b      	ldr	r3, [r7, #4]
 8108c52:	2200      	movs	r2, #0
 8108c54:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8108c56:	2300      	movs	r3, #0
 8108c58:	2200      	movs	r2, #0
 8108c5a:	2100      	movs	r1, #0
 8108c5c:	6878      	ldr	r0, [r7, #4]
 8108c5e:	f000 f8a3 	bl	8108da8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8108c62:	bf00      	nop
 8108c64:	3708      	adds	r7, #8
 8108c66:	46bd      	mov	sp, r7
 8108c68:	bd80      	pop	{r7, pc}

08108c6a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8108c6a:	b580      	push	{r7, lr}
 8108c6c:	b086      	sub	sp, #24
 8108c6e:	af00      	add	r7, sp, #0
 8108c70:	4603      	mov	r3, r0
 8108c72:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8108c74:	2301      	movs	r3, #1
 8108c76:	617b      	str	r3, [r7, #20]
 8108c78:	2300      	movs	r3, #0
 8108c7a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8108c7c:	79fb      	ldrb	r3, [r7, #7]
 8108c7e:	461a      	mov	r2, r3
 8108c80:	6939      	ldr	r1, [r7, #16]
 8108c82:	6978      	ldr	r0, [r7, #20]
 8108c84:	f7ff ff79 	bl	8108b7a <xQueueGenericCreate>
 8108c88:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8108c8a:	68f8      	ldr	r0, [r7, #12]
 8108c8c:	f7ff ffd3 	bl	8108c36 <prvInitialiseMutex>

		return xNewQueue;
 8108c90:	68fb      	ldr	r3, [r7, #12]
	}
 8108c92:	4618      	mov	r0, r3
 8108c94:	3718      	adds	r7, #24
 8108c96:	46bd      	mov	sp, r7
 8108c98:	bd80      	pop	{r7, pc}

08108c9a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8108c9a:	b580      	push	{r7, lr}
 8108c9c:	b088      	sub	sp, #32
 8108c9e:	af02      	add	r7, sp, #8
 8108ca0:	4603      	mov	r3, r0
 8108ca2:	6039      	str	r1, [r7, #0]
 8108ca4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8108ca6:	2301      	movs	r3, #1
 8108ca8:	617b      	str	r3, [r7, #20]
 8108caa:	2300      	movs	r3, #0
 8108cac:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8108cae:	79fb      	ldrb	r3, [r7, #7]
 8108cb0:	9300      	str	r3, [sp, #0]
 8108cb2:	683b      	ldr	r3, [r7, #0]
 8108cb4:	2200      	movs	r2, #0
 8108cb6:	6939      	ldr	r1, [r7, #16]
 8108cb8:	6978      	ldr	r0, [r7, #20]
 8108cba:	f7ff fee1 	bl	8108a80 <xQueueGenericCreateStatic>
 8108cbe:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8108cc0:	68f8      	ldr	r0, [r7, #12]
 8108cc2:	f7ff ffb8 	bl	8108c36 <prvInitialiseMutex>

		return xNewQueue;
 8108cc6:	68fb      	ldr	r3, [r7, #12]
	}
 8108cc8:	4618      	mov	r0, r3
 8108cca:	3718      	adds	r7, #24
 8108ccc:	46bd      	mov	sp, r7
 8108cce:	bd80      	pop	{r7, pc}

08108cd0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8108cd0:	b590      	push	{r4, r7, lr}
 8108cd2:	b087      	sub	sp, #28
 8108cd4:	af00      	add	r7, sp, #0
 8108cd6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8108cd8:	687b      	ldr	r3, [r7, #4]
 8108cda:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8108cdc:	693b      	ldr	r3, [r7, #16]
 8108cde:	2b00      	cmp	r3, #0
 8108ce0:	d10b      	bne.n	8108cfa <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8108ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108ce6:	f383 8811 	msr	BASEPRI, r3
 8108cea:	f3bf 8f6f 	isb	sy
 8108cee:	f3bf 8f4f 	dsb	sy
 8108cf2:	60fb      	str	r3, [r7, #12]
}
 8108cf4:	bf00      	nop
 8108cf6:	bf00      	nop
 8108cf8:	e7fd      	b.n	8108cf6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8108cfa:	693b      	ldr	r3, [r7, #16]
 8108cfc:	689c      	ldr	r4, [r3, #8]
 8108cfe:	f001 fc45 	bl	810a58c <xTaskGetCurrentTaskHandle>
 8108d02:	4603      	mov	r3, r0
 8108d04:	429c      	cmp	r4, r3
 8108d06:	d111      	bne.n	8108d2c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8108d08:	693b      	ldr	r3, [r7, #16]
 8108d0a:	68db      	ldr	r3, [r3, #12]
 8108d0c:	1e5a      	subs	r2, r3, #1
 8108d0e:	693b      	ldr	r3, [r7, #16]
 8108d10:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8108d12:	693b      	ldr	r3, [r7, #16]
 8108d14:	68db      	ldr	r3, [r3, #12]
 8108d16:	2b00      	cmp	r3, #0
 8108d18:	d105      	bne.n	8108d26 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8108d1a:	2300      	movs	r3, #0
 8108d1c:	2200      	movs	r2, #0
 8108d1e:	2100      	movs	r1, #0
 8108d20:	6938      	ldr	r0, [r7, #16]
 8108d22:	f000 f841 	bl	8108da8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8108d26:	2301      	movs	r3, #1
 8108d28:	617b      	str	r3, [r7, #20]
 8108d2a:	e001      	b.n	8108d30 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8108d2c:	2300      	movs	r3, #0
 8108d2e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8108d30:	697b      	ldr	r3, [r7, #20]
	}
 8108d32:	4618      	mov	r0, r3
 8108d34:	371c      	adds	r7, #28
 8108d36:	46bd      	mov	sp, r7
 8108d38:	bd90      	pop	{r4, r7, pc}

08108d3a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8108d3a:	b590      	push	{r4, r7, lr}
 8108d3c:	b087      	sub	sp, #28
 8108d3e:	af00      	add	r7, sp, #0
 8108d40:	6078      	str	r0, [r7, #4]
 8108d42:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8108d44:	687b      	ldr	r3, [r7, #4]
 8108d46:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8108d48:	693b      	ldr	r3, [r7, #16]
 8108d4a:	2b00      	cmp	r3, #0
 8108d4c:	d10b      	bne.n	8108d66 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8108d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108d52:	f383 8811 	msr	BASEPRI, r3
 8108d56:	f3bf 8f6f 	isb	sy
 8108d5a:	f3bf 8f4f 	dsb	sy
 8108d5e:	60fb      	str	r3, [r7, #12]
}
 8108d60:	bf00      	nop
 8108d62:	bf00      	nop
 8108d64:	e7fd      	b.n	8108d62 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8108d66:	693b      	ldr	r3, [r7, #16]
 8108d68:	689c      	ldr	r4, [r3, #8]
 8108d6a:	f001 fc0f 	bl	810a58c <xTaskGetCurrentTaskHandle>
 8108d6e:	4603      	mov	r3, r0
 8108d70:	429c      	cmp	r4, r3
 8108d72:	d107      	bne.n	8108d84 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8108d74:	693b      	ldr	r3, [r7, #16]
 8108d76:	68db      	ldr	r3, [r3, #12]
 8108d78:	1c5a      	adds	r2, r3, #1
 8108d7a:	693b      	ldr	r3, [r7, #16]
 8108d7c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8108d7e:	2301      	movs	r3, #1
 8108d80:	617b      	str	r3, [r7, #20]
 8108d82:	e00c      	b.n	8108d9e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8108d84:	6839      	ldr	r1, [r7, #0]
 8108d86:	6938      	ldr	r0, [r7, #16]
 8108d88:	f000 fa90 	bl	81092ac <xQueueSemaphoreTake>
 8108d8c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8108d8e:	697b      	ldr	r3, [r7, #20]
 8108d90:	2b00      	cmp	r3, #0
 8108d92:	d004      	beq.n	8108d9e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8108d94:	693b      	ldr	r3, [r7, #16]
 8108d96:	68db      	ldr	r3, [r3, #12]
 8108d98:	1c5a      	adds	r2, r3, #1
 8108d9a:	693b      	ldr	r3, [r7, #16]
 8108d9c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8108d9e:	697b      	ldr	r3, [r7, #20]
	}
 8108da0:	4618      	mov	r0, r3
 8108da2:	371c      	adds	r7, #28
 8108da4:	46bd      	mov	sp, r7
 8108da6:	bd90      	pop	{r4, r7, pc}

08108da8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8108da8:	b580      	push	{r7, lr}
 8108daa:	b08e      	sub	sp, #56	@ 0x38
 8108dac:	af00      	add	r7, sp, #0
 8108dae:	60f8      	str	r0, [r7, #12]
 8108db0:	60b9      	str	r1, [r7, #8]
 8108db2:	607a      	str	r2, [r7, #4]
 8108db4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8108db6:	2300      	movs	r3, #0
 8108db8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8108dba:	68fb      	ldr	r3, [r7, #12]
 8108dbc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8108dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108dc0:	2b00      	cmp	r3, #0
 8108dc2:	d10b      	bne.n	8108ddc <xQueueGenericSend+0x34>
	__asm volatile
 8108dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108dc8:	f383 8811 	msr	BASEPRI, r3
 8108dcc:	f3bf 8f6f 	isb	sy
 8108dd0:	f3bf 8f4f 	dsb	sy
 8108dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8108dd6:	bf00      	nop
 8108dd8:	bf00      	nop
 8108dda:	e7fd      	b.n	8108dd8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8108ddc:	68bb      	ldr	r3, [r7, #8]
 8108dde:	2b00      	cmp	r3, #0
 8108de0:	d103      	bne.n	8108dea <xQueueGenericSend+0x42>
 8108de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8108de6:	2b00      	cmp	r3, #0
 8108de8:	d101      	bne.n	8108dee <xQueueGenericSend+0x46>
 8108dea:	2301      	movs	r3, #1
 8108dec:	e000      	b.n	8108df0 <xQueueGenericSend+0x48>
 8108dee:	2300      	movs	r3, #0
 8108df0:	2b00      	cmp	r3, #0
 8108df2:	d10b      	bne.n	8108e0c <xQueueGenericSend+0x64>
	__asm volatile
 8108df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108df8:	f383 8811 	msr	BASEPRI, r3
 8108dfc:	f3bf 8f6f 	isb	sy
 8108e00:	f3bf 8f4f 	dsb	sy
 8108e04:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8108e06:	bf00      	nop
 8108e08:	bf00      	nop
 8108e0a:	e7fd      	b.n	8108e08 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8108e0c:	683b      	ldr	r3, [r7, #0]
 8108e0e:	2b02      	cmp	r3, #2
 8108e10:	d103      	bne.n	8108e1a <xQueueGenericSend+0x72>
 8108e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108e14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8108e16:	2b01      	cmp	r3, #1
 8108e18:	d101      	bne.n	8108e1e <xQueueGenericSend+0x76>
 8108e1a:	2301      	movs	r3, #1
 8108e1c:	e000      	b.n	8108e20 <xQueueGenericSend+0x78>
 8108e1e:	2300      	movs	r3, #0
 8108e20:	2b00      	cmp	r3, #0
 8108e22:	d10b      	bne.n	8108e3c <xQueueGenericSend+0x94>
	__asm volatile
 8108e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108e28:	f383 8811 	msr	BASEPRI, r3
 8108e2c:	f3bf 8f6f 	isb	sy
 8108e30:	f3bf 8f4f 	dsb	sy
 8108e34:	623b      	str	r3, [r7, #32]
}
 8108e36:	bf00      	nop
 8108e38:	bf00      	nop
 8108e3a:	e7fd      	b.n	8108e38 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8108e3c:	f001 fbb6 	bl	810a5ac <xTaskGetSchedulerState>
 8108e40:	4603      	mov	r3, r0
 8108e42:	2b00      	cmp	r3, #0
 8108e44:	d102      	bne.n	8108e4c <xQueueGenericSend+0xa4>
 8108e46:	687b      	ldr	r3, [r7, #4]
 8108e48:	2b00      	cmp	r3, #0
 8108e4a:	d101      	bne.n	8108e50 <xQueueGenericSend+0xa8>
 8108e4c:	2301      	movs	r3, #1
 8108e4e:	e000      	b.n	8108e52 <xQueueGenericSend+0xaa>
 8108e50:	2300      	movs	r3, #0
 8108e52:	2b00      	cmp	r3, #0
 8108e54:	d10b      	bne.n	8108e6e <xQueueGenericSend+0xc6>
	__asm volatile
 8108e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108e5a:	f383 8811 	msr	BASEPRI, r3
 8108e5e:	f3bf 8f6f 	isb	sy
 8108e62:	f3bf 8f4f 	dsb	sy
 8108e66:	61fb      	str	r3, [r7, #28]
}
 8108e68:	bf00      	nop
 8108e6a:	bf00      	nop
 8108e6c:	e7fd      	b.n	8108e6a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8108e6e:	f7ff fc7b 	bl	8108768 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8108e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108e74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8108e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108e78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8108e7a:	429a      	cmp	r2, r3
 8108e7c:	d302      	bcc.n	8108e84 <xQueueGenericSend+0xdc>
 8108e7e:	683b      	ldr	r3, [r7, #0]
 8108e80:	2b02      	cmp	r3, #2
 8108e82:	d129      	bne.n	8108ed8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8108e84:	683a      	ldr	r2, [r7, #0]
 8108e86:	68b9      	ldr	r1, [r7, #8]
 8108e88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8108e8a:	f000 fbb9 	bl	8109600 <prvCopyDataToQueue>
 8108e8e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8108e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8108e94:	2b00      	cmp	r3, #0
 8108e96:	d010      	beq.n	8108eba <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8108e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108e9a:	3324      	adds	r3, #36	@ 0x24
 8108e9c:	4618      	mov	r0, r3
 8108e9e:	f001 f9af 	bl	810a200 <xTaskRemoveFromEventList>
 8108ea2:	4603      	mov	r3, r0
 8108ea4:	2b00      	cmp	r3, #0
 8108ea6:	d013      	beq.n	8108ed0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8108ea8:	4b3f      	ldr	r3, [pc, #252]	@ (8108fa8 <xQueueGenericSend+0x200>)
 8108eaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8108eae:	601a      	str	r2, [r3, #0]
 8108eb0:	f3bf 8f4f 	dsb	sy
 8108eb4:	f3bf 8f6f 	isb	sy
 8108eb8:	e00a      	b.n	8108ed0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8108eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8108ebc:	2b00      	cmp	r3, #0
 8108ebe:	d007      	beq.n	8108ed0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8108ec0:	4b39      	ldr	r3, [pc, #228]	@ (8108fa8 <xQueueGenericSend+0x200>)
 8108ec2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8108ec6:	601a      	str	r2, [r3, #0]
 8108ec8:	f3bf 8f4f 	dsb	sy
 8108ecc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8108ed0:	f7ff fc7c 	bl	81087cc <vPortExitCritical>
				return pdPASS;
 8108ed4:	2301      	movs	r3, #1
 8108ed6:	e063      	b.n	8108fa0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8108ed8:	687b      	ldr	r3, [r7, #4]
 8108eda:	2b00      	cmp	r3, #0
 8108edc:	d103      	bne.n	8108ee6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8108ede:	f7ff fc75 	bl	81087cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8108ee2:	2300      	movs	r3, #0
 8108ee4:	e05c      	b.n	8108fa0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8108ee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8108ee8:	2b00      	cmp	r3, #0
 8108eea:	d106      	bne.n	8108efa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8108eec:	f107 0314 	add.w	r3, r7, #20
 8108ef0:	4618      	mov	r0, r3
 8108ef2:	f001 f9e9 	bl	810a2c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8108ef6:	2301      	movs	r3, #1
 8108ef8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8108efa:	f7ff fc67 	bl	81087cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8108efe:	f000 ff51 	bl	8109da4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8108f02:	f7ff fc31 	bl	8108768 <vPortEnterCritical>
 8108f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108f08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8108f0c:	b25b      	sxtb	r3, r3
 8108f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108f12:	d103      	bne.n	8108f1c <xQueueGenericSend+0x174>
 8108f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108f16:	2200      	movs	r2, #0
 8108f18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8108f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108f1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8108f22:	b25b      	sxtb	r3, r3
 8108f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108f28:	d103      	bne.n	8108f32 <xQueueGenericSend+0x18a>
 8108f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108f2c:	2200      	movs	r2, #0
 8108f2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8108f32:	f7ff fc4b 	bl	81087cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8108f36:	1d3a      	adds	r2, r7, #4
 8108f38:	f107 0314 	add.w	r3, r7, #20
 8108f3c:	4611      	mov	r1, r2
 8108f3e:	4618      	mov	r0, r3
 8108f40:	f001 f9d8 	bl	810a2f4 <xTaskCheckForTimeOut>
 8108f44:	4603      	mov	r3, r0
 8108f46:	2b00      	cmp	r3, #0
 8108f48:	d124      	bne.n	8108f94 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8108f4a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8108f4c:	f000 fc50 	bl	81097f0 <prvIsQueueFull>
 8108f50:	4603      	mov	r3, r0
 8108f52:	2b00      	cmp	r3, #0
 8108f54:	d018      	beq.n	8108f88 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8108f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108f58:	3310      	adds	r3, #16
 8108f5a:	687a      	ldr	r2, [r7, #4]
 8108f5c:	4611      	mov	r1, r2
 8108f5e:	4618      	mov	r0, r3
 8108f60:	f001 f8fc 	bl	810a15c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8108f64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8108f66:	f000 fbdb 	bl	8109720 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8108f6a:	f000 ff29 	bl	8109dc0 <xTaskResumeAll>
 8108f6e:	4603      	mov	r3, r0
 8108f70:	2b00      	cmp	r3, #0
 8108f72:	f47f af7c 	bne.w	8108e6e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8108f76:	4b0c      	ldr	r3, [pc, #48]	@ (8108fa8 <xQueueGenericSend+0x200>)
 8108f78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8108f7c:	601a      	str	r2, [r3, #0]
 8108f7e:	f3bf 8f4f 	dsb	sy
 8108f82:	f3bf 8f6f 	isb	sy
 8108f86:	e772      	b.n	8108e6e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8108f88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8108f8a:	f000 fbc9 	bl	8109720 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8108f8e:	f000 ff17 	bl	8109dc0 <xTaskResumeAll>
 8108f92:	e76c      	b.n	8108e6e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8108f94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8108f96:	f000 fbc3 	bl	8109720 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8108f9a:	f000 ff11 	bl	8109dc0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8108f9e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8108fa0:	4618      	mov	r0, r3
 8108fa2:	3738      	adds	r7, #56	@ 0x38
 8108fa4:	46bd      	mov	sp, r7
 8108fa6:	bd80      	pop	{r7, pc}
 8108fa8:	e000ed04 	.word	0xe000ed04

08108fac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8108fac:	b580      	push	{r7, lr}
 8108fae:	b090      	sub	sp, #64	@ 0x40
 8108fb0:	af00      	add	r7, sp, #0
 8108fb2:	60f8      	str	r0, [r7, #12]
 8108fb4:	60b9      	str	r1, [r7, #8]
 8108fb6:	607a      	str	r2, [r7, #4]
 8108fb8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8108fba:	68fb      	ldr	r3, [r7, #12]
 8108fbc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8108fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108fc0:	2b00      	cmp	r3, #0
 8108fc2:	d10b      	bne.n	8108fdc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8108fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108fc8:	f383 8811 	msr	BASEPRI, r3
 8108fcc:	f3bf 8f6f 	isb	sy
 8108fd0:	f3bf 8f4f 	dsb	sy
 8108fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8108fd6:	bf00      	nop
 8108fd8:	bf00      	nop
 8108fda:	e7fd      	b.n	8108fd8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8108fdc:	68bb      	ldr	r3, [r7, #8]
 8108fde:	2b00      	cmp	r3, #0
 8108fe0:	d103      	bne.n	8108fea <xQueueGenericSendFromISR+0x3e>
 8108fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8108fe6:	2b00      	cmp	r3, #0
 8108fe8:	d101      	bne.n	8108fee <xQueueGenericSendFromISR+0x42>
 8108fea:	2301      	movs	r3, #1
 8108fec:	e000      	b.n	8108ff0 <xQueueGenericSendFromISR+0x44>
 8108fee:	2300      	movs	r3, #0
 8108ff0:	2b00      	cmp	r3, #0
 8108ff2:	d10b      	bne.n	810900c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8108ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8108ff8:	f383 8811 	msr	BASEPRI, r3
 8108ffc:	f3bf 8f6f 	isb	sy
 8109000:	f3bf 8f4f 	dsb	sy
 8109004:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8109006:	bf00      	nop
 8109008:	bf00      	nop
 810900a:	e7fd      	b.n	8109008 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 810900c:	683b      	ldr	r3, [r7, #0]
 810900e:	2b02      	cmp	r3, #2
 8109010:	d103      	bne.n	810901a <xQueueGenericSendFromISR+0x6e>
 8109012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8109016:	2b01      	cmp	r3, #1
 8109018:	d101      	bne.n	810901e <xQueueGenericSendFromISR+0x72>
 810901a:	2301      	movs	r3, #1
 810901c:	e000      	b.n	8109020 <xQueueGenericSendFromISR+0x74>
 810901e:	2300      	movs	r3, #0
 8109020:	2b00      	cmp	r3, #0
 8109022:	d10b      	bne.n	810903c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8109024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109028:	f383 8811 	msr	BASEPRI, r3
 810902c:	f3bf 8f6f 	isb	sy
 8109030:	f3bf 8f4f 	dsb	sy
 8109034:	623b      	str	r3, [r7, #32]
}
 8109036:	bf00      	nop
 8109038:	bf00      	nop
 810903a:	e7fd      	b.n	8109038 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 810903c:	f7ff fc74 	bl	8108928 <vPortValidateInterruptPriority>
	__asm volatile
 8109040:	f3ef 8211 	mrs	r2, BASEPRI
 8109044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109048:	f383 8811 	msr	BASEPRI, r3
 810904c:	f3bf 8f6f 	isb	sy
 8109050:	f3bf 8f4f 	dsb	sy
 8109054:	61fa      	str	r2, [r7, #28]
 8109056:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8109058:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 810905a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 810905c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810905e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8109060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8109064:	429a      	cmp	r2, r3
 8109066:	d302      	bcc.n	810906e <xQueueGenericSendFromISR+0xc2>
 8109068:	683b      	ldr	r3, [r7, #0]
 810906a:	2b02      	cmp	r3, #2
 810906c:	d12f      	bne.n	81090ce <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 810906e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109070:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8109074:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8109078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810907a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810907c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 810907e:	683a      	ldr	r2, [r7, #0]
 8109080:	68b9      	ldr	r1, [r7, #8]
 8109082:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8109084:	f000 fabc 	bl	8109600 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8109088:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 810908c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8109090:	d112      	bne.n	81090b8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8109092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8109096:	2b00      	cmp	r3, #0
 8109098:	d016      	beq.n	81090c8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 810909a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810909c:	3324      	adds	r3, #36	@ 0x24
 810909e:	4618      	mov	r0, r3
 81090a0:	f001 f8ae 	bl	810a200 <xTaskRemoveFromEventList>
 81090a4:	4603      	mov	r3, r0
 81090a6:	2b00      	cmp	r3, #0
 81090a8:	d00e      	beq.n	81090c8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 81090aa:	687b      	ldr	r3, [r7, #4]
 81090ac:	2b00      	cmp	r3, #0
 81090ae:	d00b      	beq.n	81090c8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 81090b0:	687b      	ldr	r3, [r7, #4]
 81090b2:	2201      	movs	r2, #1
 81090b4:	601a      	str	r2, [r3, #0]
 81090b6:	e007      	b.n	81090c8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 81090b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 81090bc:	3301      	adds	r3, #1
 81090be:	b2db      	uxtb	r3, r3
 81090c0:	b25a      	sxtb	r2, r3
 81090c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81090c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 81090c8:	2301      	movs	r3, #1
 81090ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 81090cc:	e001      	b.n	81090d2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 81090ce:	2300      	movs	r3, #0
 81090d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81090d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81090d4:	617b      	str	r3, [r7, #20]
	__asm volatile
 81090d6:	697b      	ldr	r3, [r7, #20]
 81090d8:	f383 8811 	msr	BASEPRI, r3
}
 81090dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 81090de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 81090e0:	4618      	mov	r0, r3
 81090e2:	3740      	adds	r7, #64	@ 0x40
 81090e4:	46bd      	mov	sp, r7
 81090e6:	bd80      	pop	{r7, pc}

081090e8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 81090e8:	b580      	push	{r7, lr}
 81090ea:	b08c      	sub	sp, #48	@ 0x30
 81090ec:	af00      	add	r7, sp, #0
 81090ee:	60f8      	str	r0, [r7, #12]
 81090f0:	60b9      	str	r1, [r7, #8]
 81090f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 81090f4:	2300      	movs	r3, #0
 81090f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 81090f8:	68fb      	ldr	r3, [r7, #12]
 81090fa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 81090fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81090fe:	2b00      	cmp	r3, #0
 8109100:	d10b      	bne.n	810911a <xQueueReceive+0x32>
	__asm volatile
 8109102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109106:	f383 8811 	msr	BASEPRI, r3
 810910a:	f3bf 8f6f 	isb	sy
 810910e:	f3bf 8f4f 	dsb	sy
 8109112:	623b      	str	r3, [r7, #32]
}
 8109114:	bf00      	nop
 8109116:	bf00      	nop
 8109118:	e7fd      	b.n	8109116 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 810911a:	68bb      	ldr	r3, [r7, #8]
 810911c:	2b00      	cmp	r3, #0
 810911e:	d103      	bne.n	8109128 <xQueueReceive+0x40>
 8109120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8109122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8109124:	2b00      	cmp	r3, #0
 8109126:	d101      	bne.n	810912c <xQueueReceive+0x44>
 8109128:	2301      	movs	r3, #1
 810912a:	e000      	b.n	810912e <xQueueReceive+0x46>
 810912c:	2300      	movs	r3, #0
 810912e:	2b00      	cmp	r3, #0
 8109130:	d10b      	bne.n	810914a <xQueueReceive+0x62>
	__asm volatile
 8109132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109136:	f383 8811 	msr	BASEPRI, r3
 810913a:	f3bf 8f6f 	isb	sy
 810913e:	f3bf 8f4f 	dsb	sy
 8109142:	61fb      	str	r3, [r7, #28]
}
 8109144:	bf00      	nop
 8109146:	bf00      	nop
 8109148:	e7fd      	b.n	8109146 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 810914a:	f001 fa2f 	bl	810a5ac <xTaskGetSchedulerState>
 810914e:	4603      	mov	r3, r0
 8109150:	2b00      	cmp	r3, #0
 8109152:	d102      	bne.n	810915a <xQueueReceive+0x72>
 8109154:	687b      	ldr	r3, [r7, #4]
 8109156:	2b00      	cmp	r3, #0
 8109158:	d101      	bne.n	810915e <xQueueReceive+0x76>
 810915a:	2301      	movs	r3, #1
 810915c:	e000      	b.n	8109160 <xQueueReceive+0x78>
 810915e:	2300      	movs	r3, #0
 8109160:	2b00      	cmp	r3, #0
 8109162:	d10b      	bne.n	810917c <xQueueReceive+0x94>
	__asm volatile
 8109164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109168:	f383 8811 	msr	BASEPRI, r3
 810916c:	f3bf 8f6f 	isb	sy
 8109170:	f3bf 8f4f 	dsb	sy
 8109174:	61bb      	str	r3, [r7, #24]
}
 8109176:	bf00      	nop
 8109178:	bf00      	nop
 810917a:	e7fd      	b.n	8109178 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 810917c:	f7ff faf4 	bl	8108768 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8109180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8109182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8109184:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8109186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8109188:	2b00      	cmp	r3, #0
 810918a:	d01f      	beq.n	81091cc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 810918c:	68b9      	ldr	r1, [r7, #8]
 810918e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8109190:	f000 faa0 	bl	81096d4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8109194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8109196:	1e5a      	subs	r2, r3, #1
 8109198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810919a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810919c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810919e:	691b      	ldr	r3, [r3, #16]
 81091a0:	2b00      	cmp	r3, #0
 81091a2:	d00f      	beq.n	81091c4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 81091a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81091a6:	3310      	adds	r3, #16
 81091a8:	4618      	mov	r0, r3
 81091aa:	f001 f829 	bl	810a200 <xTaskRemoveFromEventList>
 81091ae:	4603      	mov	r3, r0
 81091b0:	2b00      	cmp	r3, #0
 81091b2:	d007      	beq.n	81091c4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 81091b4:	4b3c      	ldr	r3, [pc, #240]	@ (81092a8 <xQueueReceive+0x1c0>)
 81091b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81091ba:	601a      	str	r2, [r3, #0]
 81091bc:	f3bf 8f4f 	dsb	sy
 81091c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 81091c4:	f7ff fb02 	bl	81087cc <vPortExitCritical>
				return pdPASS;
 81091c8:	2301      	movs	r3, #1
 81091ca:	e069      	b.n	81092a0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 81091cc:	687b      	ldr	r3, [r7, #4]
 81091ce:	2b00      	cmp	r3, #0
 81091d0:	d103      	bne.n	81091da <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 81091d2:	f7ff fafb 	bl	81087cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 81091d6:	2300      	movs	r3, #0
 81091d8:	e062      	b.n	81092a0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 81091da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81091dc:	2b00      	cmp	r3, #0
 81091de:	d106      	bne.n	81091ee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 81091e0:	f107 0310 	add.w	r3, r7, #16
 81091e4:	4618      	mov	r0, r3
 81091e6:	f001 f86f 	bl	810a2c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 81091ea:	2301      	movs	r3, #1
 81091ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 81091ee:	f7ff faed 	bl	81087cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 81091f2:	f000 fdd7 	bl	8109da4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 81091f6:	f7ff fab7 	bl	8108768 <vPortEnterCritical>
 81091fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81091fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8109200:	b25b      	sxtb	r3, r3
 8109202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8109206:	d103      	bne.n	8109210 <xQueueReceive+0x128>
 8109208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810920a:	2200      	movs	r2, #0
 810920c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8109210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8109212:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8109216:	b25b      	sxtb	r3, r3
 8109218:	f1b3 3fff 	cmp.w	r3, #4294967295
 810921c:	d103      	bne.n	8109226 <xQueueReceive+0x13e>
 810921e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8109220:	2200      	movs	r2, #0
 8109222:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8109226:	f7ff fad1 	bl	81087cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 810922a:	1d3a      	adds	r2, r7, #4
 810922c:	f107 0310 	add.w	r3, r7, #16
 8109230:	4611      	mov	r1, r2
 8109232:	4618      	mov	r0, r3
 8109234:	f001 f85e 	bl	810a2f4 <xTaskCheckForTimeOut>
 8109238:	4603      	mov	r3, r0
 810923a:	2b00      	cmp	r3, #0
 810923c:	d123      	bne.n	8109286 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 810923e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8109240:	f000 fac0 	bl	81097c4 <prvIsQueueEmpty>
 8109244:	4603      	mov	r3, r0
 8109246:	2b00      	cmp	r3, #0
 8109248:	d017      	beq.n	810927a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 810924a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810924c:	3324      	adds	r3, #36	@ 0x24
 810924e:	687a      	ldr	r2, [r7, #4]
 8109250:	4611      	mov	r1, r2
 8109252:	4618      	mov	r0, r3
 8109254:	f000 ff82 	bl	810a15c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8109258:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 810925a:	f000 fa61 	bl	8109720 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 810925e:	f000 fdaf 	bl	8109dc0 <xTaskResumeAll>
 8109262:	4603      	mov	r3, r0
 8109264:	2b00      	cmp	r3, #0
 8109266:	d189      	bne.n	810917c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8109268:	4b0f      	ldr	r3, [pc, #60]	@ (81092a8 <xQueueReceive+0x1c0>)
 810926a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 810926e:	601a      	str	r2, [r3, #0]
 8109270:	f3bf 8f4f 	dsb	sy
 8109274:	f3bf 8f6f 	isb	sy
 8109278:	e780      	b.n	810917c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 810927a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 810927c:	f000 fa50 	bl	8109720 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8109280:	f000 fd9e 	bl	8109dc0 <xTaskResumeAll>
 8109284:	e77a      	b.n	810917c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8109286:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8109288:	f000 fa4a 	bl	8109720 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 810928c:	f000 fd98 	bl	8109dc0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8109290:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8109292:	f000 fa97 	bl	81097c4 <prvIsQueueEmpty>
 8109296:	4603      	mov	r3, r0
 8109298:	2b00      	cmp	r3, #0
 810929a:	f43f af6f 	beq.w	810917c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 810929e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 81092a0:	4618      	mov	r0, r3
 81092a2:	3730      	adds	r7, #48	@ 0x30
 81092a4:	46bd      	mov	sp, r7
 81092a6:	bd80      	pop	{r7, pc}
 81092a8:	e000ed04 	.word	0xe000ed04

081092ac <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 81092ac:	b580      	push	{r7, lr}
 81092ae:	b08e      	sub	sp, #56	@ 0x38
 81092b0:	af00      	add	r7, sp, #0
 81092b2:	6078      	str	r0, [r7, #4]
 81092b4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 81092b6:	2300      	movs	r3, #0
 81092b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 81092ba:	687b      	ldr	r3, [r7, #4]
 81092bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 81092be:	2300      	movs	r3, #0
 81092c0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 81092c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81092c4:	2b00      	cmp	r3, #0
 81092c6:	d10b      	bne.n	81092e0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 81092c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81092cc:	f383 8811 	msr	BASEPRI, r3
 81092d0:	f3bf 8f6f 	isb	sy
 81092d4:	f3bf 8f4f 	dsb	sy
 81092d8:	623b      	str	r3, [r7, #32]
}
 81092da:	bf00      	nop
 81092dc:	bf00      	nop
 81092de:	e7fd      	b.n	81092dc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 81092e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81092e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81092e4:	2b00      	cmp	r3, #0
 81092e6:	d00b      	beq.n	8109300 <xQueueSemaphoreTake+0x54>
	__asm volatile
 81092e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81092ec:	f383 8811 	msr	BASEPRI, r3
 81092f0:	f3bf 8f6f 	isb	sy
 81092f4:	f3bf 8f4f 	dsb	sy
 81092f8:	61fb      	str	r3, [r7, #28]
}
 81092fa:	bf00      	nop
 81092fc:	bf00      	nop
 81092fe:	e7fd      	b.n	81092fc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8109300:	f001 f954 	bl	810a5ac <xTaskGetSchedulerState>
 8109304:	4603      	mov	r3, r0
 8109306:	2b00      	cmp	r3, #0
 8109308:	d102      	bne.n	8109310 <xQueueSemaphoreTake+0x64>
 810930a:	683b      	ldr	r3, [r7, #0]
 810930c:	2b00      	cmp	r3, #0
 810930e:	d101      	bne.n	8109314 <xQueueSemaphoreTake+0x68>
 8109310:	2301      	movs	r3, #1
 8109312:	e000      	b.n	8109316 <xQueueSemaphoreTake+0x6a>
 8109314:	2300      	movs	r3, #0
 8109316:	2b00      	cmp	r3, #0
 8109318:	d10b      	bne.n	8109332 <xQueueSemaphoreTake+0x86>
	__asm volatile
 810931a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810931e:	f383 8811 	msr	BASEPRI, r3
 8109322:	f3bf 8f6f 	isb	sy
 8109326:	f3bf 8f4f 	dsb	sy
 810932a:	61bb      	str	r3, [r7, #24]
}
 810932c:	bf00      	nop
 810932e:	bf00      	nop
 8109330:	e7fd      	b.n	810932e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8109332:	f7ff fa19 	bl	8108768 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8109336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8109338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810933a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 810933c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810933e:	2b00      	cmp	r3, #0
 8109340:	d024      	beq.n	810938c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8109342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8109344:	1e5a      	subs	r2, r3, #1
 8109346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8109348:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 810934a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810934c:	681b      	ldr	r3, [r3, #0]
 810934e:	2b00      	cmp	r3, #0
 8109350:	d104      	bne.n	810935c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8109352:	f001 faa5 	bl	810a8a0 <pvTaskIncrementMutexHeldCount>
 8109356:	4602      	mov	r2, r0
 8109358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810935a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810935c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810935e:	691b      	ldr	r3, [r3, #16]
 8109360:	2b00      	cmp	r3, #0
 8109362:	d00f      	beq.n	8109384 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8109364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8109366:	3310      	adds	r3, #16
 8109368:	4618      	mov	r0, r3
 810936a:	f000 ff49 	bl	810a200 <xTaskRemoveFromEventList>
 810936e:	4603      	mov	r3, r0
 8109370:	2b00      	cmp	r3, #0
 8109372:	d007      	beq.n	8109384 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8109374:	4b54      	ldr	r3, [pc, #336]	@ (81094c8 <xQueueSemaphoreTake+0x21c>)
 8109376:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 810937a:	601a      	str	r2, [r3, #0]
 810937c:	f3bf 8f4f 	dsb	sy
 8109380:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8109384:	f7ff fa22 	bl	81087cc <vPortExitCritical>
				return pdPASS;
 8109388:	2301      	movs	r3, #1
 810938a:	e098      	b.n	81094be <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 810938c:	683b      	ldr	r3, [r7, #0]
 810938e:	2b00      	cmp	r3, #0
 8109390:	d112      	bne.n	81093b8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8109392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109394:	2b00      	cmp	r3, #0
 8109396:	d00b      	beq.n	81093b0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8109398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810939c:	f383 8811 	msr	BASEPRI, r3
 81093a0:	f3bf 8f6f 	isb	sy
 81093a4:	f3bf 8f4f 	dsb	sy
 81093a8:	617b      	str	r3, [r7, #20]
}
 81093aa:	bf00      	nop
 81093ac:	bf00      	nop
 81093ae:	e7fd      	b.n	81093ac <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 81093b0:	f7ff fa0c 	bl	81087cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 81093b4:	2300      	movs	r3, #0
 81093b6:	e082      	b.n	81094be <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 81093b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81093ba:	2b00      	cmp	r3, #0
 81093bc:	d106      	bne.n	81093cc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 81093be:	f107 030c 	add.w	r3, r7, #12
 81093c2:	4618      	mov	r0, r3
 81093c4:	f000 ff80 	bl	810a2c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 81093c8:	2301      	movs	r3, #1
 81093ca:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 81093cc:	f7ff f9fe 	bl	81087cc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 81093d0:	f000 fce8 	bl	8109da4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 81093d4:	f7ff f9c8 	bl	8108768 <vPortEnterCritical>
 81093d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81093da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 81093de:	b25b      	sxtb	r3, r3
 81093e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81093e4:	d103      	bne.n	81093ee <xQueueSemaphoreTake+0x142>
 81093e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81093e8:	2200      	movs	r2, #0
 81093ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 81093ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81093f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 81093f4:	b25b      	sxtb	r3, r3
 81093f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 81093fa:	d103      	bne.n	8109404 <xQueueSemaphoreTake+0x158>
 81093fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81093fe:	2200      	movs	r2, #0
 8109400:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8109404:	f7ff f9e2 	bl	81087cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8109408:	463a      	mov	r2, r7
 810940a:	f107 030c 	add.w	r3, r7, #12
 810940e:	4611      	mov	r1, r2
 8109410:	4618      	mov	r0, r3
 8109412:	f000 ff6f 	bl	810a2f4 <xTaskCheckForTimeOut>
 8109416:	4603      	mov	r3, r0
 8109418:	2b00      	cmp	r3, #0
 810941a:	d132      	bne.n	8109482 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 810941c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 810941e:	f000 f9d1 	bl	81097c4 <prvIsQueueEmpty>
 8109422:	4603      	mov	r3, r0
 8109424:	2b00      	cmp	r3, #0
 8109426:	d026      	beq.n	8109476 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8109428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810942a:	681b      	ldr	r3, [r3, #0]
 810942c:	2b00      	cmp	r3, #0
 810942e:	d109      	bne.n	8109444 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8109430:	f7ff f99a 	bl	8108768 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8109434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8109436:	689b      	ldr	r3, [r3, #8]
 8109438:	4618      	mov	r0, r3
 810943a:	f001 f8d5 	bl	810a5e8 <xTaskPriorityInherit>
 810943e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8109440:	f7ff f9c4 	bl	81087cc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8109444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8109446:	3324      	adds	r3, #36	@ 0x24
 8109448:	683a      	ldr	r2, [r7, #0]
 810944a:	4611      	mov	r1, r2
 810944c:	4618      	mov	r0, r3
 810944e:	f000 fe85 	bl	810a15c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8109452:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8109454:	f000 f964 	bl	8109720 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8109458:	f000 fcb2 	bl	8109dc0 <xTaskResumeAll>
 810945c:	4603      	mov	r3, r0
 810945e:	2b00      	cmp	r3, #0
 8109460:	f47f af67 	bne.w	8109332 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8109464:	4b18      	ldr	r3, [pc, #96]	@ (81094c8 <xQueueSemaphoreTake+0x21c>)
 8109466:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 810946a:	601a      	str	r2, [r3, #0]
 810946c:	f3bf 8f4f 	dsb	sy
 8109470:	f3bf 8f6f 	isb	sy
 8109474:	e75d      	b.n	8109332 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8109476:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8109478:	f000 f952 	bl	8109720 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 810947c:	f000 fca0 	bl	8109dc0 <xTaskResumeAll>
 8109480:	e757      	b.n	8109332 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8109482:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8109484:	f000 f94c 	bl	8109720 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8109488:	f000 fc9a 	bl	8109dc0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 810948c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 810948e:	f000 f999 	bl	81097c4 <prvIsQueueEmpty>
 8109492:	4603      	mov	r3, r0
 8109494:	2b00      	cmp	r3, #0
 8109496:	f43f af4c 	beq.w	8109332 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 810949a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810949c:	2b00      	cmp	r3, #0
 810949e:	d00d      	beq.n	81094bc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 81094a0:	f7ff f962 	bl	8108768 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 81094a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 81094a6:	f000 f893 	bl	81095d0 <prvGetDisinheritPriorityAfterTimeout>
 81094aa:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 81094ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81094ae:	689b      	ldr	r3, [r3, #8]
 81094b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 81094b2:	4618      	mov	r0, r3
 81094b4:	f001 f970 	bl	810a798 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 81094b8:	f7ff f988 	bl	81087cc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 81094bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 81094be:	4618      	mov	r0, r3
 81094c0:	3738      	adds	r7, #56	@ 0x38
 81094c2:	46bd      	mov	sp, r7
 81094c4:	bd80      	pop	{r7, pc}
 81094c6:	bf00      	nop
 81094c8:	e000ed04 	.word	0xe000ed04

081094cc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 81094cc:	b580      	push	{r7, lr}
 81094ce:	b08e      	sub	sp, #56	@ 0x38
 81094d0:	af00      	add	r7, sp, #0
 81094d2:	60f8      	str	r0, [r7, #12]
 81094d4:	60b9      	str	r1, [r7, #8]
 81094d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 81094d8:	68fb      	ldr	r3, [r7, #12]
 81094da:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 81094dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81094de:	2b00      	cmp	r3, #0
 81094e0:	d10b      	bne.n	81094fa <xQueueReceiveFromISR+0x2e>
	__asm volatile
 81094e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81094e6:	f383 8811 	msr	BASEPRI, r3
 81094ea:	f3bf 8f6f 	isb	sy
 81094ee:	f3bf 8f4f 	dsb	sy
 81094f2:	623b      	str	r3, [r7, #32]
}
 81094f4:	bf00      	nop
 81094f6:	bf00      	nop
 81094f8:	e7fd      	b.n	81094f6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 81094fa:	68bb      	ldr	r3, [r7, #8]
 81094fc:	2b00      	cmp	r3, #0
 81094fe:	d103      	bne.n	8109508 <xQueueReceiveFromISR+0x3c>
 8109500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8109504:	2b00      	cmp	r3, #0
 8109506:	d101      	bne.n	810950c <xQueueReceiveFromISR+0x40>
 8109508:	2301      	movs	r3, #1
 810950a:	e000      	b.n	810950e <xQueueReceiveFromISR+0x42>
 810950c:	2300      	movs	r3, #0
 810950e:	2b00      	cmp	r3, #0
 8109510:	d10b      	bne.n	810952a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8109512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109516:	f383 8811 	msr	BASEPRI, r3
 810951a:	f3bf 8f6f 	isb	sy
 810951e:	f3bf 8f4f 	dsb	sy
 8109522:	61fb      	str	r3, [r7, #28]
}
 8109524:	bf00      	nop
 8109526:	bf00      	nop
 8109528:	e7fd      	b.n	8109526 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 810952a:	f7ff f9fd 	bl	8108928 <vPortValidateInterruptPriority>
	__asm volatile
 810952e:	f3ef 8211 	mrs	r2, BASEPRI
 8109532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109536:	f383 8811 	msr	BASEPRI, r3
 810953a:	f3bf 8f6f 	isb	sy
 810953e:	f3bf 8f4f 	dsb	sy
 8109542:	61ba      	str	r2, [r7, #24]
 8109544:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8109546:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8109548:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 810954a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810954c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810954e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8109550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8109552:	2b00      	cmp	r3, #0
 8109554:	d02f      	beq.n	81095b6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8109556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109558:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 810955c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8109560:	68b9      	ldr	r1, [r7, #8]
 8109562:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8109564:	f000 f8b6 	bl	81096d4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8109568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810956a:	1e5a      	subs	r2, r3, #1
 810956c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810956e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8109570:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8109574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8109578:	d112      	bne.n	81095a0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810957a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810957c:	691b      	ldr	r3, [r3, #16]
 810957e:	2b00      	cmp	r3, #0
 8109580:	d016      	beq.n	81095b0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8109582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109584:	3310      	adds	r3, #16
 8109586:	4618      	mov	r0, r3
 8109588:	f000 fe3a 	bl	810a200 <xTaskRemoveFromEventList>
 810958c:	4603      	mov	r3, r0
 810958e:	2b00      	cmp	r3, #0
 8109590:	d00e      	beq.n	81095b0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8109592:	687b      	ldr	r3, [r7, #4]
 8109594:	2b00      	cmp	r3, #0
 8109596:	d00b      	beq.n	81095b0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8109598:	687b      	ldr	r3, [r7, #4]
 810959a:	2201      	movs	r2, #1
 810959c:	601a      	str	r2, [r3, #0]
 810959e:	e007      	b.n	81095b0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 81095a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81095a4:	3301      	adds	r3, #1
 81095a6:	b2db      	uxtb	r3, r3
 81095a8:	b25a      	sxtb	r2, r3
 81095aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81095ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 81095b0:	2301      	movs	r3, #1
 81095b2:	637b      	str	r3, [r7, #52]	@ 0x34
 81095b4:	e001      	b.n	81095ba <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 81095b6:	2300      	movs	r3, #0
 81095b8:	637b      	str	r3, [r7, #52]	@ 0x34
 81095ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81095bc:	613b      	str	r3, [r7, #16]
	__asm volatile
 81095be:	693b      	ldr	r3, [r7, #16]
 81095c0:	f383 8811 	msr	BASEPRI, r3
}
 81095c4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 81095c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 81095c8:	4618      	mov	r0, r3
 81095ca:	3738      	adds	r7, #56	@ 0x38
 81095cc:	46bd      	mov	sp, r7
 81095ce:	bd80      	pop	{r7, pc}

081095d0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 81095d0:	b480      	push	{r7}
 81095d2:	b085      	sub	sp, #20
 81095d4:	af00      	add	r7, sp, #0
 81095d6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 81095d8:	687b      	ldr	r3, [r7, #4]
 81095da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81095dc:	2b00      	cmp	r3, #0
 81095de:	d006      	beq.n	81095ee <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 81095e0:	687b      	ldr	r3, [r7, #4]
 81095e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81095e4:	681b      	ldr	r3, [r3, #0]
 81095e6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 81095ea:	60fb      	str	r3, [r7, #12]
 81095ec:	e001      	b.n	81095f2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 81095ee:	2300      	movs	r3, #0
 81095f0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 81095f2:	68fb      	ldr	r3, [r7, #12]
	}
 81095f4:	4618      	mov	r0, r3
 81095f6:	3714      	adds	r7, #20
 81095f8:	46bd      	mov	sp, r7
 81095fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81095fe:	4770      	bx	lr

08109600 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8109600:	b580      	push	{r7, lr}
 8109602:	b086      	sub	sp, #24
 8109604:	af00      	add	r7, sp, #0
 8109606:	60f8      	str	r0, [r7, #12]
 8109608:	60b9      	str	r1, [r7, #8]
 810960a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 810960c:	2300      	movs	r3, #0
 810960e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8109610:	68fb      	ldr	r3, [r7, #12]
 8109612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8109614:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8109616:	68fb      	ldr	r3, [r7, #12]
 8109618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810961a:	2b00      	cmp	r3, #0
 810961c:	d10d      	bne.n	810963a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 810961e:	68fb      	ldr	r3, [r7, #12]
 8109620:	681b      	ldr	r3, [r3, #0]
 8109622:	2b00      	cmp	r3, #0
 8109624:	d14d      	bne.n	81096c2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8109626:	68fb      	ldr	r3, [r7, #12]
 8109628:	689b      	ldr	r3, [r3, #8]
 810962a:	4618      	mov	r0, r3
 810962c:	f001 f844 	bl	810a6b8 <xTaskPriorityDisinherit>
 8109630:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8109632:	68fb      	ldr	r3, [r7, #12]
 8109634:	2200      	movs	r2, #0
 8109636:	609a      	str	r2, [r3, #8]
 8109638:	e043      	b.n	81096c2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 810963a:	687b      	ldr	r3, [r7, #4]
 810963c:	2b00      	cmp	r3, #0
 810963e:	d119      	bne.n	8109674 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8109640:	68fb      	ldr	r3, [r7, #12]
 8109642:	6858      	ldr	r0, [r3, #4]
 8109644:	68fb      	ldr	r3, [r7, #12]
 8109646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8109648:	461a      	mov	r2, r3
 810964a:	68b9      	ldr	r1, [r7, #8]
 810964c:	f002 fb35 	bl	810bcba <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8109650:	68fb      	ldr	r3, [r7, #12]
 8109652:	685a      	ldr	r2, [r3, #4]
 8109654:	68fb      	ldr	r3, [r7, #12]
 8109656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8109658:	441a      	add	r2, r3
 810965a:	68fb      	ldr	r3, [r7, #12]
 810965c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 810965e:	68fb      	ldr	r3, [r7, #12]
 8109660:	685a      	ldr	r2, [r3, #4]
 8109662:	68fb      	ldr	r3, [r7, #12]
 8109664:	689b      	ldr	r3, [r3, #8]
 8109666:	429a      	cmp	r2, r3
 8109668:	d32b      	bcc.n	81096c2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 810966a:	68fb      	ldr	r3, [r7, #12]
 810966c:	681a      	ldr	r2, [r3, #0]
 810966e:	68fb      	ldr	r3, [r7, #12]
 8109670:	605a      	str	r2, [r3, #4]
 8109672:	e026      	b.n	81096c2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8109674:	68fb      	ldr	r3, [r7, #12]
 8109676:	68d8      	ldr	r0, [r3, #12]
 8109678:	68fb      	ldr	r3, [r7, #12]
 810967a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810967c:	461a      	mov	r2, r3
 810967e:	68b9      	ldr	r1, [r7, #8]
 8109680:	f002 fb1b 	bl	810bcba <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8109684:	68fb      	ldr	r3, [r7, #12]
 8109686:	68da      	ldr	r2, [r3, #12]
 8109688:	68fb      	ldr	r3, [r7, #12]
 810968a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810968c:	425b      	negs	r3, r3
 810968e:	441a      	add	r2, r3
 8109690:	68fb      	ldr	r3, [r7, #12]
 8109692:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8109694:	68fb      	ldr	r3, [r7, #12]
 8109696:	68da      	ldr	r2, [r3, #12]
 8109698:	68fb      	ldr	r3, [r7, #12]
 810969a:	681b      	ldr	r3, [r3, #0]
 810969c:	429a      	cmp	r2, r3
 810969e:	d207      	bcs.n	81096b0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 81096a0:	68fb      	ldr	r3, [r7, #12]
 81096a2:	689a      	ldr	r2, [r3, #8]
 81096a4:	68fb      	ldr	r3, [r7, #12]
 81096a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81096a8:	425b      	negs	r3, r3
 81096aa:	441a      	add	r2, r3
 81096ac:	68fb      	ldr	r3, [r7, #12]
 81096ae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 81096b0:	687b      	ldr	r3, [r7, #4]
 81096b2:	2b02      	cmp	r3, #2
 81096b4:	d105      	bne.n	81096c2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 81096b6:	693b      	ldr	r3, [r7, #16]
 81096b8:	2b00      	cmp	r3, #0
 81096ba:	d002      	beq.n	81096c2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 81096bc:	693b      	ldr	r3, [r7, #16]
 81096be:	3b01      	subs	r3, #1
 81096c0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 81096c2:	693b      	ldr	r3, [r7, #16]
 81096c4:	1c5a      	adds	r2, r3, #1
 81096c6:	68fb      	ldr	r3, [r7, #12]
 81096c8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 81096ca:	697b      	ldr	r3, [r7, #20]
}
 81096cc:	4618      	mov	r0, r3
 81096ce:	3718      	adds	r7, #24
 81096d0:	46bd      	mov	sp, r7
 81096d2:	bd80      	pop	{r7, pc}

081096d4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 81096d4:	b580      	push	{r7, lr}
 81096d6:	b082      	sub	sp, #8
 81096d8:	af00      	add	r7, sp, #0
 81096da:	6078      	str	r0, [r7, #4]
 81096dc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 81096de:	687b      	ldr	r3, [r7, #4]
 81096e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81096e2:	2b00      	cmp	r3, #0
 81096e4:	d018      	beq.n	8109718 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 81096e6:	687b      	ldr	r3, [r7, #4]
 81096e8:	68da      	ldr	r2, [r3, #12]
 81096ea:	687b      	ldr	r3, [r7, #4]
 81096ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81096ee:	441a      	add	r2, r3
 81096f0:	687b      	ldr	r3, [r7, #4]
 81096f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 81096f4:	687b      	ldr	r3, [r7, #4]
 81096f6:	68da      	ldr	r2, [r3, #12]
 81096f8:	687b      	ldr	r3, [r7, #4]
 81096fa:	689b      	ldr	r3, [r3, #8]
 81096fc:	429a      	cmp	r2, r3
 81096fe:	d303      	bcc.n	8109708 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8109700:	687b      	ldr	r3, [r7, #4]
 8109702:	681a      	ldr	r2, [r3, #0]
 8109704:	687b      	ldr	r3, [r7, #4]
 8109706:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8109708:	687b      	ldr	r3, [r7, #4]
 810970a:	68d9      	ldr	r1, [r3, #12]
 810970c:	687b      	ldr	r3, [r7, #4]
 810970e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8109710:	461a      	mov	r2, r3
 8109712:	6838      	ldr	r0, [r7, #0]
 8109714:	f002 fad1 	bl	810bcba <memcpy>
	}
}
 8109718:	bf00      	nop
 810971a:	3708      	adds	r7, #8
 810971c:	46bd      	mov	sp, r7
 810971e:	bd80      	pop	{r7, pc}

08109720 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8109720:	b580      	push	{r7, lr}
 8109722:	b084      	sub	sp, #16
 8109724:	af00      	add	r7, sp, #0
 8109726:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8109728:	f7ff f81e 	bl	8108768 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 810972c:	687b      	ldr	r3, [r7, #4]
 810972e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8109732:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8109734:	e011      	b.n	810975a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8109736:	687b      	ldr	r3, [r7, #4]
 8109738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810973a:	2b00      	cmp	r3, #0
 810973c:	d012      	beq.n	8109764 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 810973e:	687b      	ldr	r3, [r7, #4]
 8109740:	3324      	adds	r3, #36	@ 0x24
 8109742:	4618      	mov	r0, r3
 8109744:	f000 fd5c 	bl	810a200 <xTaskRemoveFromEventList>
 8109748:	4603      	mov	r3, r0
 810974a:	2b00      	cmp	r3, #0
 810974c:	d001      	beq.n	8109752 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 810974e:	f000 fe35 	bl	810a3bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8109752:	7bfb      	ldrb	r3, [r7, #15]
 8109754:	3b01      	subs	r3, #1
 8109756:	b2db      	uxtb	r3, r3
 8109758:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 810975a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 810975e:	2b00      	cmp	r3, #0
 8109760:	dce9      	bgt.n	8109736 <prvUnlockQueue+0x16>
 8109762:	e000      	b.n	8109766 <prvUnlockQueue+0x46>
					break;
 8109764:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8109766:	687b      	ldr	r3, [r7, #4]
 8109768:	22ff      	movs	r2, #255	@ 0xff
 810976a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 810976e:	f7ff f82d 	bl	81087cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8109772:	f7fe fff9 	bl	8108768 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8109776:	687b      	ldr	r3, [r7, #4]
 8109778:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 810977c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 810977e:	e011      	b.n	81097a4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8109780:	687b      	ldr	r3, [r7, #4]
 8109782:	691b      	ldr	r3, [r3, #16]
 8109784:	2b00      	cmp	r3, #0
 8109786:	d012      	beq.n	81097ae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8109788:	687b      	ldr	r3, [r7, #4]
 810978a:	3310      	adds	r3, #16
 810978c:	4618      	mov	r0, r3
 810978e:	f000 fd37 	bl	810a200 <xTaskRemoveFromEventList>
 8109792:	4603      	mov	r3, r0
 8109794:	2b00      	cmp	r3, #0
 8109796:	d001      	beq.n	810979c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8109798:	f000 fe10 	bl	810a3bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 810979c:	7bbb      	ldrb	r3, [r7, #14]
 810979e:	3b01      	subs	r3, #1
 81097a0:	b2db      	uxtb	r3, r3
 81097a2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 81097a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 81097a8:	2b00      	cmp	r3, #0
 81097aa:	dce9      	bgt.n	8109780 <prvUnlockQueue+0x60>
 81097ac:	e000      	b.n	81097b0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 81097ae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 81097b0:	687b      	ldr	r3, [r7, #4]
 81097b2:	22ff      	movs	r2, #255	@ 0xff
 81097b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 81097b8:	f7ff f808 	bl	81087cc <vPortExitCritical>
}
 81097bc:	bf00      	nop
 81097be:	3710      	adds	r7, #16
 81097c0:	46bd      	mov	sp, r7
 81097c2:	bd80      	pop	{r7, pc}

081097c4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 81097c4:	b580      	push	{r7, lr}
 81097c6:	b084      	sub	sp, #16
 81097c8:	af00      	add	r7, sp, #0
 81097ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 81097cc:	f7fe ffcc 	bl	8108768 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 81097d0:	687b      	ldr	r3, [r7, #4]
 81097d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81097d4:	2b00      	cmp	r3, #0
 81097d6:	d102      	bne.n	81097de <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 81097d8:	2301      	movs	r3, #1
 81097da:	60fb      	str	r3, [r7, #12]
 81097dc:	e001      	b.n	81097e2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 81097de:	2300      	movs	r3, #0
 81097e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 81097e2:	f7fe fff3 	bl	81087cc <vPortExitCritical>

	return xReturn;
 81097e6:	68fb      	ldr	r3, [r7, #12]
}
 81097e8:	4618      	mov	r0, r3
 81097ea:	3710      	adds	r7, #16
 81097ec:	46bd      	mov	sp, r7
 81097ee:	bd80      	pop	{r7, pc}

081097f0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 81097f0:	b580      	push	{r7, lr}
 81097f2:	b084      	sub	sp, #16
 81097f4:	af00      	add	r7, sp, #0
 81097f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 81097f8:	f7fe ffb6 	bl	8108768 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 81097fc:	687b      	ldr	r3, [r7, #4]
 81097fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8109800:	687b      	ldr	r3, [r7, #4]
 8109802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8109804:	429a      	cmp	r2, r3
 8109806:	d102      	bne.n	810980e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8109808:	2301      	movs	r3, #1
 810980a:	60fb      	str	r3, [r7, #12]
 810980c:	e001      	b.n	8109812 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 810980e:	2300      	movs	r3, #0
 8109810:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8109812:	f7fe ffdb 	bl	81087cc <vPortExitCritical>

	return xReturn;
 8109816:	68fb      	ldr	r3, [r7, #12]
}
 8109818:	4618      	mov	r0, r3
 810981a:	3710      	adds	r7, #16
 810981c:	46bd      	mov	sp, r7
 810981e:	bd80      	pop	{r7, pc}

08109820 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8109820:	b480      	push	{r7}
 8109822:	b085      	sub	sp, #20
 8109824:	af00      	add	r7, sp, #0
 8109826:	6078      	str	r0, [r7, #4]
 8109828:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 810982a:	2300      	movs	r3, #0
 810982c:	60fb      	str	r3, [r7, #12]
 810982e:	e014      	b.n	810985a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8109830:	4a0f      	ldr	r2, [pc, #60]	@ (8109870 <vQueueAddToRegistry+0x50>)
 8109832:	68fb      	ldr	r3, [r7, #12]
 8109834:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8109838:	2b00      	cmp	r3, #0
 810983a:	d10b      	bne.n	8109854 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 810983c:	490c      	ldr	r1, [pc, #48]	@ (8109870 <vQueueAddToRegistry+0x50>)
 810983e:	68fb      	ldr	r3, [r7, #12]
 8109840:	683a      	ldr	r2, [r7, #0]
 8109842:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8109846:	4a0a      	ldr	r2, [pc, #40]	@ (8109870 <vQueueAddToRegistry+0x50>)
 8109848:	68fb      	ldr	r3, [r7, #12]
 810984a:	00db      	lsls	r3, r3, #3
 810984c:	4413      	add	r3, r2
 810984e:	687a      	ldr	r2, [r7, #4]
 8109850:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8109852:	e006      	b.n	8109862 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8109854:	68fb      	ldr	r3, [r7, #12]
 8109856:	3301      	adds	r3, #1
 8109858:	60fb      	str	r3, [r7, #12]
 810985a:	68fb      	ldr	r3, [r7, #12]
 810985c:	2b07      	cmp	r3, #7
 810985e:	d9e7      	bls.n	8109830 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8109860:	bf00      	nop
 8109862:	bf00      	nop
 8109864:	3714      	adds	r7, #20
 8109866:	46bd      	mov	sp, r7
 8109868:	f85d 7b04 	ldr.w	r7, [sp], #4
 810986c:	4770      	bx	lr
 810986e:	bf00      	nop
 8109870:	10004670 	.word	0x10004670

08109874 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8109874:	b580      	push	{r7, lr}
 8109876:	b086      	sub	sp, #24
 8109878:	af00      	add	r7, sp, #0
 810987a:	60f8      	str	r0, [r7, #12]
 810987c:	60b9      	str	r1, [r7, #8]
 810987e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8109880:	68fb      	ldr	r3, [r7, #12]
 8109882:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8109884:	f7fe ff70 	bl	8108768 <vPortEnterCritical>
 8109888:	697b      	ldr	r3, [r7, #20]
 810988a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 810988e:	b25b      	sxtb	r3, r3
 8109890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8109894:	d103      	bne.n	810989e <vQueueWaitForMessageRestricted+0x2a>
 8109896:	697b      	ldr	r3, [r7, #20]
 8109898:	2200      	movs	r2, #0
 810989a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 810989e:	697b      	ldr	r3, [r7, #20]
 81098a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 81098a4:	b25b      	sxtb	r3, r3
 81098a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 81098aa:	d103      	bne.n	81098b4 <vQueueWaitForMessageRestricted+0x40>
 81098ac:	697b      	ldr	r3, [r7, #20]
 81098ae:	2200      	movs	r2, #0
 81098b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 81098b4:	f7fe ff8a 	bl	81087cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 81098b8:	697b      	ldr	r3, [r7, #20]
 81098ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81098bc:	2b00      	cmp	r3, #0
 81098be:	d106      	bne.n	81098ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 81098c0:	697b      	ldr	r3, [r7, #20]
 81098c2:	3324      	adds	r3, #36	@ 0x24
 81098c4:	687a      	ldr	r2, [r7, #4]
 81098c6:	68b9      	ldr	r1, [r7, #8]
 81098c8:	4618      	mov	r0, r3
 81098ca:	f000 fc6d 	bl	810a1a8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 81098ce:	6978      	ldr	r0, [r7, #20]
 81098d0:	f7ff ff26 	bl	8109720 <prvUnlockQueue>
	}
 81098d4:	bf00      	nop
 81098d6:	3718      	adds	r7, #24
 81098d8:	46bd      	mov	sp, r7
 81098da:	bd80      	pop	{r7, pc}

081098dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 81098dc:	b580      	push	{r7, lr}
 81098de:	b08e      	sub	sp, #56	@ 0x38
 81098e0:	af04      	add	r7, sp, #16
 81098e2:	60f8      	str	r0, [r7, #12]
 81098e4:	60b9      	str	r1, [r7, #8]
 81098e6:	607a      	str	r2, [r7, #4]
 81098e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 81098ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81098ec:	2b00      	cmp	r3, #0
 81098ee:	d10b      	bne.n	8109908 <xTaskCreateStatic+0x2c>
	__asm volatile
 81098f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81098f4:	f383 8811 	msr	BASEPRI, r3
 81098f8:	f3bf 8f6f 	isb	sy
 81098fc:	f3bf 8f4f 	dsb	sy
 8109900:	623b      	str	r3, [r7, #32]
}
 8109902:	bf00      	nop
 8109904:	bf00      	nop
 8109906:	e7fd      	b.n	8109904 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8109908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810990a:	2b00      	cmp	r3, #0
 810990c:	d10b      	bne.n	8109926 <xTaskCreateStatic+0x4a>
	__asm volatile
 810990e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109912:	f383 8811 	msr	BASEPRI, r3
 8109916:	f3bf 8f6f 	isb	sy
 810991a:	f3bf 8f4f 	dsb	sy
 810991e:	61fb      	str	r3, [r7, #28]
}
 8109920:	bf00      	nop
 8109922:	bf00      	nop
 8109924:	e7fd      	b.n	8109922 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8109926:	23a8      	movs	r3, #168	@ 0xa8
 8109928:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 810992a:	693b      	ldr	r3, [r7, #16]
 810992c:	2ba8      	cmp	r3, #168	@ 0xa8
 810992e:	d00b      	beq.n	8109948 <xTaskCreateStatic+0x6c>
	__asm volatile
 8109930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109934:	f383 8811 	msr	BASEPRI, r3
 8109938:	f3bf 8f6f 	isb	sy
 810993c:	f3bf 8f4f 	dsb	sy
 8109940:	61bb      	str	r3, [r7, #24]
}
 8109942:	bf00      	nop
 8109944:	bf00      	nop
 8109946:	e7fd      	b.n	8109944 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8109948:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 810994a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810994c:	2b00      	cmp	r3, #0
 810994e:	d01e      	beq.n	810998e <xTaskCreateStatic+0xb2>
 8109950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8109952:	2b00      	cmp	r3, #0
 8109954:	d01b      	beq.n	810998e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8109956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109958:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 810995a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810995c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 810995e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8109960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8109962:	2202      	movs	r2, #2
 8109964:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8109968:	2300      	movs	r3, #0
 810996a:	9303      	str	r3, [sp, #12]
 810996c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810996e:	9302      	str	r3, [sp, #8]
 8109970:	f107 0314 	add.w	r3, r7, #20
 8109974:	9301      	str	r3, [sp, #4]
 8109976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109978:	9300      	str	r3, [sp, #0]
 810997a:	683b      	ldr	r3, [r7, #0]
 810997c:	687a      	ldr	r2, [r7, #4]
 810997e:	68b9      	ldr	r1, [r7, #8]
 8109980:	68f8      	ldr	r0, [r7, #12]
 8109982:	f000 f851 	bl	8109a28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8109986:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8109988:	f000 f8f6 	bl	8109b78 <prvAddNewTaskToReadyList>
 810998c:	e001      	b.n	8109992 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 810998e:	2300      	movs	r3, #0
 8109990:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8109992:	697b      	ldr	r3, [r7, #20]
	}
 8109994:	4618      	mov	r0, r3
 8109996:	3728      	adds	r7, #40	@ 0x28
 8109998:	46bd      	mov	sp, r7
 810999a:	bd80      	pop	{r7, pc}

0810999c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 810999c:	b580      	push	{r7, lr}
 810999e:	b08c      	sub	sp, #48	@ 0x30
 81099a0:	af04      	add	r7, sp, #16
 81099a2:	60f8      	str	r0, [r7, #12]
 81099a4:	60b9      	str	r1, [r7, #8]
 81099a6:	603b      	str	r3, [r7, #0]
 81099a8:	4613      	mov	r3, r2
 81099aa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 81099ac:	88fb      	ldrh	r3, [r7, #6]
 81099ae:	009b      	lsls	r3, r3, #2
 81099b0:	4618      	mov	r0, r3
 81099b2:	f7fe fb07 	bl	8107fc4 <pvPortMalloc>
 81099b6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 81099b8:	697b      	ldr	r3, [r7, #20]
 81099ba:	2b00      	cmp	r3, #0
 81099bc:	d00e      	beq.n	81099dc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 81099be:	20a8      	movs	r0, #168	@ 0xa8
 81099c0:	f7fe fb00 	bl	8107fc4 <pvPortMalloc>
 81099c4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 81099c6:	69fb      	ldr	r3, [r7, #28]
 81099c8:	2b00      	cmp	r3, #0
 81099ca:	d003      	beq.n	81099d4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 81099cc:	69fb      	ldr	r3, [r7, #28]
 81099ce:	697a      	ldr	r2, [r7, #20]
 81099d0:	631a      	str	r2, [r3, #48]	@ 0x30
 81099d2:	e005      	b.n	81099e0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 81099d4:	6978      	ldr	r0, [r7, #20]
 81099d6:	f7fe fbc3 	bl	8108160 <vPortFree>
 81099da:	e001      	b.n	81099e0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 81099dc:	2300      	movs	r3, #0
 81099de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 81099e0:	69fb      	ldr	r3, [r7, #28]
 81099e2:	2b00      	cmp	r3, #0
 81099e4:	d017      	beq.n	8109a16 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 81099e6:	69fb      	ldr	r3, [r7, #28]
 81099e8:	2200      	movs	r2, #0
 81099ea:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 81099ee:	88fa      	ldrh	r2, [r7, #6]
 81099f0:	2300      	movs	r3, #0
 81099f2:	9303      	str	r3, [sp, #12]
 81099f4:	69fb      	ldr	r3, [r7, #28]
 81099f6:	9302      	str	r3, [sp, #8]
 81099f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81099fa:	9301      	str	r3, [sp, #4]
 81099fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81099fe:	9300      	str	r3, [sp, #0]
 8109a00:	683b      	ldr	r3, [r7, #0]
 8109a02:	68b9      	ldr	r1, [r7, #8]
 8109a04:	68f8      	ldr	r0, [r7, #12]
 8109a06:	f000 f80f 	bl	8109a28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8109a0a:	69f8      	ldr	r0, [r7, #28]
 8109a0c:	f000 f8b4 	bl	8109b78 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8109a10:	2301      	movs	r3, #1
 8109a12:	61bb      	str	r3, [r7, #24]
 8109a14:	e002      	b.n	8109a1c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8109a16:	f04f 33ff 	mov.w	r3, #4294967295
 8109a1a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8109a1c:	69bb      	ldr	r3, [r7, #24]
	}
 8109a1e:	4618      	mov	r0, r3
 8109a20:	3720      	adds	r7, #32
 8109a22:	46bd      	mov	sp, r7
 8109a24:	bd80      	pop	{r7, pc}
	...

08109a28 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8109a28:	b580      	push	{r7, lr}
 8109a2a:	b088      	sub	sp, #32
 8109a2c:	af00      	add	r7, sp, #0
 8109a2e:	60f8      	str	r0, [r7, #12]
 8109a30:	60b9      	str	r1, [r7, #8]
 8109a32:	607a      	str	r2, [r7, #4]
 8109a34:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8109a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109a38:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8109a3a:	687b      	ldr	r3, [r7, #4]
 8109a3c:	009b      	lsls	r3, r3, #2
 8109a3e:	461a      	mov	r2, r3
 8109a40:	21a5      	movs	r1, #165	@ 0xa5
 8109a42:	f002 f85c 	bl	810bafe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8109a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109a48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8109a4a:	687b      	ldr	r3, [r7, #4]
 8109a4c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8109a50:	3b01      	subs	r3, #1
 8109a52:	009b      	lsls	r3, r3, #2
 8109a54:	4413      	add	r3, r2
 8109a56:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8109a58:	69bb      	ldr	r3, [r7, #24]
 8109a5a:	f023 0307 	bic.w	r3, r3, #7
 8109a5e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8109a60:	69bb      	ldr	r3, [r7, #24]
 8109a62:	f003 0307 	and.w	r3, r3, #7
 8109a66:	2b00      	cmp	r3, #0
 8109a68:	d00b      	beq.n	8109a82 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8109a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109a6e:	f383 8811 	msr	BASEPRI, r3
 8109a72:	f3bf 8f6f 	isb	sy
 8109a76:	f3bf 8f4f 	dsb	sy
 8109a7a:	617b      	str	r3, [r7, #20]
}
 8109a7c:	bf00      	nop
 8109a7e:	bf00      	nop
 8109a80:	e7fd      	b.n	8109a7e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8109a82:	68bb      	ldr	r3, [r7, #8]
 8109a84:	2b00      	cmp	r3, #0
 8109a86:	d01f      	beq.n	8109ac8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8109a88:	2300      	movs	r3, #0
 8109a8a:	61fb      	str	r3, [r7, #28]
 8109a8c:	e012      	b.n	8109ab4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8109a8e:	68ba      	ldr	r2, [r7, #8]
 8109a90:	69fb      	ldr	r3, [r7, #28]
 8109a92:	4413      	add	r3, r2
 8109a94:	7819      	ldrb	r1, [r3, #0]
 8109a96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8109a98:	69fb      	ldr	r3, [r7, #28]
 8109a9a:	4413      	add	r3, r2
 8109a9c:	3334      	adds	r3, #52	@ 0x34
 8109a9e:	460a      	mov	r2, r1
 8109aa0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8109aa2:	68ba      	ldr	r2, [r7, #8]
 8109aa4:	69fb      	ldr	r3, [r7, #28]
 8109aa6:	4413      	add	r3, r2
 8109aa8:	781b      	ldrb	r3, [r3, #0]
 8109aaa:	2b00      	cmp	r3, #0
 8109aac:	d006      	beq.n	8109abc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8109aae:	69fb      	ldr	r3, [r7, #28]
 8109ab0:	3301      	adds	r3, #1
 8109ab2:	61fb      	str	r3, [r7, #28]
 8109ab4:	69fb      	ldr	r3, [r7, #28]
 8109ab6:	2b0f      	cmp	r3, #15
 8109ab8:	d9e9      	bls.n	8109a8e <prvInitialiseNewTask+0x66>
 8109aba:	e000      	b.n	8109abe <prvInitialiseNewTask+0x96>
			{
				break;
 8109abc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8109abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109ac0:	2200      	movs	r2, #0
 8109ac2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8109ac6:	e003      	b.n	8109ad0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8109ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109aca:	2200      	movs	r2, #0
 8109acc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8109ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8109ad2:	2b37      	cmp	r3, #55	@ 0x37
 8109ad4:	d901      	bls.n	8109ada <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8109ad6:	2337      	movs	r3, #55	@ 0x37
 8109ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8109ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109adc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8109ade:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8109ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109ae2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8109ae4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8109ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109ae8:	2200      	movs	r2, #0
 8109aea:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8109aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109aee:	3304      	adds	r3, #4
 8109af0:	4618      	mov	r0, r3
 8109af2:	f7fe fc75 	bl	81083e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8109af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109af8:	3318      	adds	r3, #24
 8109afa:	4618      	mov	r0, r3
 8109afc:	f7fe fc70 	bl	81083e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8109b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109b02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8109b04:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8109b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8109b08:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8109b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109b0e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8109b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109b12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8109b14:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8109b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109b18:	2200      	movs	r2, #0
 8109b1a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8109b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109b20:	2200      	movs	r2, #0
 8109b22:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8109b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109b28:	3354      	adds	r3, #84	@ 0x54
 8109b2a:	224c      	movs	r2, #76	@ 0x4c
 8109b2c:	2100      	movs	r1, #0
 8109b2e:	4618      	mov	r0, r3
 8109b30:	f001 ffe5 	bl	810bafe <memset>
 8109b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109b36:	4a0d      	ldr	r2, [pc, #52]	@ (8109b6c <prvInitialiseNewTask+0x144>)
 8109b38:	659a      	str	r2, [r3, #88]	@ 0x58
 8109b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109b3c:	4a0c      	ldr	r2, [pc, #48]	@ (8109b70 <prvInitialiseNewTask+0x148>)
 8109b3e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8109b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109b42:	4a0c      	ldr	r2, [pc, #48]	@ (8109b74 <prvInitialiseNewTask+0x14c>)
 8109b44:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8109b46:	683a      	ldr	r2, [r7, #0]
 8109b48:	68f9      	ldr	r1, [r7, #12]
 8109b4a:	69b8      	ldr	r0, [r7, #24]
 8109b4c:	f7fe fcdc 	bl	8108508 <pxPortInitialiseStack>
 8109b50:	4602      	mov	r2, r0
 8109b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109b54:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8109b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8109b58:	2b00      	cmp	r3, #0
 8109b5a:	d002      	beq.n	8109b62 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8109b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8109b5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8109b60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8109b62:	bf00      	nop
 8109b64:	3720      	adds	r7, #32
 8109b66:	46bd      	mov	sp, r7
 8109b68:	bd80      	pop	{r7, pc}
 8109b6a:	bf00      	nop
 8109b6c:	10004cdc 	.word	0x10004cdc
 8109b70:	10004d44 	.word	0x10004d44
 8109b74:	10004dac 	.word	0x10004dac

08109b78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8109b78:	b580      	push	{r7, lr}
 8109b7a:	b082      	sub	sp, #8
 8109b7c:	af00      	add	r7, sp, #0
 8109b7e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8109b80:	f7fe fdf2 	bl	8108768 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8109b84:	4b2d      	ldr	r3, [pc, #180]	@ (8109c3c <prvAddNewTaskToReadyList+0xc4>)
 8109b86:	681b      	ldr	r3, [r3, #0]
 8109b88:	3301      	adds	r3, #1
 8109b8a:	4a2c      	ldr	r2, [pc, #176]	@ (8109c3c <prvAddNewTaskToReadyList+0xc4>)
 8109b8c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8109b8e:	4b2c      	ldr	r3, [pc, #176]	@ (8109c40 <prvAddNewTaskToReadyList+0xc8>)
 8109b90:	681b      	ldr	r3, [r3, #0]
 8109b92:	2b00      	cmp	r3, #0
 8109b94:	d109      	bne.n	8109baa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8109b96:	4a2a      	ldr	r2, [pc, #168]	@ (8109c40 <prvAddNewTaskToReadyList+0xc8>)
 8109b98:	687b      	ldr	r3, [r7, #4]
 8109b9a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8109b9c:	4b27      	ldr	r3, [pc, #156]	@ (8109c3c <prvAddNewTaskToReadyList+0xc4>)
 8109b9e:	681b      	ldr	r3, [r3, #0]
 8109ba0:	2b01      	cmp	r3, #1
 8109ba2:	d110      	bne.n	8109bc6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8109ba4:	f000 fc2e 	bl	810a404 <prvInitialiseTaskLists>
 8109ba8:	e00d      	b.n	8109bc6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8109baa:	4b26      	ldr	r3, [pc, #152]	@ (8109c44 <prvAddNewTaskToReadyList+0xcc>)
 8109bac:	681b      	ldr	r3, [r3, #0]
 8109bae:	2b00      	cmp	r3, #0
 8109bb0:	d109      	bne.n	8109bc6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8109bb2:	4b23      	ldr	r3, [pc, #140]	@ (8109c40 <prvAddNewTaskToReadyList+0xc8>)
 8109bb4:	681b      	ldr	r3, [r3, #0]
 8109bb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8109bb8:	687b      	ldr	r3, [r7, #4]
 8109bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109bbc:	429a      	cmp	r2, r3
 8109bbe:	d802      	bhi.n	8109bc6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8109bc0:	4a1f      	ldr	r2, [pc, #124]	@ (8109c40 <prvAddNewTaskToReadyList+0xc8>)
 8109bc2:	687b      	ldr	r3, [r7, #4]
 8109bc4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8109bc6:	4b20      	ldr	r3, [pc, #128]	@ (8109c48 <prvAddNewTaskToReadyList+0xd0>)
 8109bc8:	681b      	ldr	r3, [r3, #0]
 8109bca:	3301      	adds	r3, #1
 8109bcc:	4a1e      	ldr	r2, [pc, #120]	@ (8109c48 <prvAddNewTaskToReadyList+0xd0>)
 8109bce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8109bd0:	4b1d      	ldr	r3, [pc, #116]	@ (8109c48 <prvAddNewTaskToReadyList+0xd0>)
 8109bd2:	681a      	ldr	r2, [r3, #0]
 8109bd4:	687b      	ldr	r3, [r7, #4]
 8109bd6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8109bd8:	687b      	ldr	r3, [r7, #4]
 8109bda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8109bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8109c4c <prvAddNewTaskToReadyList+0xd4>)
 8109bde:	681b      	ldr	r3, [r3, #0]
 8109be0:	429a      	cmp	r2, r3
 8109be2:	d903      	bls.n	8109bec <prvAddNewTaskToReadyList+0x74>
 8109be4:	687b      	ldr	r3, [r7, #4]
 8109be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109be8:	4a18      	ldr	r2, [pc, #96]	@ (8109c4c <prvAddNewTaskToReadyList+0xd4>)
 8109bea:	6013      	str	r3, [r2, #0]
 8109bec:	687b      	ldr	r3, [r7, #4]
 8109bee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8109bf0:	4613      	mov	r3, r2
 8109bf2:	009b      	lsls	r3, r3, #2
 8109bf4:	4413      	add	r3, r2
 8109bf6:	009b      	lsls	r3, r3, #2
 8109bf8:	4a15      	ldr	r2, [pc, #84]	@ (8109c50 <prvAddNewTaskToReadyList+0xd8>)
 8109bfa:	441a      	add	r2, r3
 8109bfc:	687b      	ldr	r3, [r7, #4]
 8109bfe:	3304      	adds	r3, #4
 8109c00:	4619      	mov	r1, r3
 8109c02:	4610      	mov	r0, r2
 8109c04:	f7fe fbf9 	bl	81083fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8109c08:	f7fe fde0 	bl	81087cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8109c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8109c44 <prvAddNewTaskToReadyList+0xcc>)
 8109c0e:	681b      	ldr	r3, [r3, #0]
 8109c10:	2b00      	cmp	r3, #0
 8109c12:	d00e      	beq.n	8109c32 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8109c14:	4b0a      	ldr	r3, [pc, #40]	@ (8109c40 <prvAddNewTaskToReadyList+0xc8>)
 8109c16:	681b      	ldr	r3, [r3, #0]
 8109c18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8109c1a:	687b      	ldr	r3, [r7, #4]
 8109c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109c1e:	429a      	cmp	r2, r3
 8109c20:	d207      	bcs.n	8109c32 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8109c22:	4b0c      	ldr	r3, [pc, #48]	@ (8109c54 <prvAddNewTaskToReadyList+0xdc>)
 8109c24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8109c28:	601a      	str	r2, [r3, #0]
 8109c2a:	f3bf 8f4f 	dsb	sy
 8109c2e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8109c32:	bf00      	nop
 8109c34:	3708      	adds	r7, #8
 8109c36:	46bd      	mov	sp, r7
 8109c38:	bd80      	pop	{r7, pc}
 8109c3a:	bf00      	nop
 8109c3c:	10004b84 	.word	0x10004b84
 8109c40:	100046b0 	.word	0x100046b0
 8109c44:	10004b90 	.word	0x10004b90
 8109c48:	10004ba0 	.word	0x10004ba0
 8109c4c:	10004b8c 	.word	0x10004b8c
 8109c50:	100046b4 	.word	0x100046b4
 8109c54:	e000ed04 	.word	0xe000ed04

08109c58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8109c58:	b580      	push	{r7, lr}
 8109c5a:	b084      	sub	sp, #16
 8109c5c:	af00      	add	r7, sp, #0
 8109c5e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8109c60:	2300      	movs	r3, #0
 8109c62:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8109c64:	687b      	ldr	r3, [r7, #4]
 8109c66:	2b00      	cmp	r3, #0
 8109c68:	d018      	beq.n	8109c9c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8109c6a:	4b14      	ldr	r3, [pc, #80]	@ (8109cbc <vTaskDelay+0x64>)
 8109c6c:	681b      	ldr	r3, [r3, #0]
 8109c6e:	2b00      	cmp	r3, #0
 8109c70:	d00b      	beq.n	8109c8a <vTaskDelay+0x32>
	__asm volatile
 8109c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109c76:	f383 8811 	msr	BASEPRI, r3
 8109c7a:	f3bf 8f6f 	isb	sy
 8109c7e:	f3bf 8f4f 	dsb	sy
 8109c82:	60bb      	str	r3, [r7, #8]
}
 8109c84:	bf00      	nop
 8109c86:	bf00      	nop
 8109c88:	e7fd      	b.n	8109c86 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8109c8a:	f000 f88b 	bl	8109da4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8109c8e:	2100      	movs	r1, #0
 8109c90:	6878      	ldr	r0, [r7, #4]
 8109c92:	f000 fe19 	bl	810a8c8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8109c96:	f000 f893 	bl	8109dc0 <xTaskResumeAll>
 8109c9a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8109c9c:	68fb      	ldr	r3, [r7, #12]
 8109c9e:	2b00      	cmp	r3, #0
 8109ca0:	d107      	bne.n	8109cb2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8109ca2:	4b07      	ldr	r3, [pc, #28]	@ (8109cc0 <vTaskDelay+0x68>)
 8109ca4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8109ca8:	601a      	str	r2, [r3, #0]
 8109caa:	f3bf 8f4f 	dsb	sy
 8109cae:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8109cb2:	bf00      	nop
 8109cb4:	3710      	adds	r7, #16
 8109cb6:	46bd      	mov	sp, r7
 8109cb8:	bd80      	pop	{r7, pc}
 8109cba:	bf00      	nop
 8109cbc:	10004bac 	.word	0x10004bac
 8109cc0:	e000ed04 	.word	0xe000ed04

08109cc4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8109cc4:	b580      	push	{r7, lr}
 8109cc6:	b08a      	sub	sp, #40	@ 0x28
 8109cc8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8109cca:	2300      	movs	r3, #0
 8109ccc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8109cce:	2300      	movs	r3, #0
 8109cd0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8109cd2:	463a      	mov	r2, r7
 8109cd4:	1d39      	adds	r1, r7, #4
 8109cd6:	f107 0308 	add.w	r3, r7, #8
 8109cda:	4618      	mov	r0, r3
 8109cdc:	f7fe f93e 	bl	8107f5c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8109ce0:	6839      	ldr	r1, [r7, #0]
 8109ce2:	687b      	ldr	r3, [r7, #4]
 8109ce4:	68ba      	ldr	r2, [r7, #8]
 8109ce6:	9202      	str	r2, [sp, #8]
 8109ce8:	9301      	str	r3, [sp, #4]
 8109cea:	2300      	movs	r3, #0
 8109cec:	9300      	str	r3, [sp, #0]
 8109cee:	2300      	movs	r3, #0
 8109cf0:	460a      	mov	r2, r1
 8109cf2:	4924      	ldr	r1, [pc, #144]	@ (8109d84 <vTaskStartScheduler+0xc0>)
 8109cf4:	4824      	ldr	r0, [pc, #144]	@ (8109d88 <vTaskStartScheduler+0xc4>)
 8109cf6:	f7ff fdf1 	bl	81098dc <xTaskCreateStatic>
 8109cfa:	4603      	mov	r3, r0
 8109cfc:	4a23      	ldr	r2, [pc, #140]	@ (8109d8c <vTaskStartScheduler+0xc8>)
 8109cfe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8109d00:	4b22      	ldr	r3, [pc, #136]	@ (8109d8c <vTaskStartScheduler+0xc8>)
 8109d02:	681b      	ldr	r3, [r3, #0]
 8109d04:	2b00      	cmp	r3, #0
 8109d06:	d002      	beq.n	8109d0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8109d08:	2301      	movs	r3, #1
 8109d0a:	617b      	str	r3, [r7, #20]
 8109d0c:	e001      	b.n	8109d12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8109d0e:	2300      	movs	r3, #0
 8109d10:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8109d12:	697b      	ldr	r3, [r7, #20]
 8109d14:	2b01      	cmp	r3, #1
 8109d16:	d102      	bne.n	8109d1e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8109d18:	f000 fe2a 	bl	810a970 <xTimerCreateTimerTask>
 8109d1c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8109d1e:	697b      	ldr	r3, [r7, #20]
 8109d20:	2b01      	cmp	r3, #1
 8109d22:	d11b      	bne.n	8109d5c <vTaskStartScheduler+0x98>
	__asm volatile
 8109d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109d28:	f383 8811 	msr	BASEPRI, r3
 8109d2c:	f3bf 8f6f 	isb	sy
 8109d30:	f3bf 8f4f 	dsb	sy
 8109d34:	613b      	str	r3, [r7, #16]
}
 8109d36:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8109d38:	4b15      	ldr	r3, [pc, #84]	@ (8109d90 <vTaskStartScheduler+0xcc>)
 8109d3a:	681b      	ldr	r3, [r3, #0]
 8109d3c:	3354      	adds	r3, #84	@ 0x54
 8109d3e:	4a15      	ldr	r2, [pc, #84]	@ (8109d94 <vTaskStartScheduler+0xd0>)
 8109d40:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8109d42:	4b15      	ldr	r3, [pc, #84]	@ (8109d98 <vTaskStartScheduler+0xd4>)
 8109d44:	f04f 32ff 	mov.w	r2, #4294967295
 8109d48:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8109d4a:	4b14      	ldr	r3, [pc, #80]	@ (8109d9c <vTaskStartScheduler+0xd8>)
 8109d4c:	2201      	movs	r2, #1
 8109d4e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8109d50:	4b13      	ldr	r3, [pc, #76]	@ (8109da0 <vTaskStartScheduler+0xdc>)
 8109d52:	2200      	movs	r2, #0
 8109d54:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8109d56:	f7fe fc63 	bl	8108620 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8109d5a:	e00f      	b.n	8109d7c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8109d5c:	697b      	ldr	r3, [r7, #20]
 8109d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8109d62:	d10b      	bne.n	8109d7c <vTaskStartScheduler+0xb8>
	__asm volatile
 8109d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109d68:	f383 8811 	msr	BASEPRI, r3
 8109d6c:	f3bf 8f6f 	isb	sy
 8109d70:	f3bf 8f4f 	dsb	sy
 8109d74:	60fb      	str	r3, [r7, #12]
}
 8109d76:	bf00      	nop
 8109d78:	bf00      	nop
 8109d7a:	e7fd      	b.n	8109d78 <vTaskStartScheduler+0xb4>
}
 8109d7c:	bf00      	nop
 8109d7e:	3718      	adds	r7, #24
 8109d80:	46bd      	mov	sp, r7
 8109d82:	bd80      	pop	{r7, pc}
 8109d84:	0810da70 	.word	0x0810da70
 8109d88:	0810a3d5 	.word	0x0810a3d5
 8109d8c:	10004ba8 	.word	0x10004ba8
 8109d90:	100046b0 	.word	0x100046b0
 8109d94:	10000020 	.word	0x10000020
 8109d98:	10004ba4 	.word	0x10004ba4
 8109d9c:	10004b90 	.word	0x10004b90
 8109da0:	10004b88 	.word	0x10004b88

08109da4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8109da4:	b480      	push	{r7}
 8109da6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8109da8:	4b04      	ldr	r3, [pc, #16]	@ (8109dbc <vTaskSuspendAll+0x18>)
 8109daa:	681b      	ldr	r3, [r3, #0]
 8109dac:	3301      	adds	r3, #1
 8109dae:	4a03      	ldr	r2, [pc, #12]	@ (8109dbc <vTaskSuspendAll+0x18>)
 8109db0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8109db2:	bf00      	nop
 8109db4:	46bd      	mov	sp, r7
 8109db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109dba:	4770      	bx	lr
 8109dbc:	10004bac 	.word	0x10004bac

08109dc0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8109dc0:	b580      	push	{r7, lr}
 8109dc2:	b084      	sub	sp, #16
 8109dc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8109dc6:	2300      	movs	r3, #0
 8109dc8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8109dca:	2300      	movs	r3, #0
 8109dcc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8109dce:	4b42      	ldr	r3, [pc, #264]	@ (8109ed8 <xTaskResumeAll+0x118>)
 8109dd0:	681b      	ldr	r3, [r3, #0]
 8109dd2:	2b00      	cmp	r3, #0
 8109dd4:	d10b      	bne.n	8109dee <xTaskResumeAll+0x2e>
	__asm volatile
 8109dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109dda:	f383 8811 	msr	BASEPRI, r3
 8109dde:	f3bf 8f6f 	isb	sy
 8109de2:	f3bf 8f4f 	dsb	sy
 8109de6:	603b      	str	r3, [r7, #0]
}
 8109de8:	bf00      	nop
 8109dea:	bf00      	nop
 8109dec:	e7fd      	b.n	8109dea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8109dee:	f7fe fcbb 	bl	8108768 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8109df2:	4b39      	ldr	r3, [pc, #228]	@ (8109ed8 <xTaskResumeAll+0x118>)
 8109df4:	681b      	ldr	r3, [r3, #0]
 8109df6:	3b01      	subs	r3, #1
 8109df8:	4a37      	ldr	r2, [pc, #220]	@ (8109ed8 <xTaskResumeAll+0x118>)
 8109dfa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8109dfc:	4b36      	ldr	r3, [pc, #216]	@ (8109ed8 <xTaskResumeAll+0x118>)
 8109dfe:	681b      	ldr	r3, [r3, #0]
 8109e00:	2b00      	cmp	r3, #0
 8109e02:	d162      	bne.n	8109eca <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8109e04:	4b35      	ldr	r3, [pc, #212]	@ (8109edc <xTaskResumeAll+0x11c>)
 8109e06:	681b      	ldr	r3, [r3, #0]
 8109e08:	2b00      	cmp	r3, #0
 8109e0a:	d05e      	beq.n	8109eca <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8109e0c:	e02f      	b.n	8109e6e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8109e0e:	4b34      	ldr	r3, [pc, #208]	@ (8109ee0 <xTaskResumeAll+0x120>)
 8109e10:	68db      	ldr	r3, [r3, #12]
 8109e12:	68db      	ldr	r3, [r3, #12]
 8109e14:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8109e16:	68fb      	ldr	r3, [r7, #12]
 8109e18:	3318      	adds	r3, #24
 8109e1a:	4618      	mov	r0, r3
 8109e1c:	f7fe fb4a 	bl	81084b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8109e20:	68fb      	ldr	r3, [r7, #12]
 8109e22:	3304      	adds	r3, #4
 8109e24:	4618      	mov	r0, r3
 8109e26:	f7fe fb45 	bl	81084b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8109e2a:	68fb      	ldr	r3, [r7, #12]
 8109e2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8109e2e:	4b2d      	ldr	r3, [pc, #180]	@ (8109ee4 <xTaskResumeAll+0x124>)
 8109e30:	681b      	ldr	r3, [r3, #0]
 8109e32:	429a      	cmp	r2, r3
 8109e34:	d903      	bls.n	8109e3e <xTaskResumeAll+0x7e>
 8109e36:	68fb      	ldr	r3, [r7, #12]
 8109e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109e3a:	4a2a      	ldr	r2, [pc, #168]	@ (8109ee4 <xTaskResumeAll+0x124>)
 8109e3c:	6013      	str	r3, [r2, #0]
 8109e3e:	68fb      	ldr	r3, [r7, #12]
 8109e40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8109e42:	4613      	mov	r3, r2
 8109e44:	009b      	lsls	r3, r3, #2
 8109e46:	4413      	add	r3, r2
 8109e48:	009b      	lsls	r3, r3, #2
 8109e4a:	4a27      	ldr	r2, [pc, #156]	@ (8109ee8 <xTaskResumeAll+0x128>)
 8109e4c:	441a      	add	r2, r3
 8109e4e:	68fb      	ldr	r3, [r7, #12]
 8109e50:	3304      	adds	r3, #4
 8109e52:	4619      	mov	r1, r3
 8109e54:	4610      	mov	r0, r2
 8109e56:	f7fe fad0 	bl	81083fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8109e5a:	68fb      	ldr	r3, [r7, #12]
 8109e5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8109e5e:	4b23      	ldr	r3, [pc, #140]	@ (8109eec <xTaskResumeAll+0x12c>)
 8109e60:	681b      	ldr	r3, [r3, #0]
 8109e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109e64:	429a      	cmp	r2, r3
 8109e66:	d302      	bcc.n	8109e6e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8109e68:	4b21      	ldr	r3, [pc, #132]	@ (8109ef0 <xTaskResumeAll+0x130>)
 8109e6a:	2201      	movs	r2, #1
 8109e6c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8109e6e:	4b1c      	ldr	r3, [pc, #112]	@ (8109ee0 <xTaskResumeAll+0x120>)
 8109e70:	681b      	ldr	r3, [r3, #0]
 8109e72:	2b00      	cmp	r3, #0
 8109e74:	d1cb      	bne.n	8109e0e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8109e76:	68fb      	ldr	r3, [r7, #12]
 8109e78:	2b00      	cmp	r3, #0
 8109e7a:	d001      	beq.n	8109e80 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8109e7c:	f000 fb66 	bl	810a54c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8109e80:	4b1c      	ldr	r3, [pc, #112]	@ (8109ef4 <xTaskResumeAll+0x134>)
 8109e82:	681b      	ldr	r3, [r3, #0]
 8109e84:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8109e86:	687b      	ldr	r3, [r7, #4]
 8109e88:	2b00      	cmp	r3, #0
 8109e8a:	d010      	beq.n	8109eae <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8109e8c:	f000 f846 	bl	8109f1c <xTaskIncrementTick>
 8109e90:	4603      	mov	r3, r0
 8109e92:	2b00      	cmp	r3, #0
 8109e94:	d002      	beq.n	8109e9c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8109e96:	4b16      	ldr	r3, [pc, #88]	@ (8109ef0 <xTaskResumeAll+0x130>)
 8109e98:	2201      	movs	r2, #1
 8109e9a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8109e9c:	687b      	ldr	r3, [r7, #4]
 8109e9e:	3b01      	subs	r3, #1
 8109ea0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8109ea2:	687b      	ldr	r3, [r7, #4]
 8109ea4:	2b00      	cmp	r3, #0
 8109ea6:	d1f1      	bne.n	8109e8c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8109ea8:	4b12      	ldr	r3, [pc, #72]	@ (8109ef4 <xTaskResumeAll+0x134>)
 8109eaa:	2200      	movs	r2, #0
 8109eac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8109eae:	4b10      	ldr	r3, [pc, #64]	@ (8109ef0 <xTaskResumeAll+0x130>)
 8109eb0:	681b      	ldr	r3, [r3, #0]
 8109eb2:	2b00      	cmp	r3, #0
 8109eb4:	d009      	beq.n	8109eca <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8109eb6:	2301      	movs	r3, #1
 8109eb8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8109eba:	4b0f      	ldr	r3, [pc, #60]	@ (8109ef8 <xTaskResumeAll+0x138>)
 8109ebc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8109ec0:	601a      	str	r2, [r3, #0]
 8109ec2:	f3bf 8f4f 	dsb	sy
 8109ec6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8109eca:	f7fe fc7f 	bl	81087cc <vPortExitCritical>

	return xAlreadyYielded;
 8109ece:	68bb      	ldr	r3, [r7, #8]
}
 8109ed0:	4618      	mov	r0, r3
 8109ed2:	3710      	adds	r7, #16
 8109ed4:	46bd      	mov	sp, r7
 8109ed6:	bd80      	pop	{r7, pc}
 8109ed8:	10004bac 	.word	0x10004bac
 8109edc:	10004b84 	.word	0x10004b84
 8109ee0:	10004b44 	.word	0x10004b44
 8109ee4:	10004b8c 	.word	0x10004b8c
 8109ee8:	100046b4 	.word	0x100046b4
 8109eec:	100046b0 	.word	0x100046b0
 8109ef0:	10004b98 	.word	0x10004b98
 8109ef4:	10004b94 	.word	0x10004b94
 8109ef8:	e000ed04 	.word	0xe000ed04

08109efc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8109efc:	b480      	push	{r7}
 8109efe:	b083      	sub	sp, #12
 8109f00:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8109f02:	4b05      	ldr	r3, [pc, #20]	@ (8109f18 <xTaskGetTickCount+0x1c>)
 8109f04:	681b      	ldr	r3, [r3, #0]
 8109f06:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8109f08:	687b      	ldr	r3, [r7, #4]
}
 8109f0a:	4618      	mov	r0, r3
 8109f0c:	370c      	adds	r7, #12
 8109f0e:	46bd      	mov	sp, r7
 8109f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109f14:	4770      	bx	lr
 8109f16:	bf00      	nop
 8109f18:	10004b88 	.word	0x10004b88

08109f1c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8109f1c:	b580      	push	{r7, lr}
 8109f1e:	b086      	sub	sp, #24
 8109f20:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8109f22:	2300      	movs	r3, #0
 8109f24:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8109f26:	4b4f      	ldr	r3, [pc, #316]	@ (810a064 <xTaskIncrementTick+0x148>)
 8109f28:	681b      	ldr	r3, [r3, #0]
 8109f2a:	2b00      	cmp	r3, #0
 8109f2c:	f040 8090 	bne.w	810a050 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8109f30:	4b4d      	ldr	r3, [pc, #308]	@ (810a068 <xTaskIncrementTick+0x14c>)
 8109f32:	681b      	ldr	r3, [r3, #0]
 8109f34:	3301      	adds	r3, #1
 8109f36:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8109f38:	4a4b      	ldr	r2, [pc, #300]	@ (810a068 <xTaskIncrementTick+0x14c>)
 8109f3a:	693b      	ldr	r3, [r7, #16]
 8109f3c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8109f3e:	693b      	ldr	r3, [r7, #16]
 8109f40:	2b00      	cmp	r3, #0
 8109f42:	d121      	bne.n	8109f88 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8109f44:	4b49      	ldr	r3, [pc, #292]	@ (810a06c <xTaskIncrementTick+0x150>)
 8109f46:	681b      	ldr	r3, [r3, #0]
 8109f48:	681b      	ldr	r3, [r3, #0]
 8109f4a:	2b00      	cmp	r3, #0
 8109f4c:	d00b      	beq.n	8109f66 <xTaskIncrementTick+0x4a>
	__asm volatile
 8109f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8109f52:	f383 8811 	msr	BASEPRI, r3
 8109f56:	f3bf 8f6f 	isb	sy
 8109f5a:	f3bf 8f4f 	dsb	sy
 8109f5e:	603b      	str	r3, [r7, #0]
}
 8109f60:	bf00      	nop
 8109f62:	bf00      	nop
 8109f64:	e7fd      	b.n	8109f62 <xTaskIncrementTick+0x46>
 8109f66:	4b41      	ldr	r3, [pc, #260]	@ (810a06c <xTaskIncrementTick+0x150>)
 8109f68:	681b      	ldr	r3, [r3, #0]
 8109f6a:	60fb      	str	r3, [r7, #12]
 8109f6c:	4b40      	ldr	r3, [pc, #256]	@ (810a070 <xTaskIncrementTick+0x154>)
 8109f6e:	681b      	ldr	r3, [r3, #0]
 8109f70:	4a3e      	ldr	r2, [pc, #248]	@ (810a06c <xTaskIncrementTick+0x150>)
 8109f72:	6013      	str	r3, [r2, #0]
 8109f74:	4a3e      	ldr	r2, [pc, #248]	@ (810a070 <xTaskIncrementTick+0x154>)
 8109f76:	68fb      	ldr	r3, [r7, #12]
 8109f78:	6013      	str	r3, [r2, #0]
 8109f7a:	4b3e      	ldr	r3, [pc, #248]	@ (810a074 <xTaskIncrementTick+0x158>)
 8109f7c:	681b      	ldr	r3, [r3, #0]
 8109f7e:	3301      	adds	r3, #1
 8109f80:	4a3c      	ldr	r2, [pc, #240]	@ (810a074 <xTaskIncrementTick+0x158>)
 8109f82:	6013      	str	r3, [r2, #0]
 8109f84:	f000 fae2 	bl	810a54c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8109f88:	4b3b      	ldr	r3, [pc, #236]	@ (810a078 <xTaskIncrementTick+0x15c>)
 8109f8a:	681b      	ldr	r3, [r3, #0]
 8109f8c:	693a      	ldr	r2, [r7, #16]
 8109f8e:	429a      	cmp	r2, r3
 8109f90:	d349      	bcc.n	810a026 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8109f92:	4b36      	ldr	r3, [pc, #216]	@ (810a06c <xTaskIncrementTick+0x150>)
 8109f94:	681b      	ldr	r3, [r3, #0]
 8109f96:	681b      	ldr	r3, [r3, #0]
 8109f98:	2b00      	cmp	r3, #0
 8109f9a:	d104      	bne.n	8109fa6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8109f9c:	4b36      	ldr	r3, [pc, #216]	@ (810a078 <xTaskIncrementTick+0x15c>)
 8109f9e:	f04f 32ff 	mov.w	r2, #4294967295
 8109fa2:	601a      	str	r2, [r3, #0]
					break;
 8109fa4:	e03f      	b.n	810a026 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8109fa6:	4b31      	ldr	r3, [pc, #196]	@ (810a06c <xTaskIncrementTick+0x150>)
 8109fa8:	681b      	ldr	r3, [r3, #0]
 8109faa:	68db      	ldr	r3, [r3, #12]
 8109fac:	68db      	ldr	r3, [r3, #12]
 8109fae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8109fb0:	68bb      	ldr	r3, [r7, #8]
 8109fb2:	685b      	ldr	r3, [r3, #4]
 8109fb4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8109fb6:	693a      	ldr	r2, [r7, #16]
 8109fb8:	687b      	ldr	r3, [r7, #4]
 8109fba:	429a      	cmp	r2, r3
 8109fbc:	d203      	bcs.n	8109fc6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8109fbe:	4a2e      	ldr	r2, [pc, #184]	@ (810a078 <xTaskIncrementTick+0x15c>)
 8109fc0:	687b      	ldr	r3, [r7, #4]
 8109fc2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8109fc4:	e02f      	b.n	810a026 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8109fc6:	68bb      	ldr	r3, [r7, #8]
 8109fc8:	3304      	adds	r3, #4
 8109fca:	4618      	mov	r0, r3
 8109fcc:	f7fe fa72 	bl	81084b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8109fd0:	68bb      	ldr	r3, [r7, #8]
 8109fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8109fd4:	2b00      	cmp	r3, #0
 8109fd6:	d004      	beq.n	8109fe2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8109fd8:	68bb      	ldr	r3, [r7, #8]
 8109fda:	3318      	adds	r3, #24
 8109fdc:	4618      	mov	r0, r3
 8109fde:	f7fe fa69 	bl	81084b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8109fe2:	68bb      	ldr	r3, [r7, #8]
 8109fe4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8109fe6:	4b25      	ldr	r3, [pc, #148]	@ (810a07c <xTaskIncrementTick+0x160>)
 8109fe8:	681b      	ldr	r3, [r3, #0]
 8109fea:	429a      	cmp	r2, r3
 8109fec:	d903      	bls.n	8109ff6 <xTaskIncrementTick+0xda>
 8109fee:	68bb      	ldr	r3, [r7, #8]
 8109ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109ff2:	4a22      	ldr	r2, [pc, #136]	@ (810a07c <xTaskIncrementTick+0x160>)
 8109ff4:	6013      	str	r3, [r2, #0]
 8109ff6:	68bb      	ldr	r3, [r7, #8]
 8109ff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8109ffa:	4613      	mov	r3, r2
 8109ffc:	009b      	lsls	r3, r3, #2
 8109ffe:	4413      	add	r3, r2
 810a000:	009b      	lsls	r3, r3, #2
 810a002:	4a1f      	ldr	r2, [pc, #124]	@ (810a080 <xTaskIncrementTick+0x164>)
 810a004:	441a      	add	r2, r3
 810a006:	68bb      	ldr	r3, [r7, #8]
 810a008:	3304      	adds	r3, #4
 810a00a:	4619      	mov	r1, r3
 810a00c:	4610      	mov	r0, r2
 810a00e:	f7fe f9f4 	bl	81083fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 810a012:	68bb      	ldr	r3, [r7, #8]
 810a014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a016:	4b1b      	ldr	r3, [pc, #108]	@ (810a084 <xTaskIncrementTick+0x168>)
 810a018:	681b      	ldr	r3, [r3, #0]
 810a01a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a01c:	429a      	cmp	r2, r3
 810a01e:	d3b8      	bcc.n	8109f92 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 810a020:	2301      	movs	r3, #1
 810a022:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810a024:	e7b5      	b.n	8109f92 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 810a026:	4b17      	ldr	r3, [pc, #92]	@ (810a084 <xTaskIncrementTick+0x168>)
 810a028:	681b      	ldr	r3, [r3, #0]
 810a02a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a02c:	4914      	ldr	r1, [pc, #80]	@ (810a080 <xTaskIncrementTick+0x164>)
 810a02e:	4613      	mov	r3, r2
 810a030:	009b      	lsls	r3, r3, #2
 810a032:	4413      	add	r3, r2
 810a034:	009b      	lsls	r3, r3, #2
 810a036:	440b      	add	r3, r1
 810a038:	681b      	ldr	r3, [r3, #0]
 810a03a:	2b01      	cmp	r3, #1
 810a03c:	d901      	bls.n	810a042 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 810a03e:	2301      	movs	r3, #1
 810a040:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 810a042:	4b11      	ldr	r3, [pc, #68]	@ (810a088 <xTaskIncrementTick+0x16c>)
 810a044:	681b      	ldr	r3, [r3, #0]
 810a046:	2b00      	cmp	r3, #0
 810a048:	d007      	beq.n	810a05a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 810a04a:	2301      	movs	r3, #1
 810a04c:	617b      	str	r3, [r7, #20]
 810a04e:	e004      	b.n	810a05a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 810a050:	4b0e      	ldr	r3, [pc, #56]	@ (810a08c <xTaskIncrementTick+0x170>)
 810a052:	681b      	ldr	r3, [r3, #0]
 810a054:	3301      	adds	r3, #1
 810a056:	4a0d      	ldr	r2, [pc, #52]	@ (810a08c <xTaskIncrementTick+0x170>)
 810a058:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 810a05a:	697b      	ldr	r3, [r7, #20]
}
 810a05c:	4618      	mov	r0, r3
 810a05e:	3718      	adds	r7, #24
 810a060:	46bd      	mov	sp, r7
 810a062:	bd80      	pop	{r7, pc}
 810a064:	10004bac 	.word	0x10004bac
 810a068:	10004b88 	.word	0x10004b88
 810a06c:	10004b3c 	.word	0x10004b3c
 810a070:	10004b40 	.word	0x10004b40
 810a074:	10004b9c 	.word	0x10004b9c
 810a078:	10004ba4 	.word	0x10004ba4
 810a07c:	10004b8c 	.word	0x10004b8c
 810a080:	100046b4 	.word	0x100046b4
 810a084:	100046b0 	.word	0x100046b0
 810a088:	10004b98 	.word	0x10004b98
 810a08c:	10004b94 	.word	0x10004b94

0810a090 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 810a090:	b480      	push	{r7}
 810a092:	b085      	sub	sp, #20
 810a094:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 810a096:	4b2b      	ldr	r3, [pc, #172]	@ (810a144 <vTaskSwitchContext+0xb4>)
 810a098:	681b      	ldr	r3, [r3, #0]
 810a09a:	2b00      	cmp	r3, #0
 810a09c:	d003      	beq.n	810a0a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 810a09e:	4b2a      	ldr	r3, [pc, #168]	@ (810a148 <vTaskSwitchContext+0xb8>)
 810a0a0:	2201      	movs	r2, #1
 810a0a2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 810a0a4:	e047      	b.n	810a136 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 810a0a6:	4b28      	ldr	r3, [pc, #160]	@ (810a148 <vTaskSwitchContext+0xb8>)
 810a0a8:	2200      	movs	r2, #0
 810a0aa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810a0ac:	4b27      	ldr	r3, [pc, #156]	@ (810a14c <vTaskSwitchContext+0xbc>)
 810a0ae:	681b      	ldr	r3, [r3, #0]
 810a0b0:	60fb      	str	r3, [r7, #12]
 810a0b2:	e011      	b.n	810a0d8 <vTaskSwitchContext+0x48>
 810a0b4:	68fb      	ldr	r3, [r7, #12]
 810a0b6:	2b00      	cmp	r3, #0
 810a0b8:	d10b      	bne.n	810a0d2 <vTaskSwitchContext+0x42>
	__asm volatile
 810a0ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810a0be:	f383 8811 	msr	BASEPRI, r3
 810a0c2:	f3bf 8f6f 	isb	sy
 810a0c6:	f3bf 8f4f 	dsb	sy
 810a0ca:	607b      	str	r3, [r7, #4]
}
 810a0cc:	bf00      	nop
 810a0ce:	bf00      	nop
 810a0d0:	e7fd      	b.n	810a0ce <vTaskSwitchContext+0x3e>
 810a0d2:	68fb      	ldr	r3, [r7, #12]
 810a0d4:	3b01      	subs	r3, #1
 810a0d6:	60fb      	str	r3, [r7, #12]
 810a0d8:	491d      	ldr	r1, [pc, #116]	@ (810a150 <vTaskSwitchContext+0xc0>)
 810a0da:	68fa      	ldr	r2, [r7, #12]
 810a0dc:	4613      	mov	r3, r2
 810a0de:	009b      	lsls	r3, r3, #2
 810a0e0:	4413      	add	r3, r2
 810a0e2:	009b      	lsls	r3, r3, #2
 810a0e4:	440b      	add	r3, r1
 810a0e6:	681b      	ldr	r3, [r3, #0]
 810a0e8:	2b00      	cmp	r3, #0
 810a0ea:	d0e3      	beq.n	810a0b4 <vTaskSwitchContext+0x24>
 810a0ec:	68fa      	ldr	r2, [r7, #12]
 810a0ee:	4613      	mov	r3, r2
 810a0f0:	009b      	lsls	r3, r3, #2
 810a0f2:	4413      	add	r3, r2
 810a0f4:	009b      	lsls	r3, r3, #2
 810a0f6:	4a16      	ldr	r2, [pc, #88]	@ (810a150 <vTaskSwitchContext+0xc0>)
 810a0f8:	4413      	add	r3, r2
 810a0fa:	60bb      	str	r3, [r7, #8]
 810a0fc:	68bb      	ldr	r3, [r7, #8]
 810a0fe:	685b      	ldr	r3, [r3, #4]
 810a100:	685a      	ldr	r2, [r3, #4]
 810a102:	68bb      	ldr	r3, [r7, #8]
 810a104:	605a      	str	r2, [r3, #4]
 810a106:	68bb      	ldr	r3, [r7, #8]
 810a108:	685a      	ldr	r2, [r3, #4]
 810a10a:	68bb      	ldr	r3, [r7, #8]
 810a10c:	3308      	adds	r3, #8
 810a10e:	429a      	cmp	r2, r3
 810a110:	d104      	bne.n	810a11c <vTaskSwitchContext+0x8c>
 810a112:	68bb      	ldr	r3, [r7, #8]
 810a114:	685b      	ldr	r3, [r3, #4]
 810a116:	685a      	ldr	r2, [r3, #4]
 810a118:	68bb      	ldr	r3, [r7, #8]
 810a11a:	605a      	str	r2, [r3, #4]
 810a11c:	68bb      	ldr	r3, [r7, #8]
 810a11e:	685b      	ldr	r3, [r3, #4]
 810a120:	68db      	ldr	r3, [r3, #12]
 810a122:	4a0c      	ldr	r2, [pc, #48]	@ (810a154 <vTaskSwitchContext+0xc4>)
 810a124:	6013      	str	r3, [r2, #0]
 810a126:	4a09      	ldr	r2, [pc, #36]	@ (810a14c <vTaskSwitchContext+0xbc>)
 810a128:	68fb      	ldr	r3, [r7, #12]
 810a12a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 810a12c:	4b09      	ldr	r3, [pc, #36]	@ (810a154 <vTaskSwitchContext+0xc4>)
 810a12e:	681b      	ldr	r3, [r3, #0]
 810a130:	3354      	adds	r3, #84	@ 0x54
 810a132:	4a09      	ldr	r2, [pc, #36]	@ (810a158 <vTaskSwitchContext+0xc8>)
 810a134:	6013      	str	r3, [r2, #0]
}
 810a136:	bf00      	nop
 810a138:	3714      	adds	r7, #20
 810a13a:	46bd      	mov	sp, r7
 810a13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a140:	4770      	bx	lr
 810a142:	bf00      	nop
 810a144:	10004bac 	.word	0x10004bac
 810a148:	10004b98 	.word	0x10004b98
 810a14c:	10004b8c 	.word	0x10004b8c
 810a150:	100046b4 	.word	0x100046b4
 810a154:	100046b0 	.word	0x100046b0
 810a158:	10000020 	.word	0x10000020

0810a15c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 810a15c:	b580      	push	{r7, lr}
 810a15e:	b084      	sub	sp, #16
 810a160:	af00      	add	r7, sp, #0
 810a162:	6078      	str	r0, [r7, #4]
 810a164:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 810a166:	687b      	ldr	r3, [r7, #4]
 810a168:	2b00      	cmp	r3, #0
 810a16a:	d10b      	bne.n	810a184 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 810a16c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810a170:	f383 8811 	msr	BASEPRI, r3
 810a174:	f3bf 8f6f 	isb	sy
 810a178:	f3bf 8f4f 	dsb	sy
 810a17c:	60fb      	str	r3, [r7, #12]
}
 810a17e:	bf00      	nop
 810a180:	bf00      	nop
 810a182:	e7fd      	b.n	810a180 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 810a184:	4b07      	ldr	r3, [pc, #28]	@ (810a1a4 <vTaskPlaceOnEventList+0x48>)
 810a186:	681b      	ldr	r3, [r3, #0]
 810a188:	3318      	adds	r3, #24
 810a18a:	4619      	mov	r1, r3
 810a18c:	6878      	ldr	r0, [r7, #4]
 810a18e:	f7fe f958 	bl	8108442 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 810a192:	2101      	movs	r1, #1
 810a194:	6838      	ldr	r0, [r7, #0]
 810a196:	f000 fb97 	bl	810a8c8 <prvAddCurrentTaskToDelayedList>
}
 810a19a:	bf00      	nop
 810a19c:	3710      	adds	r7, #16
 810a19e:	46bd      	mov	sp, r7
 810a1a0:	bd80      	pop	{r7, pc}
 810a1a2:	bf00      	nop
 810a1a4:	100046b0 	.word	0x100046b0

0810a1a8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 810a1a8:	b580      	push	{r7, lr}
 810a1aa:	b086      	sub	sp, #24
 810a1ac:	af00      	add	r7, sp, #0
 810a1ae:	60f8      	str	r0, [r7, #12]
 810a1b0:	60b9      	str	r1, [r7, #8]
 810a1b2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 810a1b4:	68fb      	ldr	r3, [r7, #12]
 810a1b6:	2b00      	cmp	r3, #0
 810a1b8:	d10b      	bne.n	810a1d2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 810a1ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810a1be:	f383 8811 	msr	BASEPRI, r3
 810a1c2:	f3bf 8f6f 	isb	sy
 810a1c6:	f3bf 8f4f 	dsb	sy
 810a1ca:	617b      	str	r3, [r7, #20]
}
 810a1cc:	bf00      	nop
 810a1ce:	bf00      	nop
 810a1d0:	e7fd      	b.n	810a1ce <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 810a1d2:	4b0a      	ldr	r3, [pc, #40]	@ (810a1fc <vTaskPlaceOnEventListRestricted+0x54>)
 810a1d4:	681b      	ldr	r3, [r3, #0]
 810a1d6:	3318      	adds	r3, #24
 810a1d8:	4619      	mov	r1, r3
 810a1da:	68f8      	ldr	r0, [r7, #12]
 810a1dc:	f7fe f90d 	bl	81083fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 810a1e0:	687b      	ldr	r3, [r7, #4]
 810a1e2:	2b00      	cmp	r3, #0
 810a1e4:	d002      	beq.n	810a1ec <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 810a1e6:	f04f 33ff 	mov.w	r3, #4294967295
 810a1ea:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 810a1ec:	6879      	ldr	r1, [r7, #4]
 810a1ee:	68b8      	ldr	r0, [r7, #8]
 810a1f0:	f000 fb6a 	bl	810a8c8 <prvAddCurrentTaskToDelayedList>
	}
 810a1f4:	bf00      	nop
 810a1f6:	3718      	adds	r7, #24
 810a1f8:	46bd      	mov	sp, r7
 810a1fa:	bd80      	pop	{r7, pc}
 810a1fc:	100046b0 	.word	0x100046b0

0810a200 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 810a200:	b580      	push	{r7, lr}
 810a202:	b086      	sub	sp, #24
 810a204:	af00      	add	r7, sp, #0
 810a206:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810a208:	687b      	ldr	r3, [r7, #4]
 810a20a:	68db      	ldr	r3, [r3, #12]
 810a20c:	68db      	ldr	r3, [r3, #12]
 810a20e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 810a210:	693b      	ldr	r3, [r7, #16]
 810a212:	2b00      	cmp	r3, #0
 810a214:	d10b      	bne.n	810a22e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 810a216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810a21a:	f383 8811 	msr	BASEPRI, r3
 810a21e:	f3bf 8f6f 	isb	sy
 810a222:	f3bf 8f4f 	dsb	sy
 810a226:	60fb      	str	r3, [r7, #12]
}
 810a228:	bf00      	nop
 810a22a:	bf00      	nop
 810a22c:	e7fd      	b.n	810a22a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 810a22e:	693b      	ldr	r3, [r7, #16]
 810a230:	3318      	adds	r3, #24
 810a232:	4618      	mov	r0, r3
 810a234:	f7fe f93e 	bl	81084b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810a238:	4b1d      	ldr	r3, [pc, #116]	@ (810a2b0 <xTaskRemoveFromEventList+0xb0>)
 810a23a:	681b      	ldr	r3, [r3, #0]
 810a23c:	2b00      	cmp	r3, #0
 810a23e:	d11d      	bne.n	810a27c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 810a240:	693b      	ldr	r3, [r7, #16]
 810a242:	3304      	adds	r3, #4
 810a244:	4618      	mov	r0, r3
 810a246:	f7fe f935 	bl	81084b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 810a24a:	693b      	ldr	r3, [r7, #16]
 810a24c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a24e:	4b19      	ldr	r3, [pc, #100]	@ (810a2b4 <xTaskRemoveFromEventList+0xb4>)
 810a250:	681b      	ldr	r3, [r3, #0]
 810a252:	429a      	cmp	r2, r3
 810a254:	d903      	bls.n	810a25e <xTaskRemoveFromEventList+0x5e>
 810a256:	693b      	ldr	r3, [r7, #16]
 810a258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a25a:	4a16      	ldr	r2, [pc, #88]	@ (810a2b4 <xTaskRemoveFromEventList+0xb4>)
 810a25c:	6013      	str	r3, [r2, #0]
 810a25e:	693b      	ldr	r3, [r7, #16]
 810a260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a262:	4613      	mov	r3, r2
 810a264:	009b      	lsls	r3, r3, #2
 810a266:	4413      	add	r3, r2
 810a268:	009b      	lsls	r3, r3, #2
 810a26a:	4a13      	ldr	r2, [pc, #76]	@ (810a2b8 <xTaskRemoveFromEventList+0xb8>)
 810a26c:	441a      	add	r2, r3
 810a26e:	693b      	ldr	r3, [r7, #16]
 810a270:	3304      	adds	r3, #4
 810a272:	4619      	mov	r1, r3
 810a274:	4610      	mov	r0, r2
 810a276:	f7fe f8c0 	bl	81083fa <vListInsertEnd>
 810a27a:	e005      	b.n	810a288 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 810a27c:	693b      	ldr	r3, [r7, #16]
 810a27e:	3318      	adds	r3, #24
 810a280:	4619      	mov	r1, r3
 810a282:	480e      	ldr	r0, [pc, #56]	@ (810a2bc <xTaskRemoveFromEventList+0xbc>)
 810a284:	f7fe f8b9 	bl	81083fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 810a288:	693b      	ldr	r3, [r7, #16]
 810a28a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a28c:	4b0c      	ldr	r3, [pc, #48]	@ (810a2c0 <xTaskRemoveFromEventList+0xc0>)
 810a28e:	681b      	ldr	r3, [r3, #0]
 810a290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a292:	429a      	cmp	r2, r3
 810a294:	d905      	bls.n	810a2a2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 810a296:	2301      	movs	r3, #1
 810a298:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 810a29a:	4b0a      	ldr	r3, [pc, #40]	@ (810a2c4 <xTaskRemoveFromEventList+0xc4>)
 810a29c:	2201      	movs	r2, #1
 810a29e:	601a      	str	r2, [r3, #0]
 810a2a0:	e001      	b.n	810a2a6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 810a2a2:	2300      	movs	r3, #0
 810a2a4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 810a2a6:	697b      	ldr	r3, [r7, #20]
}
 810a2a8:	4618      	mov	r0, r3
 810a2aa:	3718      	adds	r7, #24
 810a2ac:	46bd      	mov	sp, r7
 810a2ae:	bd80      	pop	{r7, pc}
 810a2b0:	10004bac 	.word	0x10004bac
 810a2b4:	10004b8c 	.word	0x10004b8c
 810a2b8:	100046b4 	.word	0x100046b4
 810a2bc:	10004b44 	.word	0x10004b44
 810a2c0:	100046b0 	.word	0x100046b0
 810a2c4:	10004b98 	.word	0x10004b98

0810a2c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 810a2c8:	b480      	push	{r7}
 810a2ca:	b083      	sub	sp, #12
 810a2cc:	af00      	add	r7, sp, #0
 810a2ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 810a2d0:	4b06      	ldr	r3, [pc, #24]	@ (810a2ec <vTaskInternalSetTimeOutState+0x24>)
 810a2d2:	681a      	ldr	r2, [r3, #0]
 810a2d4:	687b      	ldr	r3, [r7, #4]
 810a2d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 810a2d8:	4b05      	ldr	r3, [pc, #20]	@ (810a2f0 <vTaskInternalSetTimeOutState+0x28>)
 810a2da:	681a      	ldr	r2, [r3, #0]
 810a2dc:	687b      	ldr	r3, [r7, #4]
 810a2de:	605a      	str	r2, [r3, #4]
}
 810a2e0:	bf00      	nop
 810a2e2:	370c      	adds	r7, #12
 810a2e4:	46bd      	mov	sp, r7
 810a2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a2ea:	4770      	bx	lr
 810a2ec:	10004b9c 	.word	0x10004b9c
 810a2f0:	10004b88 	.word	0x10004b88

0810a2f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 810a2f4:	b580      	push	{r7, lr}
 810a2f6:	b088      	sub	sp, #32
 810a2f8:	af00      	add	r7, sp, #0
 810a2fa:	6078      	str	r0, [r7, #4]
 810a2fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 810a2fe:	687b      	ldr	r3, [r7, #4]
 810a300:	2b00      	cmp	r3, #0
 810a302:	d10b      	bne.n	810a31c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 810a304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810a308:	f383 8811 	msr	BASEPRI, r3
 810a30c:	f3bf 8f6f 	isb	sy
 810a310:	f3bf 8f4f 	dsb	sy
 810a314:	613b      	str	r3, [r7, #16]
}
 810a316:	bf00      	nop
 810a318:	bf00      	nop
 810a31a:	e7fd      	b.n	810a318 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 810a31c:	683b      	ldr	r3, [r7, #0]
 810a31e:	2b00      	cmp	r3, #0
 810a320:	d10b      	bne.n	810a33a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 810a322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810a326:	f383 8811 	msr	BASEPRI, r3
 810a32a:	f3bf 8f6f 	isb	sy
 810a32e:	f3bf 8f4f 	dsb	sy
 810a332:	60fb      	str	r3, [r7, #12]
}
 810a334:	bf00      	nop
 810a336:	bf00      	nop
 810a338:	e7fd      	b.n	810a336 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 810a33a:	f7fe fa15 	bl	8108768 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 810a33e:	4b1d      	ldr	r3, [pc, #116]	@ (810a3b4 <xTaskCheckForTimeOut+0xc0>)
 810a340:	681b      	ldr	r3, [r3, #0]
 810a342:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 810a344:	687b      	ldr	r3, [r7, #4]
 810a346:	685b      	ldr	r3, [r3, #4]
 810a348:	69ba      	ldr	r2, [r7, #24]
 810a34a:	1ad3      	subs	r3, r2, r3
 810a34c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 810a34e:	683b      	ldr	r3, [r7, #0]
 810a350:	681b      	ldr	r3, [r3, #0]
 810a352:	f1b3 3fff 	cmp.w	r3, #4294967295
 810a356:	d102      	bne.n	810a35e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 810a358:	2300      	movs	r3, #0
 810a35a:	61fb      	str	r3, [r7, #28]
 810a35c:	e023      	b.n	810a3a6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 810a35e:	687b      	ldr	r3, [r7, #4]
 810a360:	681a      	ldr	r2, [r3, #0]
 810a362:	4b15      	ldr	r3, [pc, #84]	@ (810a3b8 <xTaskCheckForTimeOut+0xc4>)
 810a364:	681b      	ldr	r3, [r3, #0]
 810a366:	429a      	cmp	r2, r3
 810a368:	d007      	beq.n	810a37a <xTaskCheckForTimeOut+0x86>
 810a36a:	687b      	ldr	r3, [r7, #4]
 810a36c:	685b      	ldr	r3, [r3, #4]
 810a36e:	69ba      	ldr	r2, [r7, #24]
 810a370:	429a      	cmp	r2, r3
 810a372:	d302      	bcc.n	810a37a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 810a374:	2301      	movs	r3, #1
 810a376:	61fb      	str	r3, [r7, #28]
 810a378:	e015      	b.n	810a3a6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 810a37a:	683b      	ldr	r3, [r7, #0]
 810a37c:	681b      	ldr	r3, [r3, #0]
 810a37e:	697a      	ldr	r2, [r7, #20]
 810a380:	429a      	cmp	r2, r3
 810a382:	d20b      	bcs.n	810a39c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 810a384:	683b      	ldr	r3, [r7, #0]
 810a386:	681a      	ldr	r2, [r3, #0]
 810a388:	697b      	ldr	r3, [r7, #20]
 810a38a:	1ad2      	subs	r2, r2, r3
 810a38c:	683b      	ldr	r3, [r7, #0]
 810a38e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 810a390:	6878      	ldr	r0, [r7, #4]
 810a392:	f7ff ff99 	bl	810a2c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 810a396:	2300      	movs	r3, #0
 810a398:	61fb      	str	r3, [r7, #28]
 810a39a:	e004      	b.n	810a3a6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 810a39c:	683b      	ldr	r3, [r7, #0]
 810a39e:	2200      	movs	r2, #0
 810a3a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 810a3a2:	2301      	movs	r3, #1
 810a3a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 810a3a6:	f7fe fa11 	bl	81087cc <vPortExitCritical>

	return xReturn;
 810a3aa:	69fb      	ldr	r3, [r7, #28]
}
 810a3ac:	4618      	mov	r0, r3
 810a3ae:	3720      	adds	r7, #32
 810a3b0:	46bd      	mov	sp, r7
 810a3b2:	bd80      	pop	{r7, pc}
 810a3b4:	10004b88 	.word	0x10004b88
 810a3b8:	10004b9c 	.word	0x10004b9c

0810a3bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 810a3bc:	b480      	push	{r7}
 810a3be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 810a3c0:	4b03      	ldr	r3, [pc, #12]	@ (810a3d0 <vTaskMissedYield+0x14>)
 810a3c2:	2201      	movs	r2, #1
 810a3c4:	601a      	str	r2, [r3, #0]
}
 810a3c6:	bf00      	nop
 810a3c8:	46bd      	mov	sp, r7
 810a3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a3ce:	4770      	bx	lr
 810a3d0:	10004b98 	.word	0x10004b98

0810a3d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 810a3d4:	b580      	push	{r7, lr}
 810a3d6:	b082      	sub	sp, #8
 810a3d8:	af00      	add	r7, sp, #0
 810a3da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 810a3dc:	f000 f852 	bl	810a484 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 810a3e0:	4b06      	ldr	r3, [pc, #24]	@ (810a3fc <prvIdleTask+0x28>)
 810a3e2:	681b      	ldr	r3, [r3, #0]
 810a3e4:	2b01      	cmp	r3, #1
 810a3e6:	d9f9      	bls.n	810a3dc <prvIdleTask+0x8>
			{
				taskYIELD();
 810a3e8:	4b05      	ldr	r3, [pc, #20]	@ (810a400 <prvIdleTask+0x2c>)
 810a3ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 810a3ee:	601a      	str	r2, [r3, #0]
 810a3f0:	f3bf 8f4f 	dsb	sy
 810a3f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 810a3f8:	e7f0      	b.n	810a3dc <prvIdleTask+0x8>
 810a3fa:	bf00      	nop
 810a3fc:	100046b4 	.word	0x100046b4
 810a400:	e000ed04 	.word	0xe000ed04

0810a404 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 810a404:	b580      	push	{r7, lr}
 810a406:	b082      	sub	sp, #8
 810a408:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 810a40a:	2300      	movs	r3, #0
 810a40c:	607b      	str	r3, [r7, #4]
 810a40e:	e00c      	b.n	810a42a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 810a410:	687a      	ldr	r2, [r7, #4]
 810a412:	4613      	mov	r3, r2
 810a414:	009b      	lsls	r3, r3, #2
 810a416:	4413      	add	r3, r2
 810a418:	009b      	lsls	r3, r3, #2
 810a41a:	4a12      	ldr	r2, [pc, #72]	@ (810a464 <prvInitialiseTaskLists+0x60>)
 810a41c:	4413      	add	r3, r2
 810a41e:	4618      	mov	r0, r3
 810a420:	f7fd ffbe 	bl	81083a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 810a424:	687b      	ldr	r3, [r7, #4]
 810a426:	3301      	adds	r3, #1
 810a428:	607b      	str	r3, [r7, #4]
 810a42a:	687b      	ldr	r3, [r7, #4]
 810a42c:	2b37      	cmp	r3, #55	@ 0x37
 810a42e:	d9ef      	bls.n	810a410 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 810a430:	480d      	ldr	r0, [pc, #52]	@ (810a468 <prvInitialiseTaskLists+0x64>)
 810a432:	f7fd ffb5 	bl	81083a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 810a436:	480d      	ldr	r0, [pc, #52]	@ (810a46c <prvInitialiseTaskLists+0x68>)
 810a438:	f7fd ffb2 	bl	81083a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 810a43c:	480c      	ldr	r0, [pc, #48]	@ (810a470 <prvInitialiseTaskLists+0x6c>)
 810a43e:	f7fd ffaf 	bl	81083a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 810a442:	480c      	ldr	r0, [pc, #48]	@ (810a474 <prvInitialiseTaskLists+0x70>)
 810a444:	f7fd ffac 	bl	81083a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 810a448:	480b      	ldr	r0, [pc, #44]	@ (810a478 <prvInitialiseTaskLists+0x74>)
 810a44a:	f7fd ffa9 	bl	81083a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 810a44e:	4b0b      	ldr	r3, [pc, #44]	@ (810a47c <prvInitialiseTaskLists+0x78>)
 810a450:	4a05      	ldr	r2, [pc, #20]	@ (810a468 <prvInitialiseTaskLists+0x64>)
 810a452:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 810a454:	4b0a      	ldr	r3, [pc, #40]	@ (810a480 <prvInitialiseTaskLists+0x7c>)
 810a456:	4a05      	ldr	r2, [pc, #20]	@ (810a46c <prvInitialiseTaskLists+0x68>)
 810a458:	601a      	str	r2, [r3, #0]
}
 810a45a:	bf00      	nop
 810a45c:	3708      	adds	r7, #8
 810a45e:	46bd      	mov	sp, r7
 810a460:	bd80      	pop	{r7, pc}
 810a462:	bf00      	nop
 810a464:	100046b4 	.word	0x100046b4
 810a468:	10004b14 	.word	0x10004b14
 810a46c:	10004b28 	.word	0x10004b28
 810a470:	10004b44 	.word	0x10004b44
 810a474:	10004b58 	.word	0x10004b58
 810a478:	10004b70 	.word	0x10004b70
 810a47c:	10004b3c 	.word	0x10004b3c
 810a480:	10004b40 	.word	0x10004b40

0810a484 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 810a484:	b580      	push	{r7, lr}
 810a486:	b082      	sub	sp, #8
 810a488:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 810a48a:	e019      	b.n	810a4c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 810a48c:	f7fe f96c 	bl	8108768 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810a490:	4b10      	ldr	r3, [pc, #64]	@ (810a4d4 <prvCheckTasksWaitingTermination+0x50>)
 810a492:	68db      	ldr	r3, [r3, #12]
 810a494:	68db      	ldr	r3, [r3, #12]
 810a496:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810a498:	687b      	ldr	r3, [r7, #4]
 810a49a:	3304      	adds	r3, #4
 810a49c:	4618      	mov	r0, r3
 810a49e:	f7fe f809 	bl	81084b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 810a4a2:	4b0d      	ldr	r3, [pc, #52]	@ (810a4d8 <prvCheckTasksWaitingTermination+0x54>)
 810a4a4:	681b      	ldr	r3, [r3, #0]
 810a4a6:	3b01      	subs	r3, #1
 810a4a8:	4a0b      	ldr	r2, [pc, #44]	@ (810a4d8 <prvCheckTasksWaitingTermination+0x54>)
 810a4aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 810a4ac:	4b0b      	ldr	r3, [pc, #44]	@ (810a4dc <prvCheckTasksWaitingTermination+0x58>)
 810a4ae:	681b      	ldr	r3, [r3, #0]
 810a4b0:	3b01      	subs	r3, #1
 810a4b2:	4a0a      	ldr	r2, [pc, #40]	@ (810a4dc <prvCheckTasksWaitingTermination+0x58>)
 810a4b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 810a4b6:	f7fe f989 	bl	81087cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 810a4ba:	6878      	ldr	r0, [r7, #4]
 810a4bc:	f000 f810 	bl	810a4e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 810a4c0:	4b06      	ldr	r3, [pc, #24]	@ (810a4dc <prvCheckTasksWaitingTermination+0x58>)
 810a4c2:	681b      	ldr	r3, [r3, #0]
 810a4c4:	2b00      	cmp	r3, #0
 810a4c6:	d1e1      	bne.n	810a48c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 810a4c8:	bf00      	nop
 810a4ca:	bf00      	nop
 810a4cc:	3708      	adds	r7, #8
 810a4ce:	46bd      	mov	sp, r7
 810a4d0:	bd80      	pop	{r7, pc}
 810a4d2:	bf00      	nop
 810a4d4:	10004b58 	.word	0x10004b58
 810a4d8:	10004b84 	.word	0x10004b84
 810a4dc:	10004b6c 	.word	0x10004b6c

0810a4e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 810a4e0:	b580      	push	{r7, lr}
 810a4e2:	b084      	sub	sp, #16
 810a4e4:	af00      	add	r7, sp, #0
 810a4e6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 810a4e8:	687b      	ldr	r3, [r7, #4]
 810a4ea:	3354      	adds	r3, #84	@ 0x54
 810a4ec:	4618      	mov	r0, r3
 810a4ee:	f001 fb23 	bl	810bb38 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 810a4f2:	687b      	ldr	r3, [r7, #4]
 810a4f4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 810a4f8:	2b00      	cmp	r3, #0
 810a4fa:	d108      	bne.n	810a50e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 810a4fc:	687b      	ldr	r3, [r7, #4]
 810a4fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810a500:	4618      	mov	r0, r3
 810a502:	f7fd fe2d 	bl	8108160 <vPortFree>
				vPortFree( pxTCB );
 810a506:	6878      	ldr	r0, [r7, #4]
 810a508:	f7fd fe2a 	bl	8108160 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 810a50c:	e019      	b.n	810a542 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 810a50e:	687b      	ldr	r3, [r7, #4]
 810a510:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 810a514:	2b01      	cmp	r3, #1
 810a516:	d103      	bne.n	810a520 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 810a518:	6878      	ldr	r0, [r7, #4]
 810a51a:	f7fd fe21 	bl	8108160 <vPortFree>
	}
 810a51e:	e010      	b.n	810a542 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 810a520:	687b      	ldr	r3, [r7, #4]
 810a522:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 810a526:	2b02      	cmp	r3, #2
 810a528:	d00b      	beq.n	810a542 <prvDeleteTCB+0x62>
	__asm volatile
 810a52a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810a52e:	f383 8811 	msr	BASEPRI, r3
 810a532:	f3bf 8f6f 	isb	sy
 810a536:	f3bf 8f4f 	dsb	sy
 810a53a:	60fb      	str	r3, [r7, #12]
}
 810a53c:	bf00      	nop
 810a53e:	bf00      	nop
 810a540:	e7fd      	b.n	810a53e <prvDeleteTCB+0x5e>
	}
 810a542:	bf00      	nop
 810a544:	3710      	adds	r7, #16
 810a546:	46bd      	mov	sp, r7
 810a548:	bd80      	pop	{r7, pc}
	...

0810a54c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 810a54c:	b480      	push	{r7}
 810a54e:	b083      	sub	sp, #12
 810a550:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810a552:	4b0c      	ldr	r3, [pc, #48]	@ (810a584 <prvResetNextTaskUnblockTime+0x38>)
 810a554:	681b      	ldr	r3, [r3, #0]
 810a556:	681b      	ldr	r3, [r3, #0]
 810a558:	2b00      	cmp	r3, #0
 810a55a:	d104      	bne.n	810a566 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 810a55c:	4b0a      	ldr	r3, [pc, #40]	@ (810a588 <prvResetNextTaskUnblockTime+0x3c>)
 810a55e:	f04f 32ff 	mov.w	r2, #4294967295
 810a562:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 810a564:	e008      	b.n	810a578 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810a566:	4b07      	ldr	r3, [pc, #28]	@ (810a584 <prvResetNextTaskUnblockTime+0x38>)
 810a568:	681b      	ldr	r3, [r3, #0]
 810a56a:	68db      	ldr	r3, [r3, #12]
 810a56c:	68db      	ldr	r3, [r3, #12]
 810a56e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 810a570:	687b      	ldr	r3, [r7, #4]
 810a572:	685b      	ldr	r3, [r3, #4]
 810a574:	4a04      	ldr	r2, [pc, #16]	@ (810a588 <prvResetNextTaskUnblockTime+0x3c>)
 810a576:	6013      	str	r3, [r2, #0]
}
 810a578:	bf00      	nop
 810a57a:	370c      	adds	r7, #12
 810a57c:	46bd      	mov	sp, r7
 810a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a582:	4770      	bx	lr
 810a584:	10004b3c 	.word	0x10004b3c
 810a588:	10004ba4 	.word	0x10004ba4

0810a58c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 810a58c:	b480      	push	{r7}
 810a58e:	b083      	sub	sp, #12
 810a590:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 810a592:	4b05      	ldr	r3, [pc, #20]	@ (810a5a8 <xTaskGetCurrentTaskHandle+0x1c>)
 810a594:	681b      	ldr	r3, [r3, #0]
 810a596:	607b      	str	r3, [r7, #4]

		return xReturn;
 810a598:	687b      	ldr	r3, [r7, #4]
	}
 810a59a:	4618      	mov	r0, r3
 810a59c:	370c      	adds	r7, #12
 810a59e:	46bd      	mov	sp, r7
 810a5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a5a4:	4770      	bx	lr
 810a5a6:	bf00      	nop
 810a5a8:	100046b0 	.word	0x100046b0

0810a5ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 810a5ac:	b480      	push	{r7}
 810a5ae:	b083      	sub	sp, #12
 810a5b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 810a5b2:	4b0b      	ldr	r3, [pc, #44]	@ (810a5e0 <xTaskGetSchedulerState+0x34>)
 810a5b4:	681b      	ldr	r3, [r3, #0]
 810a5b6:	2b00      	cmp	r3, #0
 810a5b8:	d102      	bne.n	810a5c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 810a5ba:	2301      	movs	r3, #1
 810a5bc:	607b      	str	r3, [r7, #4]
 810a5be:	e008      	b.n	810a5d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810a5c0:	4b08      	ldr	r3, [pc, #32]	@ (810a5e4 <xTaskGetSchedulerState+0x38>)
 810a5c2:	681b      	ldr	r3, [r3, #0]
 810a5c4:	2b00      	cmp	r3, #0
 810a5c6:	d102      	bne.n	810a5ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 810a5c8:	2302      	movs	r3, #2
 810a5ca:	607b      	str	r3, [r7, #4]
 810a5cc:	e001      	b.n	810a5d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 810a5ce:	2300      	movs	r3, #0
 810a5d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 810a5d2:	687b      	ldr	r3, [r7, #4]
	}
 810a5d4:	4618      	mov	r0, r3
 810a5d6:	370c      	adds	r7, #12
 810a5d8:	46bd      	mov	sp, r7
 810a5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a5de:	4770      	bx	lr
 810a5e0:	10004b90 	.word	0x10004b90
 810a5e4:	10004bac 	.word	0x10004bac

0810a5e8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 810a5e8:	b580      	push	{r7, lr}
 810a5ea:	b084      	sub	sp, #16
 810a5ec:	af00      	add	r7, sp, #0
 810a5ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 810a5f0:	687b      	ldr	r3, [r7, #4]
 810a5f2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 810a5f4:	2300      	movs	r3, #0
 810a5f6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 810a5f8:	687b      	ldr	r3, [r7, #4]
 810a5fa:	2b00      	cmp	r3, #0
 810a5fc:	d051      	beq.n	810a6a2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 810a5fe:	68bb      	ldr	r3, [r7, #8]
 810a600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a602:	4b2a      	ldr	r3, [pc, #168]	@ (810a6ac <xTaskPriorityInherit+0xc4>)
 810a604:	681b      	ldr	r3, [r3, #0]
 810a606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a608:	429a      	cmp	r2, r3
 810a60a:	d241      	bcs.n	810a690 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 810a60c:	68bb      	ldr	r3, [r7, #8]
 810a60e:	699b      	ldr	r3, [r3, #24]
 810a610:	2b00      	cmp	r3, #0
 810a612:	db06      	blt.n	810a622 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810a614:	4b25      	ldr	r3, [pc, #148]	@ (810a6ac <xTaskPriorityInherit+0xc4>)
 810a616:	681b      	ldr	r3, [r3, #0]
 810a618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a61a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 810a61e:	68bb      	ldr	r3, [r7, #8]
 810a620:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 810a622:	68bb      	ldr	r3, [r7, #8]
 810a624:	6959      	ldr	r1, [r3, #20]
 810a626:	68bb      	ldr	r3, [r7, #8]
 810a628:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a62a:	4613      	mov	r3, r2
 810a62c:	009b      	lsls	r3, r3, #2
 810a62e:	4413      	add	r3, r2
 810a630:	009b      	lsls	r3, r3, #2
 810a632:	4a1f      	ldr	r2, [pc, #124]	@ (810a6b0 <xTaskPriorityInherit+0xc8>)
 810a634:	4413      	add	r3, r2
 810a636:	4299      	cmp	r1, r3
 810a638:	d122      	bne.n	810a680 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810a63a:	68bb      	ldr	r3, [r7, #8]
 810a63c:	3304      	adds	r3, #4
 810a63e:	4618      	mov	r0, r3
 810a640:	f7fd ff38 	bl	81084b4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 810a644:	4b19      	ldr	r3, [pc, #100]	@ (810a6ac <xTaskPriorityInherit+0xc4>)
 810a646:	681b      	ldr	r3, [r3, #0]
 810a648:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a64a:	68bb      	ldr	r3, [r7, #8]
 810a64c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 810a64e:	68bb      	ldr	r3, [r7, #8]
 810a650:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a652:	4b18      	ldr	r3, [pc, #96]	@ (810a6b4 <xTaskPriorityInherit+0xcc>)
 810a654:	681b      	ldr	r3, [r3, #0]
 810a656:	429a      	cmp	r2, r3
 810a658:	d903      	bls.n	810a662 <xTaskPriorityInherit+0x7a>
 810a65a:	68bb      	ldr	r3, [r7, #8]
 810a65c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a65e:	4a15      	ldr	r2, [pc, #84]	@ (810a6b4 <xTaskPriorityInherit+0xcc>)
 810a660:	6013      	str	r3, [r2, #0]
 810a662:	68bb      	ldr	r3, [r7, #8]
 810a664:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a666:	4613      	mov	r3, r2
 810a668:	009b      	lsls	r3, r3, #2
 810a66a:	4413      	add	r3, r2
 810a66c:	009b      	lsls	r3, r3, #2
 810a66e:	4a10      	ldr	r2, [pc, #64]	@ (810a6b0 <xTaskPriorityInherit+0xc8>)
 810a670:	441a      	add	r2, r3
 810a672:	68bb      	ldr	r3, [r7, #8]
 810a674:	3304      	adds	r3, #4
 810a676:	4619      	mov	r1, r3
 810a678:	4610      	mov	r0, r2
 810a67a:	f7fd febe 	bl	81083fa <vListInsertEnd>
 810a67e:	e004      	b.n	810a68a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 810a680:	4b0a      	ldr	r3, [pc, #40]	@ (810a6ac <xTaskPriorityInherit+0xc4>)
 810a682:	681b      	ldr	r3, [r3, #0]
 810a684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a686:	68bb      	ldr	r3, [r7, #8]
 810a688:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 810a68a:	2301      	movs	r3, #1
 810a68c:	60fb      	str	r3, [r7, #12]
 810a68e:	e008      	b.n	810a6a2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 810a690:	68bb      	ldr	r3, [r7, #8]
 810a692:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 810a694:	4b05      	ldr	r3, [pc, #20]	@ (810a6ac <xTaskPriorityInherit+0xc4>)
 810a696:	681b      	ldr	r3, [r3, #0]
 810a698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a69a:	429a      	cmp	r2, r3
 810a69c:	d201      	bcs.n	810a6a2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 810a69e:	2301      	movs	r3, #1
 810a6a0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 810a6a2:	68fb      	ldr	r3, [r7, #12]
	}
 810a6a4:	4618      	mov	r0, r3
 810a6a6:	3710      	adds	r7, #16
 810a6a8:	46bd      	mov	sp, r7
 810a6aa:	bd80      	pop	{r7, pc}
 810a6ac:	100046b0 	.word	0x100046b0
 810a6b0:	100046b4 	.word	0x100046b4
 810a6b4:	10004b8c 	.word	0x10004b8c

0810a6b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 810a6b8:	b580      	push	{r7, lr}
 810a6ba:	b086      	sub	sp, #24
 810a6bc:	af00      	add	r7, sp, #0
 810a6be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 810a6c0:	687b      	ldr	r3, [r7, #4]
 810a6c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 810a6c4:	2300      	movs	r3, #0
 810a6c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 810a6c8:	687b      	ldr	r3, [r7, #4]
 810a6ca:	2b00      	cmp	r3, #0
 810a6cc:	d058      	beq.n	810a780 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 810a6ce:	4b2f      	ldr	r3, [pc, #188]	@ (810a78c <xTaskPriorityDisinherit+0xd4>)
 810a6d0:	681b      	ldr	r3, [r3, #0]
 810a6d2:	693a      	ldr	r2, [r7, #16]
 810a6d4:	429a      	cmp	r2, r3
 810a6d6:	d00b      	beq.n	810a6f0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 810a6d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810a6dc:	f383 8811 	msr	BASEPRI, r3
 810a6e0:	f3bf 8f6f 	isb	sy
 810a6e4:	f3bf 8f4f 	dsb	sy
 810a6e8:	60fb      	str	r3, [r7, #12]
}
 810a6ea:	bf00      	nop
 810a6ec:	bf00      	nop
 810a6ee:	e7fd      	b.n	810a6ec <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 810a6f0:	693b      	ldr	r3, [r7, #16]
 810a6f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810a6f4:	2b00      	cmp	r3, #0
 810a6f6:	d10b      	bne.n	810a710 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 810a6f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810a6fc:	f383 8811 	msr	BASEPRI, r3
 810a700:	f3bf 8f6f 	isb	sy
 810a704:	f3bf 8f4f 	dsb	sy
 810a708:	60bb      	str	r3, [r7, #8]
}
 810a70a:	bf00      	nop
 810a70c:	bf00      	nop
 810a70e:	e7fd      	b.n	810a70c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 810a710:	693b      	ldr	r3, [r7, #16]
 810a712:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810a714:	1e5a      	subs	r2, r3, #1
 810a716:	693b      	ldr	r3, [r7, #16]
 810a718:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 810a71a:	693b      	ldr	r3, [r7, #16]
 810a71c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a71e:	693b      	ldr	r3, [r7, #16]
 810a720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810a722:	429a      	cmp	r2, r3
 810a724:	d02c      	beq.n	810a780 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 810a726:	693b      	ldr	r3, [r7, #16]
 810a728:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810a72a:	2b00      	cmp	r3, #0
 810a72c:	d128      	bne.n	810a780 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810a72e:	693b      	ldr	r3, [r7, #16]
 810a730:	3304      	adds	r3, #4
 810a732:	4618      	mov	r0, r3
 810a734:	f7fd febe 	bl	81084b4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 810a738:	693b      	ldr	r3, [r7, #16]
 810a73a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 810a73c:	693b      	ldr	r3, [r7, #16]
 810a73e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810a740:	693b      	ldr	r3, [r7, #16]
 810a742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a744:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 810a748:	693b      	ldr	r3, [r7, #16]
 810a74a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 810a74c:	693b      	ldr	r3, [r7, #16]
 810a74e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a750:	4b0f      	ldr	r3, [pc, #60]	@ (810a790 <xTaskPriorityDisinherit+0xd8>)
 810a752:	681b      	ldr	r3, [r3, #0]
 810a754:	429a      	cmp	r2, r3
 810a756:	d903      	bls.n	810a760 <xTaskPriorityDisinherit+0xa8>
 810a758:	693b      	ldr	r3, [r7, #16]
 810a75a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a75c:	4a0c      	ldr	r2, [pc, #48]	@ (810a790 <xTaskPriorityDisinherit+0xd8>)
 810a75e:	6013      	str	r3, [r2, #0]
 810a760:	693b      	ldr	r3, [r7, #16]
 810a762:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a764:	4613      	mov	r3, r2
 810a766:	009b      	lsls	r3, r3, #2
 810a768:	4413      	add	r3, r2
 810a76a:	009b      	lsls	r3, r3, #2
 810a76c:	4a09      	ldr	r2, [pc, #36]	@ (810a794 <xTaskPriorityDisinherit+0xdc>)
 810a76e:	441a      	add	r2, r3
 810a770:	693b      	ldr	r3, [r7, #16]
 810a772:	3304      	adds	r3, #4
 810a774:	4619      	mov	r1, r3
 810a776:	4610      	mov	r0, r2
 810a778:	f7fd fe3f 	bl	81083fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 810a77c:	2301      	movs	r3, #1
 810a77e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 810a780:	697b      	ldr	r3, [r7, #20]
	}
 810a782:	4618      	mov	r0, r3
 810a784:	3718      	adds	r7, #24
 810a786:	46bd      	mov	sp, r7
 810a788:	bd80      	pop	{r7, pc}
 810a78a:	bf00      	nop
 810a78c:	100046b0 	.word	0x100046b0
 810a790:	10004b8c 	.word	0x10004b8c
 810a794:	100046b4 	.word	0x100046b4

0810a798 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 810a798:	b580      	push	{r7, lr}
 810a79a:	b088      	sub	sp, #32
 810a79c:	af00      	add	r7, sp, #0
 810a79e:	6078      	str	r0, [r7, #4]
 810a7a0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 810a7a2:	687b      	ldr	r3, [r7, #4]
 810a7a4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 810a7a6:	2301      	movs	r3, #1
 810a7a8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 810a7aa:	687b      	ldr	r3, [r7, #4]
 810a7ac:	2b00      	cmp	r3, #0
 810a7ae:	d06c      	beq.n	810a88a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 810a7b0:	69bb      	ldr	r3, [r7, #24]
 810a7b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810a7b4:	2b00      	cmp	r3, #0
 810a7b6:	d10b      	bne.n	810a7d0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 810a7b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810a7bc:	f383 8811 	msr	BASEPRI, r3
 810a7c0:	f3bf 8f6f 	isb	sy
 810a7c4:	f3bf 8f4f 	dsb	sy
 810a7c8:	60fb      	str	r3, [r7, #12]
}
 810a7ca:	bf00      	nop
 810a7cc:	bf00      	nop
 810a7ce:	e7fd      	b.n	810a7cc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 810a7d0:	69bb      	ldr	r3, [r7, #24]
 810a7d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810a7d4:	683a      	ldr	r2, [r7, #0]
 810a7d6:	429a      	cmp	r2, r3
 810a7d8:	d902      	bls.n	810a7e0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 810a7da:	683b      	ldr	r3, [r7, #0]
 810a7dc:	61fb      	str	r3, [r7, #28]
 810a7de:	e002      	b.n	810a7e6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 810a7e0:	69bb      	ldr	r3, [r7, #24]
 810a7e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810a7e4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 810a7e6:	69bb      	ldr	r3, [r7, #24]
 810a7e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a7ea:	69fa      	ldr	r2, [r7, #28]
 810a7ec:	429a      	cmp	r2, r3
 810a7ee:	d04c      	beq.n	810a88a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 810a7f0:	69bb      	ldr	r3, [r7, #24]
 810a7f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810a7f4:	697a      	ldr	r2, [r7, #20]
 810a7f6:	429a      	cmp	r2, r3
 810a7f8:	d147      	bne.n	810a88a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 810a7fa:	4b26      	ldr	r3, [pc, #152]	@ (810a894 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 810a7fc:	681b      	ldr	r3, [r3, #0]
 810a7fe:	69ba      	ldr	r2, [r7, #24]
 810a800:	429a      	cmp	r2, r3
 810a802:	d10b      	bne.n	810a81c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 810a804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810a808:	f383 8811 	msr	BASEPRI, r3
 810a80c:	f3bf 8f6f 	isb	sy
 810a810:	f3bf 8f4f 	dsb	sy
 810a814:	60bb      	str	r3, [r7, #8]
}
 810a816:	bf00      	nop
 810a818:	bf00      	nop
 810a81a:	e7fd      	b.n	810a818 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 810a81c:	69bb      	ldr	r3, [r7, #24]
 810a81e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a820:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 810a822:	69bb      	ldr	r3, [r7, #24]
 810a824:	69fa      	ldr	r2, [r7, #28]
 810a826:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 810a828:	69bb      	ldr	r3, [r7, #24]
 810a82a:	699b      	ldr	r3, [r3, #24]
 810a82c:	2b00      	cmp	r3, #0
 810a82e:	db04      	blt.n	810a83a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810a830:	69fb      	ldr	r3, [r7, #28]
 810a832:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 810a836:	69bb      	ldr	r3, [r7, #24]
 810a838:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 810a83a:	69bb      	ldr	r3, [r7, #24]
 810a83c:	6959      	ldr	r1, [r3, #20]
 810a83e:	693a      	ldr	r2, [r7, #16]
 810a840:	4613      	mov	r3, r2
 810a842:	009b      	lsls	r3, r3, #2
 810a844:	4413      	add	r3, r2
 810a846:	009b      	lsls	r3, r3, #2
 810a848:	4a13      	ldr	r2, [pc, #76]	@ (810a898 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 810a84a:	4413      	add	r3, r2
 810a84c:	4299      	cmp	r1, r3
 810a84e:	d11c      	bne.n	810a88a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810a850:	69bb      	ldr	r3, [r7, #24]
 810a852:	3304      	adds	r3, #4
 810a854:	4618      	mov	r0, r3
 810a856:	f7fd fe2d 	bl	81084b4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 810a85a:	69bb      	ldr	r3, [r7, #24]
 810a85c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a85e:	4b0f      	ldr	r3, [pc, #60]	@ (810a89c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 810a860:	681b      	ldr	r3, [r3, #0]
 810a862:	429a      	cmp	r2, r3
 810a864:	d903      	bls.n	810a86e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 810a866:	69bb      	ldr	r3, [r7, #24]
 810a868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a86a:	4a0c      	ldr	r2, [pc, #48]	@ (810a89c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 810a86c:	6013      	str	r3, [r2, #0]
 810a86e:	69bb      	ldr	r3, [r7, #24]
 810a870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810a872:	4613      	mov	r3, r2
 810a874:	009b      	lsls	r3, r3, #2
 810a876:	4413      	add	r3, r2
 810a878:	009b      	lsls	r3, r3, #2
 810a87a:	4a07      	ldr	r2, [pc, #28]	@ (810a898 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 810a87c:	441a      	add	r2, r3
 810a87e:	69bb      	ldr	r3, [r7, #24]
 810a880:	3304      	adds	r3, #4
 810a882:	4619      	mov	r1, r3
 810a884:	4610      	mov	r0, r2
 810a886:	f7fd fdb8 	bl	81083fa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 810a88a:	bf00      	nop
 810a88c:	3720      	adds	r7, #32
 810a88e:	46bd      	mov	sp, r7
 810a890:	bd80      	pop	{r7, pc}
 810a892:	bf00      	nop
 810a894:	100046b0 	.word	0x100046b0
 810a898:	100046b4 	.word	0x100046b4
 810a89c:	10004b8c 	.word	0x10004b8c

0810a8a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 810a8a0:	b480      	push	{r7}
 810a8a2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 810a8a4:	4b07      	ldr	r3, [pc, #28]	@ (810a8c4 <pvTaskIncrementMutexHeldCount+0x24>)
 810a8a6:	681b      	ldr	r3, [r3, #0]
 810a8a8:	2b00      	cmp	r3, #0
 810a8aa:	d004      	beq.n	810a8b6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 810a8ac:	4b05      	ldr	r3, [pc, #20]	@ (810a8c4 <pvTaskIncrementMutexHeldCount+0x24>)
 810a8ae:	681b      	ldr	r3, [r3, #0]
 810a8b0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 810a8b2:	3201      	adds	r2, #1
 810a8b4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 810a8b6:	4b03      	ldr	r3, [pc, #12]	@ (810a8c4 <pvTaskIncrementMutexHeldCount+0x24>)
 810a8b8:	681b      	ldr	r3, [r3, #0]
	}
 810a8ba:	4618      	mov	r0, r3
 810a8bc:	46bd      	mov	sp, r7
 810a8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a8c2:	4770      	bx	lr
 810a8c4:	100046b0 	.word	0x100046b0

0810a8c8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 810a8c8:	b580      	push	{r7, lr}
 810a8ca:	b084      	sub	sp, #16
 810a8cc:	af00      	add	r7, sp, #0
 810a8ce:	6078      	str	r0, [r7, #4]
 810a8d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 810a8d2:	4b21      	ldr	r3, [pc, #132]	@ (810a958 <prvAddCurrentTaskToDelayedList+0x90>)
 810a8d4:	681b      	ldr	r3, [r3, #0]
 810a8d6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810a8d8:	4b20      	ldr	r3, [pc, #128]	@ (810a95c <prvAddCurrentTaskToDelayedList+0x94>)
 810a8da:	681b      	ldr	r3, [r3, #0]
 810a8dc:	3304      	adds	r3, #4
 810a8de:	4618      	mov	r0, r3
 810a8e0:	f7fd fde8 	bl	81084b4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 810a8e4:	687b      	ldr	r3, [r7, #4]
 810a8e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 810a8ea:	d10a      	bne.n	810a902 <prvAddCurrentTaskToDelayedList+0x3a>
 810a8ec:	683b      	ldr	r3, [r7, #0]
 810a8ee:	2b00      	cmp	r3, #0
 810a8f0:	d007      	beq.n	810a902 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810a8f2:	4b1a      	ldr	r3, [pc, #104]	@ (810a95c <prvAddCurrentTaskToDelayedList+0x94>)
 810a8f4:	681b      	ldr	r3, [r3, #0]
 810a8f6:	3304      	adds	r3, #4
 810a8f8:	4619      	mov	r1, r3
 810a8fa:	4819      	ldr	r0, [pc, #100]	@ (810a960 <prvAddCurrentTaskToDelayedList+0x98>)
 810a8fc:	f7fd fd7d 	bl	81083fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 810a900:	e026      	b.n	810a950 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 810a902:	68fa      	ldr	r2, [r7, #12]
 810a904:	687b      	ldr	r3, [r7, #4]
 810a906:	4413      	add	r3, r2
 810a908:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 810a90a:	4b14      	ldr	r3, [pc, #80]	@ (810a95c <prvAddCurrentTaskToDelayedList+0x94>)
 810a90c:	681b      	ldr	r3, [r3, #0]
 810a90e:	68ba      	ldr	r2, [r7, #8]
 810a910:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 810a912:	68ba      	ldr	r2, [r7, #8]
 810a914:	68fb      	ldr	r3, [r7, #12]
 810a916:	429a      	cmp	r2, r3
 810a918:	d209      	bcs.n	810a92e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810a91a:	4b12      	ldr	r3, [pc, #72]	@ (810a964 <prvAddCurrentTaskToDelayedList+0x9c>)
 810a91c:	681a      	ldr	r2, [r3, #0]
 810a91e:	4b0f      	ldr	r3, [pc, #60]	@ (810a95c <prvAddCurrentTaskToDelayedList+0x94>)
 810a920:	681b      	ldr	r3, [r3, #0]
 810a922:	3304      	adds	r3, #4
 810a924:	4619      	mov	r1, r3
 810a926:	4610      	mov	r0, r2
 810a928:	f7fd fd8b 	bl	8108442 <vListInsert>
}
 810a92c:	e010      	b.n	810a950 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810a92e:	4b0e      	ldr	r3, [pc, #56]	@ (810a968 <prvAddCurrentTaskToDelayedList+0xa0>)
 810a930:	681a      	ldr	r2, [r3, #0]
 810a932:	4b0a      	ldr	r3, [pc, #40]	@ (810a95c <prvAddCurrentTaskToDelayedList+0x94>)
 810a934:	681b      	ldr	r3, [r3, #0]
 810a936:	3304      	adds	r3, #4
 810a938:	4619      	mov	r1, r3
 810a93a:	4610      	mov	r0, r2
 810a93c:	f7fd fd81 	bl	8108442 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 810a940:	4b0a      	ldr	r3, [pc, #40]	@ (810a96c <prvAddCurrentTaskToDelayedList+0xa4>)
 810a942:	681b      	ldr	r3, [r3, #0]
 810a944:	68ba      	ldr	r2, [r7, #8]
 810a946:	429a      	cmp	r2, r3
 810a948:	d202      	bcs.n	810a950 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 810a94a:	4a08      	ldr	r2, [pc, #32]	@ (810a96c <prvAddCurrentTaskToDelayedList+0xa4>)
 810a94c:	68bb      	ldr	r3, [r7, #8]
 810a94e:	6013      	str	r3, [r2, #0]
}
 810a950:	bf00      	nop
 810a952:	3710      	adds	r7, #16
 810a954:	46bd      	mov	sp, r7
 810a956:	bd80      	pop	{r7, pc}
 810a958:	10004b88 	.word	0x10004b88
 810a95c:	100046b0 	.word	0x100046b0
 810a960:	10004b70 	.word	0x10004b70
 810a964:	10004b40 	.word	0x10004b40
 810a968:	10004b3c 	.word	0x10004b3c
 810a96c:	10004ba4 	.word	0x10004ba4

0810a970 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 810a970:	b580      	push	{r7, lr}
 810a972:	b08a      	sub	sp, #40	@ 0x28
 810a974:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 810a976:	2300      	movs	r3, #0
 810a978:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 810a97a:	f000 fb13 	bl	810afa4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 810a97e:	4b1d      	ldr	r3, [pc, #116]	@ (810a9f4 <xTimerCreateTimerTask+0x84>)
 810a980:	681b      	ldr	r3, [r3, #0]
 810a982:	2b00      	cmp	r3, #0
 810a984:	d021      	beq.n	810a9ca <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 810a986:	2300      	movs	r3, #0
 810a988:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 810a98a:	2300      	movs	r3, #0
 810a98c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 810a98e:	1d3a      	adds	r2, r7, #4
 810a990:	f107 0108 	add.w	r1, r7, #8
 810a994:	f107 030c 	add.w	r3, r7, #12
 810a998:	4618      	mov	r0, r3
 810a99a:	f7fd faf9 	bl	8107f90 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 810a99e:	6879      	ldr	r1, [r7, #4]
 810a9a0:	68bb      	ldr	r3, [r7, #8]
 810a9a2:	68fa      	ldr	r2, [r7, #12]
 810a9a4:	9202      	str	r2, [sp, #8]
 810a9a6:	9301      	str	r3, [sp, #4]
 810a9a8:	2302      	movs	r3, #2
 810a9aa:	9300      	str	r3, [sp, #0]
 810a9ac:	2300      	movs	r3, #0
 810a9ae:	460a      	mov	r2, r1
 810a9b0:	4911      	ldr	r1, [pc, #68]	@ (810a9f8 <xTimerCreateTimerTask+0x88>)
 810a9b2:	4812      	ldr	r0, [pc, #72]	@ (810a9fc <xTimerCreateTimerTask+0x8c>)
 810a9b4:	f7fe ff92 	bl	81098dc <xTaskCreateStatic>
 810a9b8:	4603      	mov	r3, r0
 810a9ba:	4a11      	ldr	r2, [pc, #68]	@ (810aa00 <xTimerCreateTimerTask+0x90>)
 810a9bc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 810a9be:	4b10      	ldr	r3, [pc, #64]	@ (810aa00 <xTimerCreateTimerTask+0x90>)
 810a9c0:	681b      	ldr	r3, [r3, #0]
 810a9c2:	2b00      	cmp	r3, #0
 810a9c4:	d001      	beq.n	810a9ca <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 810a9c6:	2301      	movs	r3, #1
 810a9c8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 810a9ca:	697b      	ldr	r3, [r7, #20]
 810a9cc:	2b00      	cmp	r3, #0
 810a9ce:	d10b      	bne.n	810a9e8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 810a9d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810a9d4:	f383 8811 	msr	BASEPRI, r3
 810a9d8:	f3bf 8f6f 	isb	sy
 810a9dc:	f3bf 8f4f 	dsb	sy
 810a9e0:	613b      	str	r3, [r7, #16]
}
 810a9e2:	bf00      	nop
 810a9e4:	bf00      	nop
 810a9e6:	e7fd      	b.n	810a9e4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 810a9e8:	697b      	ldr	r3, [r7, #20]
}
 810a9ea:	4618      	mov	r0, r3
 810a9ec:	3718      	adds	r7, #24
 810a9ee:	46bd      	mov	sp, r7
 810a9f0:	bd80      	pop	{r7, pc}
 810a9f2:	bf00      	nop
 810a9f4:	10004be0 	.word	0x10004be0
 810a9f8:	0810da78 	.word	0x0810da78
 810a9fc:	0810ab3d 	.word	0x0810ab3d
 810aa00:	10004be4 	.word	0x10004be4

0810aa04 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 810aa04:	b580      	push	{r7, lr}
 810aa06:	b08a      	sub	sp, #40	@ 0x28
 810aa08:	af00      	add	r7, sp, #0
 810aa0a:	60f8      	str	r0, [r7, #12]
 810aa0c:	60b9      	str	r1, [r7, #8]
 810aa0e:	607a      	str	r2, [r7, #4]
 810aa10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 810aa12:	2300      	movs	r3, #0
 810aa14:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 810aa16:	68fb      	ldr	r3, [r7, #12]
 810aa18:	2b00      	cmp	r3, #0
 810aa1a:	d10b      	bne.n	810aa34 <xTimerGenericCommand+0x30>
	__asm volatile
 810aa1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810aa20:	f383 8811 	msr	BASEPRI, r3
 810aa24:	f3bf 8f6f 	isb	sy
 810aa28:	f3bf 8f4f 	dsb	sy
 810aa2c:	623b      	str	r3, [r7, #32]
}
 810aa2e:	bf00      	nop
 810aa30:	bf00      	nop
 810aa32:	e7fd      	b.n	810aa30 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 810aa34:	4b19      	ldr	r3, [pc, #100]	@ (810aa9c <xTimerGenericCommand+0x98>)
 810aa36:	681b      	ldr	r3, [r3, #0]
 810aa38:	2b00      	cmp	r3, #0
 810aa3a:	d02a      	beq.n	810aa92 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 810aa3c:	68bb      	ldr	r3, [r7, #8]
 810aa3e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 810aa40:	687b      	ldr	r3, [r7, #4]
 810aa42:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 810aa44:	68fb      	ldr	r3, [r7, #12]
 810aa46:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 810aa48:	68bb      	ldr	r3, [r7, #8]
 810aa4a:	2b05      	cmp	r3, #5
 810aa4c:	dc18      	bgt.n	810aa80 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 810aa4e:	f7ff fdad 	bl	810a5ac <xTaskGetSchedulerState>
 810aa52:	4603      	mov	r3, r0
 810aa54:	2b02      	cmp	r3, #2
 810aa56:	d109      	bne.n	810aa6c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 810aa58:	4b10      	ldr	r3, [pc, #64]	@ (810aa9c <xTimerGenericCommand+0x98>)
 810aa5a:	6818      	ldr	r0, [r3, #0]
 810aa5c:	f107 0110 	add.w	r1, r7, #16
 810aa60:	2300      	movs	r3, #0
 810aa62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 810aa64:	f7fe f9a0 	bl	8108da8 <xQueueGenericSend>
 810aa68:	6278      	str	r0, [r7, #36]	@ 0x24
 810aa6a:	e012      	b.n	810aa92 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 810aa6c:	4b0b      	ldr	r3, [pc, #44]	@ (810aa9c <xTimerGenericCommand+0x98>)
 810aa6e:	6818      	ldr	r0, [r3, #0]
 810aa70:	f107 0110 	add.w	r1, r7, #16
 810aa74:	2300      	movs	r3, #0
 810aa76:	2200      	movs	r2, #0
 810aa78:	f7fe f996 	bl	8108da8 <xQueueGenericSend>
 810aa7c:	6278      	str	r0, [r7, #36]	@ 0x24
 810aa7e:	e008      	b.n	810aa92 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 810aa80:	4b06      	ldr	r3, [pc, #24]	@ (810aa9c <xTimerGenericCommand+0x98>)
 810aa82:	6818      	ldr	r0, [r3, #0]
 810aa84:	f107 0110 	add.w	r1, r7, #16
 810aa88:	2300      	movs	r3, #0
 810aa8a:	683a      	ldr	r2, [r7, #0]
 810aa8c:	f7fe fa8e 	bl	8108fac <xQueueGenericSendFromISR>
 810aa90:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 810aa92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 810aa94:	4618      	mov	r0, r3
 810aa96:	3728      	adds	r7, #40	@ 0x28
 810aa98:	46bd      	mov	sp, r7
 810aa9a:	bd80      	pop	{r7, pc}
 810aa9c:	10004be0 	.word	0x10004be0

0810aaa0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 810aaa0:	b580      	push	{r7, lr}
 810aaa2:	b088      	sub	sp, #32
 810aaa4:	af02      	add	r7, sp, #8
 810aaa6:	6078      	str	r0, [r7, #4]
 810aaa8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810aaaa:	4b23      	ldr	r3, [pc, #140]	@ (810ab38 <prvProcessExpiredTimer+0x98>)
 810aaac:	681b      	ldr	r3, [r3, #0]
 810aaae:	68db      	ldr	r3, [r3, #12]
 810aab0:	68db      	ldr	r3, [r3, #12]
 810aab2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 810aab4:	697b      	ldr	r3, [r7, #20]
 810aab6:	3304      	adds	r3, #4
 810aab8:	4618      	mov	r0, r3
 810aaba:	f7fd fcfb 	bl	81084b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 810aabe:	697b      	ldr	r3, [r7, #20]
 810aac0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810aac4:	f003 0304 	and.w	r3, r3, #4
 810aac8:	2b00      	cmp	r3, #0
 810aaca:	d023      	beq.n	810ab14 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 810aacc:	697b      	ldr	r3, [r7, #20]
 810aace:	699a      	ldr	r2, [r3, #24]
 810aad0:	687b      	ldr	r3, [r7, #4]
 810aad2:	18d1      	adds	r1, r2, r3
 810aad4:	687b      	ldr	r3, [r7, #4]
 810aad6:	683a      	ldr	r2, [r7, #0]
 810aad8:	6978      	ldr	r0, [r7, #20]
 810aada:	f000 f8d5 	bl	810ac88 <prvInsertTimerInActiveList>
 810aade:	4603      	mov	r3, r0
 810aae0:	2b00      	cmp	r3, #0
 810aae2:	d020      	beq.n	810ab26 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 810aae4:	2300      	movs	r3, #0
 810aae6:	9300      	str	r3, [sp, #0]
 810aae8:	2300      	movs	r3, #0
 810aaea:	687a      	ldr	r2, [r7, #4]
 810aaec:	2100      	movs	r1, #0
 810aaee:	6978      	ldr	r0, [r7, #20]
 810aaf0:	f7ff ff88 	bl	810aa04 <xTimerGenericCommand>
 810aaf4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 810aaf6:	693b      	ldr	r3, [r7, #16]
 810aaf8:	2b00      	cmp	r3, #0
 810aafa:	d114      	bne.n	810ab26 <prvProcessExpiredTimer+0x86>
	__asm volatile
 810aafc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810ab00:	f383 8811 	msr	BASEPRI, r3
 810ab04:	f3bf 8f6f 	isb	sy
 810ab08:	f3bf 8f4f 	dsb	sy
 810ab0c:	60fb      	str	r3, [r7, #12]
}
 810ab0e:	bf00      	nop
 810ab10:	bf00      	nop
 810ab12:	e7fd      	b.n	810ab10 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 810ab14:	697b      	ldr	r3, [r7, #20]
 810ab16:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810ab1a:	f023 0301 	bic.w	r3, r3, #1
 810ab1e:	b2da      	uxtb	r2, r3
 810ab20:	697b      	ldr	r3, [r7, #20]
 810ab22:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 810ab26:	697b      	ldr	r3, [r7, #20]
 810ab28:	6a1b      	ldr	r3, [r3, #32]
 810ab2a:	6978      	ldr	r0, [r7, #20]
 810ab2c:	4798      	blx	r3
}
 810ab2e:	bf00      	nop
 810ab30:	3718      	adds	r7, #24
 810ab32:	46bd      	mov	sp, r7
 810ab34:	bd80      	pop	{r7, pc}
 810ab36:	bf00      	nop
 810ab38:	10004bd8 	.word	0x10004bd8

0810ab3c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 810ab3c:	b580      	push	{r7, lr}
 810ab3e:	b084      	sub	sp, #16
 810ab40:	af00      	add	r7, sp, #0
 810ab42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 810ab44:	f107 0308 	add.w	r3, r7, #8
 810ab48:	4618      	mov	r0, r3
 810ab4a:	f000 f859 	bl	810ac00 <prvGetNextExpireTime>
 810ab4e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 810ab50:	68bb      	ldr	r3, [r7, #8]
 810ab52:	4619      	mov	r1, r3
 810ab54:	68f8      	ldr	r0, [r7, #12]
 810ab56:	f000 f805 	bl	810ab64 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 810ab5a:	f000 f8d7 	bl	810ad0c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 810ab5e:	bf00      	nop
 810ab60:	e7f0      	b.n	810ab44 <prvTimerTask+0x8>
	...

0810ab64 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 810ab64:	b580      	push	{r7, lr}
 810ab66:	b084      	sub	sp, #16
 810ab68:	af00      	add	r7, sp, #0
 810ab6a:	6078      	str	r0, [r7, #4]
 810ab6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 810ab6e:	f7ff f919 	bl	8109da4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 810ab72:	f107 0308 	add.w	r3, r7, #8
 810ab76:	4618      	mov	r0, r3
 810ab78:	f000 f866 	bl	810ac48 <prvSampleTimeNow>
 810ab7c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 810ab7e:	68bb      	ldr	r3, [r7, #8]
 810ab80:	2b00      	cmp	r3, #0
 810ab82:	d130      	bne.n	810abe6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 810ab84:	683b      	ldr	r3, [r7, #0]
 810ab86:	2b00      	cmp	r3, #0
 810ab88:	d10a      	bne.n	810aba0 <prvProcessTimerOrBlockTask+0x3c>
 810ab8a:	687a      	ldr	r2, [r7, #4]
 810ab8c:	68fb      	ldr	r3, [r7, #12]
 810ab8e:	429a      	cmp	r2, r3
 810ab90:	d806      	bhi.n	810aba0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 810ab92:	f7ff f915 	bl	8109dc0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 810ab96:	68f9      	ldr	r1, [r7, #12]
 810ab98:	6878      	ldr	r0, [r7, #4]
 810ab9a:	f7ff ff81 	bl	810aaa0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 810ab9e:	e024      	b.n	810abea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 810aba0:	683b      	ldr	r3, [r7, #0]
 810aba2:	2b00      	cmp	r3, #0
 810aba4:	d008      	beq.n	810abb8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 810aba6:	4b13      	ldr	r3, [pc, #76]	@ (810abf4 <prvProcessTimerOrBlockTask+0x90>)
 810aba8:	681b      	ldr	r3, [r3, #0]
 810abaa:	681b      	ldr	r3, [r3, #0]
 810abac:	2b00      	cmp	r3, #0
 810abae:	d101      	bne.n	810abb4 <prvProcessTimerOrBlockTask+0x50>
 810abb0:	2301      	movs	r3, #1
 810abb2:	e000      	b.n	810abb6 <prvProcessTimerOrBlockTask+0x52>
 810abb4:	2300      	movs	r3, #0
 810abb6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 810abb8:	4b0f      	ldr	r3, [pc, #60]	@ (810abf8 <prvProcessTimerOrBlockTask+0x94>)
 810abba:	6818      	ldr	r0, [r3, #0]
 810abbc:	687a      	ldr	r2, [r7, #4]
 810abbe:	68fb      	ldr	r3, [r7, #12]
 810abc0:	1ad3      	subs	r3, r2, r3
 810abc2:	683a      	ldr	r2, [r7, #0]
 810abc4:	4619      	mov	r1, r3
 810abc6:	f7fe fe55 	bl	8109874 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 810abca:	f7ff f8f9 	bl	8109dc0 <xTaskResumeAll>
 810abce:	4603      	mov	r3, r0
 810abd0:	2b00      	cmp	r3, #0
 810abd2:	d10a      	bne.n	810abea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 810abd4:	4b09      	ldr	r3, [pc, #36]	@ (810abfc <prvProcessTimerOrBlockTask+0x98>)
 810abd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 810abda:	601a      	str	r2, [r3, #0]
 810abdc:	f3bf 8f4f 	dsb	sy
 810abe0:	f3bf 8f6f 	isb	sy
}
 810abe4:	e001      	b.n	810abea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 810abe6:	f7ff f8eb 	bl	8109dc0 <xTaskResumeAll>
}
 810abea:	bf00      	nop
 810abec:	3710      	adds	r7, #16
 810abee:	46bd      	mov	sp, r7
 810abf0:	bd80      	pop	{r7, pc}
 810abf2:	bf00      	nop
 810abf4:	10004bdc 	.word	0x10004bdc
 810abf8:	10004be0 	.word	0x10004be0
 810abfc:	e000ed04 	.word	0xe000ed04

0810ac00 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 810ac00:	b480      	push	{r7}
 810ac02:	b085      	sub	sp, #20
 810ac04:	af00      	add	r7, sp, #0
 810ac06:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 810ac08:	4b0e      	ldr	r3, [pc, #56]	@ (810ac44 <prvGetNextExpireTime+0x44>)
 810ac0a:	681b      	ldr	r3, [r3, #0]
 810ac0c:	681b      	ldr	r3, [r3, #0]
 810ac0e:	2b00      	cmp	r3, #0
 810ac10:	d101      	bne.n	810ac16 <prvGetNextExpireTime+0x16>
 810ac12:	2201      	movs	r2, #1
 810ac14:	e000      	b.n	810ac18 <prvGetNextExpireTime+0x18>
 810ac16:	2200      	movs	r2, #0
 810ac18:	687b      	ldr	r3, [r7, #4]
 810ac1a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 810ac1c:	687b      	ldr	r3, [r7, #4]
 810ac1e:	681b      	ldr	r3, [r3, #0]
 810ac20:	2b00      	cmp	r3, #0
 810ac22:	d105      	bne.n	810ac30 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 810ac24:	4b07      	ldr	r3, [pc, #28]	@ (810ac44 <prvGetNextExpireTime+0x44>)
 810ac26:	681b      	ldr	r3, [r3, #0]
 810ac28:	68db      	ldr	r3, [r3, #12]
 810ac2a:	681b      	ldr	r3, [r3, #0]
 810ac2c:	60fb      	str	r3, [r7, #12]
 810ac2e:	e001      	b.n	810ac34 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 810ac30:	2300      	movs	r3, #0
 810ac32:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 810ac34:	68fb      	ldr	r3, [r7, #12]
}
 810ac36:	4618      	mov	r0, r3
 810ac38:	3714      	adds	r7, #20
 810ac3a:	46bd      	mov	sp, r7
 810ac3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ac40:	4770      	bx	lr
 810ac42:	bf00      	nop
 810ac44:	10004bd8 	.word	0x10004bd8

0810ac48 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 810ac48:	b580      	push	{r7, lr}
 810ac4a:	b084      	sub	sp, #16
 810ac4c:	af00      	add	r7, sp, #0
 810ac4e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 810ac50:	f7ff f954 	bl	8109efc <xTaskGetTickCount>
 810ac54:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 810ac56:	4b0b      	ldr	r3, [pc, #44]	@ (810ac84 <prvSampleTimeNow+0x3c>)
 810ac58:	681b      	ldr	r3, [r3, #0]
 810ac5a:	68fa      	ldr	r2, [r7, #12]
 810ac5c:	429a      	cmp	r2, r3
 810ac5e:	d205      	bcs.n	810ac6c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 810ac60:	f000 f93a 	bl	810aed8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 810ac64:	687b      	ldr	r3, [r7, #4]
 810ac66:	2201      	movs	r2, #1
 810ac68:	601a      	str	r2, [r3, #0]
 810ac6a:	e002      	b.n	810ac72 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 810ac6c:	687b      	ldr	r3, [r7, #4]
 810ac6e:	2200      	movs	r2, #0
 810ac70:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 810ac72:	4a04      	ldr	r2, [pc, #16]	@ (810ac84 <prvSampleTimeNow+0x3c>)
 810ac74:	68fb      	ldr	r3, [r7, #12]
 810ac76:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 810ac78:	68fb      	ldr	r3, [r7, #12]
}
 810ac7a:	4618      	mov	r0, r3
 810ac7c:	3710      	adds	r7, #16
 810ac7e:	46bd      	mov	sp, r7
 810ac80:	bd80      	pop	{r7, pc}
 810ac82:	bf00      	nop
 810ac84:	10004be8 	.word	0x10004be8

0810ac88 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 810ac88:	b580      	push	{r7, lr}
 810ac8a:	b086      	sub	sp, #24
 810ac8c:	af00      	add	r7, sp, #0
 810ac8e:	60f8      	str	r0, [r7, #12]
 810ac90:	60b9      	str	r1, [r7, #8]
 810ac92:	607a      	str	r2, [r7, #4]
 810ac94:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 810ac96:	2300      	movs	r3, #0
 810ac98:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 810ac9a:	68fb      	ldr	r3, [r7, #12]
 810ac9c:	68ba      	ldr	r2, [r7, #8]
 810ac9e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 810aca0:	68fb      	ldr	r3, [r7, #12]
 810aca2:	68fa      	ldr	r2, [r7, #12]
 810aca4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 810aca6:	68ba      	ldr	r2, [r7, #8]
 810aca8:	687b      	ldr	r3, [r7, #4]
 810acaa:	429a      	cmp	r2, r3
 810acac:	d812      	bhi.n	810acd4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810acae:	687a      	ldr	r2, [r7, #4]
 810acb0:	683b      	ldr	r3, [r7, #0]
 810acb2:	1ad2      	subs	r2, r2, r3
 810acb4:	68fb      	ldr	r3, [r7, #12]
 810acb6:	699b      	ldr	r3, [r3, #24]
 810acb8:	429a      	cmp	r2, r3
 810acba:	d302      	bcc.n	810acc2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 810acbc:	2301      	movs	r3, #1
 810acbe:	617b      	str	r3, [r7, #20]
 810acc0:	e01b      	b.n	810acfa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 810acc2:	4b10      	ldr	r3, [pc, #64]	@ (810ad04 <prvInsertTimerInActiveList+0x7c>)
 810acc4:	681a      	ldr	r2, [r3, #0]
 810acc6:	68fb      	ldr	r3, [r7, #12]
 810acc8:	3304      	adds	r3, #4
 810acca:	4619      	mov	r1, r3
 810accc:	4610      	mov	r0, r2
 810acce:	f7fd fbb8 	bl	8108442 <vListInsert>
 810acd2:	e012      	b.n	810acfa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 810acd4:	687a      	ldr	r2, [r7, #4]
 810acd6:	683b      	ldr	r3, [r7, #0]
 810acd8:	429a      	cmp	r2, r3
 810acda:	d206      	bcs.n	810acea <prvInsertTimerInActiveList+0x62>
 810acdc:	68ba      	ldr	r2, [r7, #8]
 810acde:	683b      	ldr	r3, [r7, #0]
 810ace0:	429a      	cmp	r2, r3
 810ace2:	d302      	bcc.n	810acea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 810ace4:	2301      	movs	r3, #1
 810ace6:	617b      	str	r3, [r7, #20]
 810ace8:	e007      	b.n	810acfa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 810acea:	4b07      	ldr	r3, [pc, #28]	@ (810ad08 <prvInsertTimerInActiveList+0x80>)
 810acec:	681a      	ldr	r2, [r3, #0]
 810acee:	68fb      	ldr	r3, [r7, #12]
 810acf0:	3304      	adds	r3, #4
 810acf2:	4619      	mov	r1, r3
 810acf4:	4610      	mov	r0, r2
 810acf6:	f7fd fba4 	bl	8108442 <vListInsert>
		}
	}

	return xProcessTimerNow;
 810acfa:	697b      	ldr	r3, [r7, #20]
}
 810acfc:	4618      	mov	r0, r3
 810acfe:	3718      	adds	r7, #24
 810ad00:	46bd      	mov	sp, r7
 810ad02:	bd80      	pop	{r7, pc}
 810ad04:	10004bdc 	.word	0x10004bdc
 810ad08:	10004bd8 	.word	0x10004bd8

0810ad0c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 810ad0c:	b580      	push	{r7, lr}
 810ad0e:	b08e      	sub	sp, #56	@ 0x38
 810ad10:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 810ad12:	e0ce      	b.n	810aeb2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 810ad14:	687b      	ldr	r3, [r7, #4]
 810ad16:	2b00      	cmp	r3, #0
 810ad18:	da19      	bge.n	810ad4e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 810ad1a:	1d3b      	adds	r3, r7, #4
 810ad1c:	3304      	adds	r3, #4
 810ad1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 810ad20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810ad22:	2b00      	cmp	r3, #0
 810ad24:	d10b      	bne.n	810ad3e <prvProcessReceivedCommands+0x32>
	__asm volatile
 810ad26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810ad2a:	f383 8811 	msr	BASEPRI, r3
 810ad2e:	f3bf 8f6f 	isb	sy
 810ad32:	f3bf 8f4f 	dsb	sy
 810ad36:	61fb      	str	r3, [r7, #28]
}
 810ad38:	bf00      	nop
 810ad3a:	bf00      	nop
 810ad3c:	e7fd      	b.n	810ad3a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 810ad3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810ad40:	681b      	ldr	r3, [r3, #0]
 810ad42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 810ad44:	6850      	ldr	r0, [r2, #4]
 810ad46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 810ad48:	6892      	ldr	r2, [r2, #8]
 810ad4a:	4611      	mov	r1, r2
 810ad4c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 810ad4e:	687b      	ldr	r3, [r7, #4]
 810ad50:	2b00      	cmp	r3, #0
 810ad52:	f2c0 80ae 	blt.w	810aeb2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 810ad56:	68fb      	ldr	r3, [r7, #12]
 810ad58:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 810ad5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810ad5c:	695b      	ldr	r3, [r3, #20]
 810ad5e:	2b00      	cmp	r3, #0
 810ad60:	d004      	beq.n	810ad6c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 810ad62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810ad64:	3304      	adds	r3, #4
 810ad66:	4618      	mov	r0, r3
 810ad68:	f7fd fba4 	bl	81084b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 810ad6c:	463b      	mov	r3, r7
 810ad6e:	4618      	mov	r0, r3
 810ad70:	f7ff ff6a 	bl	810ac48 <prvSampleTimeNow>
 810ad74:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 810ad76:	687b      	ldr	r3, [r7, #4]
 810ad78:	2b09      	cmp	r3, #9
 810ad7a:	f200 8097 	bhi.w	810aeac <prvProcessReceivedCommands+0x1a0>
 810ad7e:	a201      	add	r2, pc, #4	@ (adr r2, 810ad84 <prvProcessReceivedCommands+0x78>)
 810ad80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810ad84:	0810adad 	.word	0x0810adad
 810ad88:	0810adad 	.word	0x0810adad
 810ad8c:	0810adad 	.word	0x0810adad
 810ad90:	0810ae23 	.word	0x0810ae23
 810ad94:	0810ae37 	.word	0x0810ae37
 810ad98:	0810ae83 	.word	0x0810ae83
 810ad9c:	0810adad 	.word	0x0810adad
 810ada0:	0810adad 	.word	0x0810adad
 810ada4:	0810ae23 	.word	0x0810ae23
 810ada8:	0810ae37 	.word	0x0810ae37
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 810adac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810adae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810adb2:	f043 0301 	orr.w	r3, r3, #1
 810adb6:	b2da      	uxtb	r2, r3
 810adb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810adba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 810adbe:	68ba      	ldr	r2, [r7, #8]
 810adc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810adc2:	699b      	ldr	r3, [r3, #24]
 810adc4:	18d1      	adds	r1, r2, r3
 810adc6:	68bb      	ldr	r3, [r7, #8]
 810adc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 810adca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 810adcc:	f7ff ff5c 	bl	810ac88 <prvInsertTimerInActiveList>
 810add0:	4603      	mov	r3, r0
 810add2:	2b00      	cmp	r3, #0
 810add4:	d06c      	beq.n	810aeb0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 810add6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810add8:	6a1b      	ldr	r3, [r3, #32]
 810adda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 810addc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 810adde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810ade0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810ade4:	f003 0304 	and.w	r3, r3, #4
 810ade8:	2b00      	cmp	r3, #0
 810adea:	d061      	beq.n	810aeb0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 810adec:	68ba      	ldr	r2, [r7, #8]
 810adee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810adf0:	699b      	ldr	r3, [r3, #24]
 810adf2:	441a      	add	r2, r3
 810adf4:	2300      	movs	r3, #0
 810adf6:	9300      	str	r3, [sp, #0]
 810adf8:	2300      	movs	r3, #0
 810adfa:	2100      	movs	r1, #0
 810adfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 810adfe:	f7ff fe01 	bl	810aa04 <xTimerGenericCommand>
 810ae02:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 810ae04:	6a3b      	ldr	r3, [r7, #32]
 810ae06:	2b00      	cmp	r3, #0
 810ae08:	d152      	bne.n	810aeb0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 810ae0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810ae0e:	f383 8811 	msr	BASEPRI, r3
 810ae12:	f3bf 8f6f 	isb	sy
 810ae16:	f3bf 8f4f 	dsb	sy
 810ae1a:	61bb      	str	r3, [r7, #24]
}
 810ae1c:	bf00      	nop
 810ae1e:	bf00      	nop
 810ae20:	e7fd      	b.n	810ae1e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 810ae22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810ae24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810ae28:	f023 0301 	bic.w	r3, r3, #1
 810ae2c:	b2da      	uxtb	r2, r3
 810ae2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810ae30:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 810ae34:	e03d      	b.n	810aeb2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 810ae36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810ae38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810ae3c:	f043 0301 	orr.w	r3, r3, #1
 810ae40:	b2da      	uxtb	r2, r3
 810ae42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810ae44:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 810ae48:	68ba      	ldr	r2, [r7, #8]
 810ae4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810ae4c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 810ae4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810ae50:	699b      	ldr	r3, [r3, #24]
 810ae52:	2b00      	cmp	r3, #0
 810ae54:	d10b      	bne.n	810ae6e <prvProcessReceivedCommands+0x162>
	__asm volatile
 810ae56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810ae5a:	f383 8811 	msr	BASEPRI, r3
 810ae5e:	f3bf 8f6f 	isb	sy
 810ae62:	f3bf 8f4f 	dsb	sy
 810ae66:	617b      	str	r3, [r7, #20]
}
 810ae68:	bf00      	nop
 810ae6a:	bf00      	nop
 810ae6c:	e7fd      	b.n	810ae6a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 810ae6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810ae70:	699a      	ldr	r2, [r3, #24]
 810ae72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810ae74:	18d1      	adds	r1, r2, r3
 810ae76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810ae78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 810ae7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 810ae7c:	f7ff ff04 	bl	810ac88 <prvInsertTimerInActiveList>
					break;
 810ae80:	e017      	b.n	810aeb2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 810ae82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810ae84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810ae88:	f003 0302 	and.w	r3, r3, #2
 810ae8c:	2b00      	cmp	r3, #0
 810ae8e:	d103      	bne.n	810ae98 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 810ae90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 810ae92:	f7fd f965 	bl	8108160 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 810ae96:	e00c      	b.n	810aeb2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 810ae98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810ae9a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810ae9e:	f023 0301 	bic.w	r3, r3, #1
 810aea2:	b2da      	uxtb	r2, r3
 810aea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810aea6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 810aeaa:	e002      	b.n	810aeb2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 810aeac:	bf00      	nop
 810aeae:	e000      	b.n	810aeb2 <prvProcessReceivedCommands+0x1a6>
					break;
 810aeb0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 810aeb2:	4b08      	ldr	r3, [pc, #32]	@ (810aed4 <prvProcessReceivedCommands+0x1c8>)
 810aeb4:	681b      	ldr	r3, [r3, #0]
 810aeb6:	1d39      	adds	r1, r7, #4
 810aeb8:	2200      	movs	r2, #0
 810aeba:	4618      	mov	r0, r3
 810aebc:	f7fe f914 	bl	81090e8 <xQueueReceive>
 810aec0:	4603      	mov	r3, r0
 810aec2:	2b00      	cmp	r3, #0
 810aec4:	f47f af26 	bne.w	810ad14 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 810aec8:	bf00      	nop
 810aeca:	bf00      	nop
 810aecc:	3730      	adds	r7, #48	@ 0x30
 810aece:	46bd      	mov	sp, r7
 810aed0:	bd80      	pop	{r7, pc}
 810aed2:	bf00      	nop
 810aed4:	10004be0 	.word	0x10004be0

0810aed8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 810aed8:	b580      	push	{r7, lr}
 810aeda:	b088      	sub	sp, #32
 810aedc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 810aede:	e049      	b.n	810af74 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 810aee0:	4b2e      	ldr	r3, [pc, #184]	@ (810af9c <prvSwitchTimerLists+0xc4>)
 810aee2:	681b      	ldr	r3, [r3, #0]
 810aee4:	68db      	ldr	r3, [r3, #12]
 810aee6:	681b      	ldr	r3, [r3, #0]
 810aee8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810aeea:	4b2c      	ldr	r3, [pc, #176]	@ (810af9c <prvSwitchTimerLists+0xc4>)
 810aeec:	681b      	ldr	r3, [r3, #0]
 810aeee:	68db      	ldr	r3, [r3, #12]
 810aef0:	68db      	ldr	r3, [r3, #12]
 810aef2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 810aef4:	68fb      	ldr	r3, [r7, #12]
 810aef6:	3304      	adds	r3, #4
 810aef8:	4618      	mov	r0, r3
 810aefa:	f7fd fadb 	bl	81084b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 810aefe:	68fb      	ldr	r3, [r7, #12]
 810af00:	6a1b      	ldr	r3, [r3, #32]
 810af02:	68f8      	ldr	r0, [r7, #12]
 810af04:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 810af06:	68fb      	ldr	r3, [r7, #12]
 810af08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810af0c:	f003 0304 	and.w	r3, r3, #4
 810af10:	2b00      	cmp	r3, #0
 810af12:	d02f      	beq.n	810af74 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 810af14:	68fb      	ldr	r3, [r7, #12]
 810af16:	699b      	ldr	r3, [r3, #24]
 810af18:	693a      	ldr	r2, [r7, #16]
 810af1a:	4413      	add	r3, r2
 810af1c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 810af1e:	68ba      	ldr	r2, [r7, #8]
 810af20:	693b      	ldr	r3, [r7, #16]
 810af22:	429a      	cmp	r2, r3
 810af24:	d90e      	bls.n	810af44 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 810af26:	68fb      	ldr	r3, [r7, #12]
 810af28:	68ba      	ldr	r2, [r7, #8]
 810af2a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 810af2c:	68fb      	ldr	r3, [r7, #12]
 810af2e:	68fa      	ldr	r2, [r7, #12]
 810af30:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 810af32:	4b1a      	ldr	r3, [pc, #104]	@ (810af9c <prvSwitchTimerLists+0xc4>)
 810af34:	681a      	ldr	r2, [r3, #0]
 810af36:	68fb      	ldr	r3, [r7, #12]
 810af38:	3304      	adds	r3, #4
 810af3a:	4619      	mov	r1, r3
 810af3c:	4610      	mov	r0, r2
 810af3e:	f7fd fa80 	bl	8108442 <vListInsert>
 810af42:	e017      	b.n	810af74 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 810af44:	2300      	movs	r3, #0
 810af46:	9300      	str	r3, [sp, #0]
 810af48:	2300      	movs	r3, #0
 810af4a:	693a      	ldr	r2, [r7, #16]
 810af4c:	2100      	movs	r1, #0
 810af4e:	68f8      	ldr	r0, [r7, #12]
 810af50:	f7ff fd58 	bl	810aa04 <xTimerGenericCommand>
 810af54:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 810af56:	687b      	ldr	r3, [r7, #4]
 810af58:	2b00      	cmp	r3, #0
 810af5a:	d10b      	bne.n	810af74 <prvSwitchTimerLists+0x9c>
	__asm volatile
 810af5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810af60:	f383 8811 	msr	BASEPRI, r3
 810af64:	f3bf 8f6f 	isb	sy
 810af68:	f3bf 8f4f 	dsb	sy
 810af6c:	603b      	str	r3, [r7, #0]
}
 810af6e:	bf00      	nop
 810af70:	bf00      	nop
 810af72:	e7fd      	b.n	810af70 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 810af74:	4b09      	ldr	r3, [pc, #36]	@ (810af9c <prvSwitchTimerLists+0xc4>)
 810af76:	681b      	ldr	r3, [r3, #0]
 810af78:	681b      	ldr	r3, [r3, #0]
 810af7a:	2b00      	cmp	r3, #0
 810af7c:	d1b0      	bne.n	810aee0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 810af7e:	4b07      	ldr	r3, [pc, #28]	@ (810af9c <prvSwitchTimerLists+0xc4>)
 810af80:	681b      	ldr	r3, [r3, #0]
 810af82:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 810af84:	4b06      	ldr	r3, [pc, #24]	@ (810afa0 <prvSwitchTimerLists+0xc8>)
 810af86:	681b      	ldr	r3, [r3, #0]
 810af88:	4a04      	ldr	r2, [pc, #16]	@ (810af9c <prvSwitchTimerLists+0xc4>)
 810af8a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 810af8c:	4a04      	ldr	r2, [pc, #16]	@ (810afa0 <prvSwitchTimerLists+0xc8>)
 810af8e:	697b      	ldr	r3, [r7, #20]
 810af90:	6013      	str	r3, [r2, #0]
}
 810af92:	bf00      	nop
 810af94:	3718      	adds	r7, #24
 810af96:	46bd      	mov	sp, r7
 810af98:	bd80      	pop	{r7, pc}
 810af9a:	bf00      	nop
 810af9c:	10004bd8 	.word	0x10004bd8
 810afa0:	10004bdc 	.word	0x10004bdc

0810afa4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 810afa4:	b580      	push	{r7, lr}
 810afa6:	b082      	sub	sp, #8
 810afa8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 810afaa:	f7fd fbdd 	bl	8108768 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 810afae:	4b15      	ldr	r3, [pc, #84]	@ (810b004 <prvCheckForValidListAndQueue+0x60>)
 810afb0:	681b      	ldr	r3, [r3, #0]
 810afb2:	2b00      	cmp	r3, #0
 810afb4:	d120      	bne.n	810aff8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 810afb6:	4814      	ldr	r0, [pc, #80]	@ (810b008 <prvCheckForValidListAndQueue+0x64>)
 810afb8:	f7fd f9f2 	bl	81083a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 810afbc:	4813      	ldr	r0, [pc, #76]	@ (810b00c <prvCheckForValidListAndQueue+0x68>)
 810afbe:	f7fd f9ef 	bl	81083a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 810afc2:	4b13      	ldr	r3, [pc, #76]	@ (810b010 <prvCheckForValidListAndQueue+0x6c>)
 810afc4:	4a10      	ldr	r2, [pc, #64]	@ (810b008 <prvCheckForValidListAndQueue+0x64>)
 810afc6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 810afc8:	4b12      	ldr	r3, [pc, #72]	@ (810b014 <prvCheckForValidListAndQueue+0x70>)
 810afca:	4a10      	ldr	r2, [pc, #64]	@ (810b00c <prvCheckForValidListAndQueue+0x68>)
 810afcc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 810afce:	2300      	movs	r3, #0
 810afd0:	9300      	str	r3, [sp, #0]
 810afd2:	4b11      	ldr	r3, [pc, #68]	@ (810b018 <prvCheckForValidListAndQueue+0x74>)
 810afd4:	4a11      	ldr	r2, [pc, #68]	@ (810b01c <prvCheckForValidListAndQueue+0x78>)
 810afd6:	2110      	movs	r1, #16
 810afd8:	200a      	movs	r0, #10
 810afda:	f7fd fd51 	bl	8108a80 <xQueueGenericCreateStatic>
 810afde:	4603      	mov	r3, r0
 810afe0:	4a08      	ldr	r2, [pc, #32]	@ (810b004 <prvCheckForValidListAndQueue+0x60>)
 810afe2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 810afe4:	4b07      	ldr	r3, [pc, #28]	@ (810b004 <prvCheckForValidListAndQueue+0x60>)
 810afe6:	681b      	ldr	r3, [r3, #0]
 810afe8:	2b00      	cmp	r3, #0
 810afea:	d005      	beq.n	810aff8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 810afec:	4b05      	ldr	r3, [pc, #20]	@ (810b004 <prvCheckForValidListAndQueue+0x60>)
 810afee:	681b      	ldr	r3, [r3, #0]
 810aff0:	490b      	ldr	r1, [pc, #44]	@ (810b020 <prvCheckForValidListAndQueue+0x7c>)
 810aff2:	4618      	mov	r0, r3
 810aff4:	f7fe fc14 	bl	8109820 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 810aff8:	f7fd fbe8 	bl	81087cc <vPortExitCritical>
}
 810affc:	bf00      	nop
 810affe:	46bd      	mov	sp, r7
 810b000:	bd80      	pop	{r7, pc}
 810b002:	bf00      	nop
 810b004:	10004be0 	.word	0x10004be0
 810b008:	10004bb0 	.word	0x10004bb0
 810b00c:	10004bc4 	.word	0x10004bc4
 810b010:	10004bd8 	.word	0x10004bd8
 810b014:	10004bdc 	.word	0x10004bdc
 810b018:	10004c8c 	.word	0x10004c8c
 810b01c:	10004bec 	.word	0x10004bec
 810b020:	0810da80 	.word	0x0810da80

0810b024 <__cvt>:
 810b024:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810b028:	ec57 6b10 	vmov	r6, r7, d0
 810b02c:	2f00      	cmp	r7, #0
 810b02e:	460c      	mov	r4, r1
 810b030:	4619      	mov	r1, r3
 810b032:	463b      	mov	r3, r7
 810b034:	bfbb      	ittet	lt
 810b036:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 810b03a:	461f      	movlt	r7, r3
 810b03c:	2300      	movge	r3, #0
 810b03e:	232d      	movlt	r3, #45	@ 0x2d
 810b040:	700b      	strb	r3, [r1, #0]
 810b042:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 810b044:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 810b048:	4691      	mov	r9, r2
 810b04a:	f023 0820 	bic.w	r8, r3, #32
 810b04e:	bfbc      	itt	lt
 810b050:	4632      	movlt	r2, r6
 810b052:	4616      	movlt	r6, r2
 810b054:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 810b058:	d005      	beq.n	810b066 <__cvt+0x42>
 810b05a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 810b05e:	d100      	bne.n	810b062 <__cvt+0x3e>
 810b060:	3401      	adds	r4, #1
 810b062:	2102      	movs	r1, #2
 810b064:	e000      	b.n	810b068 <__cvt+0x44>
 810b066:	2103      	movs	r1, #3
 810b068:	ab03      	add	r3, sp, #12
 810b06a:	9301      	str	r3, [sp, #4]
 810b06c:	ab02      	add	r3, sp, #8
 810b06e:	9300      	str	r3, [sp, #0]
 810b070:	ec47 6b10 	vmov	d0, r6, r7
 810b074:	4653      	mov	r3, sl
 810b076:	4622      	mov	r2, r4
 810b078:	f000 feb6 	bl	810bde8 <_dtoa_r>
 810b07c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 810b080:	4605      	mov	r5, r0
 810b082:	d119      	bne.n	810b0b8 <__cvt+0x94>
 810b084:	f019 0f01 	tst.w	r9, #1
 810b088:	d00e      	beq.n	810b0a8 <__cvt+0x84>
 810b08a:	eb00 0904 	add.w	r9, r0, r4
 810b08e:	2200      	movs	r2, #0
 810b090:	2300      	movs	r3, #0
 810b092:	4630      	mov	r0, r6
 810b094:	4639      	mov	r1, r7
 810b096:	f7f5 fd9f 	bl	8100bd8 <__aeabi_dcmpeq>
 810b09a:	b108      	cbz	r0, 810b0a0 <__cvt+0x7c>
 810b09c:	f8cd 900c 	str.w	r9, [sp, #12]
 810b0a0:	2230      	movs	r2, #48	@ 0x30
 810b0a2:	9b03      	ldr	r3, [sp, #12]
 810b0a4:	454b      	cmp	r3, r9
 810b0a6:	d31e      	bcc.n	810b0e6 <__cvt+0xc2>
 810b0a8:	9b03      	ldr	r3, [sp, #12]
 810b0aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810b0ac:	1b5b      	subs	r3, r3, r5
 810b0ae:	4628      	mov	r0, r5
 810b0b0:	6013      	str	r3, [r2, #0]
 810b0b2:	b004      	add	sp, #16
 810b0b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810b0b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 810b0bc:	eb00 0904 	add.w	r9, r0, r4
 810b0c0:	d1e5      	bne.n	810b08e <__cvt+0x6a>
 810b0c2:	7803      	ldrb	r3, [r0, #0]
 810b0c4:	2b30      	cmp	r3, #48	@ 0x30
 810b0c6:	d10a      	bne.n	810b0de <__cvt+0xba>
 810b0c8:	2200      	movs	r2, #0
 810b0ca:	2300      	movs	r3, #0
 810b0cc:	4630      	mov	r0, r6
 810b0ce:	4639      	mov	r1, r7
 810b0d0:	f7f5 fd82 	bl	8100bd8 <__aeabi_dcmpeq>
 810b0d4:	b918      	cbnz	r0, 810b0de <__cvt+0xba>
 810b0d6:	f1c4 0401 	rsb	r4, r4, #1
 810b0da:	f8ca 4000 	str.w	r4, [sl]
 810b0de:	f8da 3000 	ldr.w	r3, [sl]
 810b0e2:	4499      	add	r9, r3
 810b0e4:	e7d3      	b.n	810b08e <__cvt+0x6a>
 810b0e6:	1c59      	adds	r1, r3, #1
 810b0e8:	9103      	str	r1, [sp, #12]
 810b0ea:	701a      	strb	r2, [r3, #0]
 810b0ec:	e7d9      	b.n	810b0a2 <__cvt+0x7e>

0810b0ee <__exponent>:
 810b0ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810b0f0:	2900      	cmp	r1, #0
 810b0f2:	bfba      	itte	lt
 810b0f4:	4249      	neglt	r1, r1
 810b0f6:	232d      	movlt	r3, #45	@ 0x2d
 810b0f8:	232b      	movge	r3, #43	@ 0x2b
 810b0fa:	2909      	cmp	r1, #9
 810b0fc:	7002      	strb	r2, [r0, #0]
 810b0fe:	7043      	strb	r3, [r0, #1]
 810b100:	dd29      	ble.n	810b156 <__exponent+0x68>
 810b102:	f10d 0307 	add.w	r3, sp, #7
 810b106:	461d      	mov	r5, r3
 810b108:	270a      	movs	r7, #10
 810b10a:	461a      	mov	r2, r3
 810b10c:	fbb1 f6f7 	udiv	r6, r1, r7
 810b110:	fb07 1416 	mls	r4, r7, r6, r1
 810b114:	3430      	adds	r4, #48	@ 0x30
 810b116:	f802 4c01 	strb.w	r4, [r2, #-1]
 810b11a:	460c      	mov	r4, r1
 810b11c:	2c63      	cmp	r4, #99	@ 0x63
 810b11e:	f103 33ff 	add.w	r3, r3, #4294967295
 810b122:	4631      	mov	r1, r6
 810b124:	dcf1      	bgt.n	810b10a <__exponent+0x1c>
 810b126:	3130      	adds	r1, #48	@ 0x30
 810b128:	1e94      	subs	r4, r2, #2
 810b12a:	f803 1c01 	strb.w	r1, [r3, #-1]
 810b12e:	1c41      	adds	r1, r0, #1
 810b130:	4623      	mov	r3, r4
 810b132:	42ab      	cmp	r3, r5
 810b134:	d30a      	bcc.n	810b14c <__exponent+0x5e>
 810b136:	f10d 0309 	add.w	r3, sp, #9
 810b13a:	1a9b      	subs	r3, r3, r2
 810b13c:	42ac      	cmp	r4, r5
 810b13e:	bf88      	it	hi
 810b140:	2300      	movhi	r3, #0
 810b142:	3302      	adds	r3, #2
 810b144:	4403      	add	r3, r0
 810b146:	1a18      	subs	r0, r3, r0
 810b148:	b003      	add	sp, #12
 810b14a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 810b14c:	f813 6b01 	ldrb.w	r6, [r3], #1
 810b150:	f801 6f01 	strb.w	r6, [r1, #1]!
 810b154:	e7ed      	b.n	810b132 <__exponent+0x44>
 810b156:	2330      	movs	r3, #48	@ 0x30
 810b158:	3130      	adds	r1, #48	@ 0x30
 810b15a:	7083      	strb	r3, [r0, #2]
 810b15c:	70c1      	strb	r1, [r0, #3]
 810b15e:	1d03      	adds	r3, r0, #4
 810b160:	e7f1      	b.n	810b146 <__exponent+0x58>
	...

0810b164 <_printf_float>:
 810b164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b168:	b08d      	sub	sp, #52	@ 0x34
 810b16a:	460c      	mov	r4, r1
 810b16c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 810b170:	4616      	mov	r6, r2
 810b172:	461f      	mov	r7, r3
 810b174:	4605      	mov	r5, r0
 810b176:	f000 fccb 	bl	810bb10 <_localeconv_r>
 810b17a:	6803      	ldr	r3, [r0, #0]
 810b17c:	9304      	str	r3, [sp, #16]
 810b17e:	4618      	mov	r0, r3
 810b180:	f7f5 f8fe 	bl	8100380 <strlen>
 810b184:	2300      	movs	r3, #0
 810b186:	930a      	str	r3, [sp, #40]	@ 0x28
 810b188:	f8d8 3000 	ldr.w	r3, [r8]
 810b18c:	9005      	str	r0, [sp, #20]
 810b18e:	3307      	adds	r3, #7
 810b190:	f023 0307 	bic.w	r3, r3, #7
 810b194:	f103 0208 	add.w	r2, r3, #8
 810b198:	f894 a018 	ldrb.w	sl, [r4, #24]
 810b19c:	f8d4 b000 	ldr.w	fp, [r4]
 810b1a0:	f8c8 2000 	str.w	r2, [r8]
 810b1a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 810b1a8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 810b1ac:	9307      	str	r3, [sp, #28]
 810b1ae:	f8cd 8018 	str.w	r8, [sp, #24]
 810b1b2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 810b1b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810b1ba:	4b9c      	ldr	r3, [pc, #624]	@ (810b42c <_printf_float+0x2c8>)
 810b1bc:	f04f 32ff 	mov.w	r2, #4294967295
 810b1c0:	f7f5 fd3c 	bl	8100c3c <__aeabi_dcmpun>
 810b1c4:	bb70      	cbnz	r0, 810b224 <_printf_float+0xc0>
 810b1c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810b1ca:	4b98      	ldr	r3, [pc, #608]	@ (810b42c <_printf_float+0x2c8>)
 810b1cc:	f04f 32ff 	mov.w	r2, #4294967295
 810b1d0:	f7f5 fd16 	bl	8100c00 <__aeabi_dcmple>
 810b1d4:	bb30      	cbnz	r0, 810b224 <_printf_float+0xc0>
 810b1d6:	2200      	movs	r2, #0
 810b1d8:	2300      	movs	r3, #0
 810b1da:	4640      	mov	r0, r8
 810b1dc:	4649      	mov	r1, r9
 810b1de:	f7f5 fd05 	bl	8100bec <__aeabi_dcmplt>
 810b1e2:	b110      	cbz	r0, 810b1ea <_printf_float+0x86>
 810b1e4:	232d      	movs	r3, #45	@ 0x2d
 810b1e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810b1ea:	4a91      	ldr	r2, [pc, #580]	@ (810b430 <_printf_float+0x2cc>)
 810b1ec:	4b91      	ldr	r3, [pc, #580]	@ (810b434 <_printf_float+0x2d0>)
 810b1ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 810b1f2:	bf8c      	ite	hi
 810b1f4:	4690      	movhi	r8, r2
 810b1f6:	4698      	movls	r8, r3
 810b1f8:	2303      	movs	r3, #3
 810b1fa:	6123      	str	r3, [r4, #16]
 810b1fc:	f02b 0304 	bic.w	r3, fp, #4
 810b200:	6023      	str	r3, [r4, #0]
 810b202:	f04f 0900 	mov.w	r9, #0
 810b206:	9700      	str	r7, [sp, #0]
 810b208:	4633      	mov	r3, r6
 810b20a:	aa0b      	add	r2, sp, #44	@ 0x2c
 810b20c:	4621      	mov	r1, r4
 810b20e:	4628      	mov	r0, r5
 810b210:	f000 f9d2 	bl	810b5b8 <_printf_common>
 810b214:	3001      	adds	r0, #1
 810b216:	f040 808d 	bne.w	810b334 <_printf_float+0x1d0>
 810b21a:	f04f 30ff 	mov.w	r0, #4294967295
 810b21e:	b00d      	add	sp, #52	@ 0x34
 810b220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b224:	4642      	mov	r2, r8
 810b226:	464b      	mov	r3, r9
 810b228:	4640      	mov	r0, r8
 810b22a:	4649      	mov	r1, r9
 810b22c:	f7f5 fd06 	bl	8100c3c <__aeabi_dcmpun>
 810b230:	b140      	cbz	r0, 810b244 <_printf_float+0xe0>
 810b232:	464b      	mov	r3, r9
 810b234:	2b00      	cmp	r3, #0
 810b236:	bfbc      	itt	lt
 810b238:	232d      	movlt	r3, #45	@ 0x2d
 810b23a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 810b23e:	4a7e      	ldr	r2, [pc, #504]	@ (810b438 <_printf_float+0x2d4>)
 810b240:	4b7e      	ldr	r3, [pc, #504]	@ (810b43c <_printf_float+0x2d8>)
 810b242:	e7d4      	b.n	810b1ee <_printf_float+0x8a>
 810b244:	6863      	ldr	r3, [r4, #4]
 810b246:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 810b24a:	9206      	str	r2, [sp, #24]
 810b24c:	1c5a      	adds	r2, r3, #1
 810b24e:	d13b      	bne.n	810b2c8 <_printf_float+0x164>
 810b250:	2306      	movs	r3, #6
 810b252:	6063      	str	r3, [r4, #4]
 810b254:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 810b258:	2300      	movs	r3, #0
 810b25a:	6022      	str	r2, [r4, #0]
 810b25c:	9303      	str	r3, [sp, #12]
 810b25e:	ab0a      	add	r3, sp, #40	@ 0x28
 810b260:	e9cd a301 	strd	sl, r3, [sp, #4]
 810b264:	ab09      	add	r3, sp, #36	@ 0x24
 810b266:	9300      	str	r3, [sp, #0]
 810b268:	6861      	ldr	r1, [r4, #4]
 810b26a:	ec49 8b10 	vmov	d0, r8, r9
 810b26e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 810b272:	4628      	mov	r0, r5
 810b274:	f7ff fed6 	bl	810b024 <__cvt>
 810b278:	9b06      	ldr	r3, [sp, #24]
 810b27a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810b27c:	2b47      	cmp	r3, #71	@ 0x47
 810b27e:	4680      	mov	r8, r0
 810b280:	d129      	bne.n	810b2d6 <_printf_float+0x172>
 810b282:	1cc8      	adds	r0, r1, #3
 810b284:	db02      	blt.n	810b28c <_printf_float+0x128>
 810b286:	6863      	ldr	r3, [r4, #4]
 810b288:	4299      	cmp	r1, r3
 810b28a:	dd41      	ble.n	810b310 <_printf_float+0x1ac>
 810b28c:	f1aa 0a02 	sub.w	sl, sl, #2
 810b290:	fa5f fa8a 	uxtb.w	sl, sl
 810b294:	3901      	subs	r1, #1
 810b296:	4652      	mov	r2, sl
 810b298:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 810b29c:	9109      	str	r1, [sp, #36]	@ 0x24
 810b29e:	f7ff ff26 	bl	810b0ee <__exponent>
 810b2a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 810b2a4:	1813      	adds	r3, r2, r0
 810b2a6:	2a01      	cmp	r2, #1
 810b2a8:	4681      	mov	r9, r0
 810b2aa:	6123      	str	r3, [r4, #16]
 810b2ac:	dc02      	bgt.n	810b2b4 <_printf_float+0x150>
 810b2ae:	6822      	ldr	r2, [r4, #0]
 810b2b0:	07d2      	lsls	r2, r2, #31
 810b2b2:	d501      	bpl.n	810b2b8 <_printf_float+0x154>
 810b2b4:	3301      	adds	r3, #1
 810b2b6:	6123      	str	r3, [r4, #16]
 810b2b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 810b2bc:	2b00      	cmp	r3, #0
 810b2be:	d0a2      	beq.n	810b206 <_printf_float+0xa2>
 810b2c0:	232d      	movs	r3, #45	@ 0x2d
 810b2c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810b2c6:	e79e      	b.n	810b206 <_printf_float+0xa2>
 810b2c8:	9a06      	ldr	r2, [sp, #24]
 810b2ca:	2a47      	cmp	r2, #71	@ 0x47
 810b2cc:	d1c2      	bne.n	810b254 <_printf_float+0xf0>
 810b2ce:	2b00      	cmp	r3, #0
 810b2d0:	d1c0      	bne.n	810b254 <_printf_float+0xf0>
 810b2d2:	2301      	movs	r3, #1
 810b2d4:	e7bd      	b.n	810b252 <_printf_float+0xee>
 810b2d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 810b2da:	d9db      	bls.n	810b294 <_printf_float+0x130>
 810b2dc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 810b2e0:	d118      	bne.n	810b314 <_printf_float+0x1b0>
 810b2e2:	2900      	cmp	r1, #0
 810b2e4:	6863      	ldr	r3, [r4, #4]
 810b2e6:	dd0b      	ble.n	810b300 <_printf_float+0x19c>
 810b2e8:	6121      	str	r1, [r4, #16]
 810b2ea:	b913      	cbnz	r3, 810b2f2 <_printf_float+0x18e>
 810b2ec:	6822      	ldr	r2, [r4, #0]
 810b2ee:	07d0      	lsls	r0, r2, #31
 810b2f0:	d502      	bpl.n	810b2f8 <_printf_float+0x194>
 810b2f2:	3301      	adds	r3, #1
 810b2f4:	440b      	add	r3, r1
 810b2f6:	6123      	str	r3, [r4, #16]
 810b2f8:	65a1      	str	r1, [r4, #88]	@ 0x58
 810b2fa:	f04f 0900 	mov.w	r9, #0
 810b2fe:	e7db      	b.n	810b2b8 <_printf_float+0x154>
 810b300:	b913      	cbnz	r3, 810b308 <_printf_float+0x1a4>
 810b302:	6822      	ldr	r2, [r4, #0]
 810b304:	07d2      	lsls	r2, r2, #31
 810b306:	d501      	bpl.n	810b30c <_printf_float+0x1a8>
 810b308:	3302      	adds	r3, #2
 810b30a:	e7f4      	b.n	810b2f6 <_printf_float+0x192>
 810b30c:	2301      	movs	r3, #1
 810b30e:	e7f2      	b.n	810b2f6 <_printf_float+0x192>
 810b310:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 810b314:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810b316:	4299      	cmp	r1, r3
 810b318:	db05      	blt.n	810b326 <_printf_float+0x1c2>
 810b31a:	6823      	ldr	r3, [r4, #0]
 810b31c:	6121      	str	r1, [r4, #16]
 810b31e:	07d8      	lsls	r0, r3, #31
 810b320:	d5ea      	bpl.n	810b2f8 <_printf_float+0x194>
 810b322:	1c4b      	adds	r3, r1, #1
 810b324:	e7e7      	b.n	810b2f6 <_printf_float+0x192>
 810b326:	2900      	cmp	r1, #0
 810b328:	bfd4      	ite	le
 810b32a:	f1c1 0202 	rsble	r2, r1, #2
 810b32e:	2201      	movgt	r2, #1
 810b330:	4413      	add	r3, r2
 810b332:	e7e0      	b.n	810b2f6 <_printf_float+0x192>
 810b334:	6823      	ldr	r3, [r4, #0]
 810b336:	055a      	lsls	r2, r3, #21
 810b338:	d407      	bmi.n	810b34a <_printf_float+0x1e6>
 810b33a:	6923      	ldr	r3, [r4, #16]
 810b33c:	4642      	mov	r2, r8
 810b33e:	4631      	mov	r1, r6
 810b340:	4628      	mov	r0, r5
 810b342:	47b8      	blx	r7
 810b344:	3001      	adds	r0, #1
 810b346:	d12b      	bne.n	810b3a0 <_printf_float+0x23c>
 810b348:	e767      	b.n	810b21a <_printf_float+0xb6>
 810b34a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 810b34e:	f240 80dd 	bls.w	810b50c <_printf_float+0x3a8>
 810b352:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 810b356:	2200      	movs	r2, #0
 810b358:	2300      	movs	r3, #0
 810b35a:	f7f5 fc3d 	bl	8100bd8 <__aeabi_dcmpeq>
 810b35e:	2800      	cmp	r0, #0
 810b360:	d033      	beq.n	810b3ca <_printf_float+0x266>
 810b362:	4a37      	ldr	r2, [pc, #220]	@ (810b440 <_printf_float+0x2dc>)
 810b364:	2301      	movs	r3, #1
 810b366:	4631      	mov	r1, r6
 810b368:	4628      	mov	r0, r5
 810b36a:	47b8      	blx	r7
 810b36c:	3001      	adds	r0, #1
 810b36e:	f43f af54 	beq.w	810b21a <_printf_float+0xb6>
 810b372:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 810b376:	4543      	cmp	r3, r8
 810b378:	db02      	blt.n	810b380 <_printf_float+0x21c>
 810b37a:	6823      	ldr	r3, [r4, #0]
 810b37c:	07d8      	lsls	r0, r3, #31
 810b37e:	d50f      	bpl.n	810b3a0 <_printf_float+0x23c>
 810b380:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810b384:	4631      	mov	r1, r6
 810b386:	4628      	mov	r0, r5
 810b388:	47b8      	blx	r7
 810b38a:	3001      	adds	r0, #1
 810b38c:	f43f af45 	beq.w	810b21a <_printf_float+0xb6>
 810b390:	f04f 0900 	mov.w	r9, #0
 810b394:	f108 38ff 	add.w	r8, r8, #4294967295
 810b398:	f104 0a1a 	add.w	sl, r4, #26
 810b39c:	45c8      	cmp	r8, r9
 810b39e:	dc09      	bgt.n	810b3b4 <_printf_float+0x250>
 810b3a0:	6823      	ldr	r3, [r4, #0]
 810b3a2:	079b      	lsls	r3, r3, #30
 810b3a4:	f100 8103 	bmi.w	810b5ae <_printf_float+0x44a>
 810b3a8:	68e0      	ldr	r0, [r4, #12]
 810b3aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810b3ac:	4298      	cmp	r0, r3
 810b3ae:	bfb8      	it	lt
 810b3b0:	4618      	movlt	r0, r3
 810b3b2:	e734      	b.n	810b21e <_printf_float+0xba>
 810b3b4:	2301      	movs	r3, #1
 810b3b6:	4652      	mov	r2, sl
 810b3b8:	4631      	mov	r1, r6
 810b3ba:	4628      	mov	r0, r5
 810b3bc:	47b8      	blx	r7
 810b3be:	3001      	adds	r0, #1
 810b3c0:	f43f af2b 	beq.w	810b21a <_printf_float+0xb6>
 810b3c4:	f109 0901 	add.w	r9, r9, #1
 810b3c8:	e7e8      	b.n	810b39c <_printf_float+0x238>
 810b3ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810b3cc:	2b00      	cmp	r3, #0
 810b3ce:	dc39      	bgt.n	810b444 <_printf_float+0x2e0>
 810b3d0:	4a1b      	ldr	r2, [pc, #108]	@ (810b440 <_printf_float+0x2dc>)
 810b3d2:	2301      	movs	r3, #1
 810b3d4:	4631      	mov	r1, r6
 810b3d6:	4628      	mov	r0, r5
 810b3d8:	47b8      	blx	r7
 810b3da:	3001      	adds	r0, #1
 810b3dc:	f43f af1d 	beq.w	810b21a <_printf_float+0xb6>
 810b3e0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 810b3e4:	ea59 0303 	orrs.w	r3, r9, r3
 810b3e8:	d102      	bne.n	810b3f0 <_printf_float+0x28c>
 810b3ea:	6823      	ldr	r3, [r4, #0]
 810b3ec:	07d9      	lsls	r1, r3, #31
 810b3ee:	d5d7      	bpl.n	810b3a0 <_printf_float+0x23c>
 810b3f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810b3f4:	4631      	mov	r1, r6
 810b3f6:	4628      	mov	r0, r5
 810b3f8:	47b8      	blx	r7
 810b3fa:	3001      	adds	r0, #1
 810b3fc:	f43f af0d 	beq.w	810b21a <_printf_float+0xb6>
 810b400:	f04f 0a00 	mov.w	sl, #0
 810b404:	f104 0b1a 	add.w	fp, r4, #26
 810b408:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810b40a:	425b      	negs	r3, r3
 810b40c:	4553      	cmp	r3, sl
 810b40e:	dc01      	bgt.n	810b414 <_printf_float+0x2b0>
 810b410:	464b      	mov	r3, r9
 810b412:	e793      	b.n	810b33c <_printf_float+0x1d8>
 810b414:	2301      	movs	r3, #1
 810b416:	465a      	mov	r2, fp
 810b418:	4631      	mov	r1, r6
 810b41a:	4628      	mov	r0, r5
 810b41c:	47b8      	blx	r7
 810b41e:	3001      	adds	r0, #1
 810b420:	f43f aefb 	beq.w	810b21a <_printf_float+0xb6>
 810b424:	f10a 0a01 	add.w	sl, sl, #1
 810b428:	e7ee      	b.n	810b408 <_printf_float+0x2a4>
 810b42a:	bf00      	nop
 810b42c:	7fefffff 	.word	0x7fefffff
 810b430:	0810db34 	.word	0x0810db34
 810b434:	0810db30 	.word	0x0810db30
 810b438:	0810db3c 	.word	0x0810db3c
 810b43c:	0810db38 	.word	0x0810db38
 810b440:	0810db40 	.word	0x0810db40
 810b444:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 810b446:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 810b44a:	4553      	cmp	r3, sl
 810b44c:	bfa8      	it	ge
 810b44e:	4653      	movge	r3, sl
 810b450:	2b00      	cmp	r3, #0
 810b452:	4699      	mov	r9, r3
 810b454:	dc36      	bgt.n	810b4c4 <_printf_float+0x360>
 810b456:	f04f 0b00 	mov.w	fp, #0
 810b45a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 810b45e:	f104 021a 	add.w	r2, r4, #26
 810b462:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 810b464:	9306      	str	r3, [sp, #24]
 810b466:	eba3 0309 	sub.w	r3, r3, r9
 810b46a:	455b      	cmp	r3, fp
 810b46c:	dc31      	bgt.n	810b4d2 <_printf_float+0x36e>
 810b46e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810b470:	459a      	cmp	sl, r3
 810b472:	dc3a      	bgt.n	810b4ea <_printf_float+0x386>
 810b474:	6823      	ldr	r3, [r4, #0]
 810b476:	07da      	lsls	r2, r3, #31
 810b478:	d437      	bmi.n	810b4ea <_printf_float+0x386>
 810b47a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810b47c:	ebaa 0903 	sub.w	r9, sl, r3
 810b480:	9b06      	ldr	r3, [sp, #24]
 810b482:	ebaa 0303 	sub.w	r3, sl, r3
 810b486:	4599      	cmp	r9, r3
 810b488:	bfa8      	it	ge
 810b48a:	4699      	movge	r9, r3
 810b48c:	f1b9 0f00 	cmp.w	r9, #0
 810b490:	dc33      	bgt.n	810b4fa <_printf_float+0x396>
 810b492:	f04f 0800 	mov.w	r8, #0
 810b496:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 810b49a:	f104 0b1a 	add.w	fp, r4, #26
 810b49e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810b4a0:	ebaa 0303 	sub.w	r3, sl, r3
 810b4a4:	eba3 0309 	sub.w	r3, r3, r9
 810b4a8:	4543      	cmp	r3, r8
 810b4aa:	f77f af79 	ble.w	810b3a0 <_printf_float+0x23c>
 810b4ae:	2301      	movs	r3, #1
 810b4b0:	465a      	mov	r2, fp
 810b4b2:	4631      	mov	r1, r6
 810b4b4:	4628      	mov	r0, r5
 810b4b6:	47b8      	blx	r7
 810b4b8:	3001      	adds	r0, #1
 810b4ba:	f43f aeae 	beq.w	810b21a <_printf_float+0xb6>
 810b4be:	f108 0801 	add.w	r8, r8, #1
 810b4c2:	e7ec      	b.n	810b49e <_printf_float+0x33a>
 810b4c4:	4642      	mov	r2, r8
 810b4c6:	4631      	mov	r1, r6
 810b4c8:	4628      	mov	r0, r5
 810b4ca:	47b8      	blx	r7
 810b4cc:	3001      	adds	r0, #1
 810b4ce:	d1c2      	bne.n	810b456 <_printf_float+0x2f2>
 810b4d0:	e6a3      	b.n	810b21a <_printf_float+0xb6>
 810b4d2:	2301      	movs	r3, #1
 810b4d4:	4631      	mov	r1, r6
 810b4d6:	4628      	mov	r0, r5
 810b4d8:	9206      	str	r2, [sp, #24]
 810b4da:	47b8      	blx	r7
 810b4dc:	3001      	adds	r0, #1
 810b4de:	f43f ae9c 	beq.w	810b21a <_printf_float+0xb6>
 810b4e2:	9a06      	ldr	r2, [sp, #24]
 810b4e4:	f10b 0b01 	add.w	fp, fp, #1
 810b4e8:	e7bb      	b.n	810b462 <_printf_float+0x2fe>
 810b4ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810b4ee:	4631      	mov	r1, r6
 810b4f0:	4628      	mov	r0, r5
 810b4f2:	47b8      	blx	r7
 810b4f4:	3001      	adds	r0, #1
 810b4f6:	d1c0      	bne.n	810b47a <_printf_float+0x316>
 810b4f8:	e68f      	b.n	810b21a <_printf_float+0xb6>
 810b4fa:	9a06      	ldr	r2, [sp, #24]
 810b4fc:	464b      	mov	r3, r9
 810b4fe:	4442      	add	r2, r8
 810b500:	4631      	mov	r1, r6
 810b502:	4628      	mov	r0, r5
 810b504:	47b8      	blx	r7
 810b506:	3001      	adds	r0, #1
 810b508:	d1c3      	bne.n	810b492 <_printf_float+0x32e>
 810b50a:	e686      	b.n	810b21a <_printf_float+0xb6>
 810b50c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 810b510:	f1ba 0f01 	cmp.w	sl, #1
 810b514:	dc01      	bgt.n	810b51a <_printf_float+0x3b6>
 810b516:	07db      	lsls	r3, r3, #31
 810b518:	d536      	bpl.n	810b588 <_printf_float+0x424>
 810b51a:	2301      	movs	r3, #1
 810b51c:	4642      	mov	r2, r8
 810b51e:	4631      	mov	r1, r6
 810b520:	4628      	mov	r0, r5
 810b522:	47b8      	blx	r7
 810b524:	3001      	adds	r0, #1
 810b526:	f43f ae78 	beq.w	810b21a <_printf_float+0xb6>
 810b52a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810b52e:	4631      	mov	r1, r6
 810b530:	4628      	mov	r0, r5
 810b532:	47b8      	blx	r7
 810b534:	3001      	adds	r0, #1
 810b536:	f43f ae70 	beq.w	810b21a <_printf_float+0xb6>
 810b53a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 810b53e:	2200      	movs	r2, #0
 810b540:	2300      	movs	r3, #0
 810b542:	f10a 3aff 	add.w	sl, sl, #4294967295
 810b546:	f7f5 fb47 	bl	8100bd8 <__aeabi_dcmpeq>
 810b54a:	b9c0      	cbnz	r0, 810b57e <_printf_float+0x41a>
 810b54c:	4653      	mov	r3, sl
 810b54e:	f108 0201 	add.w	r2, r8, #1
 810b552:	4631      	mov	r1, r6
 810b554:	4628      	mov	r0, r5
 810b556:	47b8      	blx	r7
 810b558:	3001      	adds	r0, #1
 810b55a:	d10c      	bne.n	810b576 <_printf_float+0x412>
 810b55c:	e65d      	b.n	810b21a <_printf_float+0xb6>
 810b55e:	2301      	movs	r3, #1
 810b560:	465a      	mov	r2, fp
 810b562:	4631      	mov	r1, r6
 810b564:	4628      	mov	r0, r5
 810b566:	47b8      	blx	r7
 810b568:	3001      	adds	r0, #1
 810b56a:	f43f ae56 	beq.w	810b21a <_printf_float+0xb6>
 810b56e:	f108 0801 	add.w	r8, r8, #1
 810b572:	45d0      	cmp	r8, sl
 810b574:	dbf3      	blt.n	810b55e <_printf_float+0x3fa>
 810b576:	464b      	mov	r3, r9
 810b578:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 810b57c:	e6df      	b.n	810b33e <_printf_float+0x1da>
 810b57e:	f04f 0800 	mov.w	r8, #0
 810b582:	f104 0b1a 	add.w	fp, r4, #26
 810b586:	e7f4      	b.n	810b572 <_printf_float+0x40e>
 810b588:	2301      	movs	r3, #1
 810b58a:	4642      	mov	r2, r8
 810b58c:	e7e1      	b.n	810b552 <_printf_float+0x3ee>
 810b58e:	2301      	movs	r3, #1
 810b590:	464a      	mov	r2, r9
 810b592:	4631      	mov	r1, r6
 810b594:	4628      	mov	r0, r5
 810b596:	47b8      	blx	r7
 810b598:	3001      	adds	r0, #1
 810b59a:	f43f ae3e 	beq.w	810b21a <_printf_float+0xb6>
 810b59e:	f108 0801 	add.w	r8, r8, #1
 810b5a2:	68e3      	ldr	r3, [r4, #12]
 810b5a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 810b5a6:	1a5b      	subs	r3, r3, r1
 810b5a8:	4543      	cmp	r3, r8
 810b5aa:	dcf0      	bgt.n	810b58e <_printf_float+0x42a>
 810b5ac:	e6fc      	b.n	810b3a8 <_printf_float+0x244>
 810b5ae:	f04f 0800 	mov.w	r8, #0
 810b5b2:	f104 0919 	add.w	r9, r4, #25
 810b5b6:	e7f4      	b.n	810b5a2 <_printf_float+0x43e>

0810b5b8 <_printf_common>:
 810b5b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810b5bc:	4616      	mov	r6, r2
 810b5be:	4698      	mov	r8, r3
 810b5c0:	688a      	ldr	r2, [r1, #8]
 810b5c2:	690b      	ldr	r3, [r1, #16]
 810b5c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 810b5c8:	4293      	cmp	r3, r2
 810b5ca:	bfb8      	it	lt
 810b5cc:	4613      	movlt	r3, r2
 810b5ce:	6033      	str	r3, [r6, #0]
 810b5d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 810b5d4:	4607      	mov	r7, r0
 810b5d6:	460c      	mov	r4, r1
 810b5d8:	b10a      	cbz	r2, 810b5de <_printf_common+0x26>
 810b5da:	3301      	adds	r3, #1
 810b5dc:	6033      	str	r3, [r6, #0]
 810b5de:	6823      	ldr	r3, [r4, #0]
 810b5e0:	0699      	lsls	r1, r3, #26
 810b5e2:	bf42      	ittt	mi
 810b5e4:	6833      	ldrmi	r3, [r6, #0]
 810b5e6:	3302      	addmi	r3, #2
 810b5e8:	6033      	strmi	r3, [r6, #0]
 810b5ea:	6825      	ldr	r5, [r4, #0]
 810b5ec:	f015 0506 	ands.w	r5, r5, #6
 810b5f0:	d106      	bne.n	810b600 <_printf_common+0x48>
 810b5f2:	f104 0a19 	add.w	sl, r4, #25
 810b5f6:	68e3      	ldr	r3, [r4, #12]
 810b5f8:	6832      	ldr	r2, [r6, #0]
 810b5fa:	1a9b      	subs	r3, r3, r2
 810b5fc:	42ab      	cmp	r3, r5
 810b5fe:	dc26      	bgt.n	810b64e <_printf_common+0x96>
 810b600:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 810b604:	6822      	ldr	r2, [r4, #0]
 810b606:	3b00      	subs	r3, #0
 810b608:	bf18      	it	ne
 810b60a:	2301      	movne	r3, #1
 810b60c:	0692      	lsls	r2, r2, #26
 810b60e:	d42b      	bmi.n	810b668 <_printf_common+0xb0>
 810b610:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 810b614:	4641      	mov	r1, r8
 810b616:	4638      	mov	r0, r7
 810b618:	47c8      	blx	r9
 810b61a:	3001      	adds	r0, #1
 810b61c:	d01e      	beq.n	810b65c <_printf_common+0xa4>
 810b61e:	6823      	ldr	r3, [r4, #0]
 810b620:	6922      	ldr	r2, [r4, #16]
 810b622:	f003 0306 	and.w	r3, r3, #6
 810b626:	2b04      	cmp	r3, #4
 810b628:	bf02      	ittt	eq
 810b62a:	68e5      	ldreq	r5, [r4, #12]
 810b62c:	6833      	ldreq	r3, [r6, #0]
 810b62e:	1aed      	subeq	r5, r5, r3
 810b630:	68a3      	ldr	r3, [r4, #8]
 810b632:	bf0c      	ite	eq
 810b634:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 810b638:	2500      	movne	r5, #0
 810b63a:	4293      	cmp	r3, r2
 810b63c:	bfc4      	itt	gt
 810b63e:	1a9b      	subgt	r3, r3, r2
 810b640:	18ed      	addgt	r5, r5, r3
 810b642:	2600      	movs	r6, #0
 810b644:	341a      	adds	r4, #26
 810b646:	42b5      	cmp	r5, r6
 810b648:	d11a      	bne.n	810b680 <_printf_common+0xc8>
 810b64a:	2000      	movs	r0, #0
 810b64c:	e008      	b.n	810b660 <_printf_common+0xa8>
 810b64e:	2301      	movs	r3, #1
 810b650:	4652      	mov	r2, sl
 810b652:	4641      	mov	r1, r8
 810b654:	4638      	mov	r0, r7
 810b656:	47c8      	blx	r9
 810b658:	3001      	adds	r0, #1
 810b65a:	d103      	bne.n	810b664 <_printf_common+0xac>
 810b65c:	f04f 30ff 	mov.w	r0, #4294967295
 810b660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810b664:	3501      	adds	r5, #1
 810b666:	e7c6      	b.n	810b5f6 <_printf_common+0x3e>
 810b668:	18e1      	adds	r1, r4, r3
 810b66a:	1c5a      	adds	r2, r3, #1
 810b66c:	2030      	movs	r0, #48	@ 0x30
 810b66e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 810b672:	4422      	add	r2, r4
 810b674:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 810b678:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 810b67c:	3302      	adds	r3, #2
 810b67e:	e7c7      	b.n	810b610 <_printf_common+0x58>
 810b680:	2301      	movs	r3, #1
 810b682:	4622      	mov	r2, r4
 810b684:	4641      	mov	r1, r8
 810b686:	4638      	mov	r0, r7
 810b688:	47c8      	blx	r9
 810b68a:	3001      	adds	r0, #1
 810b68c:	d0e6      	beq.n	810b65c <_printf_common+0xa4>
 810b68e:	3601      	adds	r6, #1
 810b690:	e7d9      	b.n	810b646 <_printf_common+0x8e>
	...

0810b694 <_printf_i>:
 810b694:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810b698:	7e0f      	ldrb	r7, [r1, #24]
 810b69a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 810b69c:	2f78      	cmp	r7, #120	@ 0x78
 810b69e:	4691      	mov	r9, r2
 810b6a0:	4680      	mov	r8, r0
 810b6a2:	460c      	mov	r4, r1
 810b6a4:	469a      	mov	sl, r3
 810b6a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 810b6aa:	d807      	bhi.n	810b6bc <_printf_i+0x28>
 810b6ac:	2f62      	cmp	r7, #98	@ 0x62
 810b6ae:	d80a      	bhi.n	810b6c6 <_printf_i+0x32>
 810b6b0:	2f00      	cmp	r7, #0
 810b6b2:	f000 80d1 	beq.w	810b858 <_printf_i+0x1c4>
 810b6b6:	2f58      	cmp	r7, #88	@ 0x58
 810b6b8:	f000 80b8 	beq.w	810b82c <_printf_i+0x198>
 810b6bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 810b6c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 810b6c4:	e03a      	b.n	810b73c <_printf_i+0xa8>
 810b6c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 810b6ca:	2b15      	cmp	r3, #21
 810b6cc:	d8f6      	bhi.n	810b6bc <_printf_i+0x28>
 810b6ce:	a101      	add	r1, pc, #4	@ (adr r1, 810b6d4 <_printf_i+0x40>)
 810b6d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 810b6d4:	0810b72d 	.word	0x0810b72d
 810b6d8:	0810b741 	.word	0x0810b741
 810b6dc:	0810b6bd 	.word	0x0810b6bd
 810b6e0:	0810b6bd 	.word	0x0810b6bd
 810b6e4:	0810b6bd 	.word	0x0810b6bd
 810b6e8:	0810b6bd 	.word	0x0810b6bd
 810b6ec:	0810b741 	.word	0x0810b741
 810b6f0:	0810b6bd 	.word	0x0810b6bd
 810b6f4:	0810b6bd 	.word	0x0810b6bd
 810b6f8:	0810b6bd 	.word	0x0810b6bd
 810b6fc:	0810b6bd 	.word	0x0810b6bd
 810b700:	0810b83f 	.word	0x0810b83f
 810b704:	0810b76b 	.word	0x0810b76b
 810b708:	0810b7f9 	.word	0x0810b7f9
 810b70c:	0810b6bd 	.word	0x0810b6bd
 810b710:	0810b6bd 	.word	0x0810b6bd
 810b714:	0810b861 	.word	0x0810b861
 810b718:	0810b6bd 	.word	0x0810b6bd
 810b71c:	0810b76b 	.word	0x0810b76b
 810b720:	0810b6bd 	.word	0x0810b6bd
 810b724:	0810b6bd 	.word	0x0810b6bd
 810b728:	0810b801 	.word	0x0810b801
 810b72c:	6833      	ldr	r3, [r6, #0]
 810b72e:	1d1a      	adds	r2, r3, #4
 810b730:	681b      	ldr	r3, [r3, #0]
 810b732:	6032      	str	r2, [r6, #0]
 810b734:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 810b738:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 810b73c:	2301      	movs	r3, #1
 810b73e:	e09c      	b.n	810b87a <_printf_i+0x1e6>
 810b740:	6833      	ldr	r3, [r6, #0]
 810b742:	6820      	ldr	r0, [r4, #0]
 810b744:	1d19      	adds	r1, r3, #4
 810b746:	6031      	str	r1, [r6, #0]
 810b748:	0606      	lsls	r6, r0, #24
 810b74a:	d501      	bpl.n	810b750 <_printf_i+0xbc>
 810b74c:	681d      	ldr	r5, [r3, #0]
 810b74e:	e003      	b.n	810b758 <_printf_i+0xc4>
 810b750:	0645      	lsls	r5, r0, #25
 810b752:	d5fb      	bpl.n	810b74c <_printf_i+0xb8>
 810b754:	f9b3 5000 	ldrsh.w	r5, [r3]
 810b758:	2d00      	cmp	r5, #0
 810b75a:	da03      	bge.n	810b764 <_printf_i+0xd0>
 810b75c:	232d      	movs	r3, #45	@ 0x2d
 810b75e:	426d      	negs	r5, r5
 810b760:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810b764:	4858      	ldr	r0, [pc, #352]	@ (810b8c8 <_printf_i+0x234>)
 810b766:	230a      	movs	r3, #10
 810b768:	e011      	b.n	810b78e <_printf_i+0xfa>
 810b76a:	6821      	ldr	r1, [r4, #0]
 810b76c:	6833      	ldr	r3, [r6, #0]
 810b76e:	0608      	lsls	r0, r1, #24
 810b770:	f853 5b04 	ldr.w	r5, [r3], #4
 810b774:	d402      	bmi.n	810b77c <_printf_i+0xe8>
 810b776:	0649      	lsls	r1, r1, #25
 810b778:	bf48      	it	mi
 810b77a:	b2ad      	uxthmi	r5, r5
 810b77c:	2f6f      	cmp	r7, #111	@ 0x6f
 810b77e:	4852      	ldr	r0, [pc, #328]	@ (810b8c8 <_printf_i+0x234>)
 810b780:	6033      	str	r3, [r6, #0]
 810b782:	bf14      	ite	ne
 810b784:	230a      	movne	r3, #10
 810b786:	2308      	moveq	r3, #8
 810b788:	2100      	movs	r1, #0
 810b78a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 810b78e:	6866      	ldr	r6, [r4, #4]
 810b790:	60a6      	str	r6, [r4, #8]
 810b792:	2e00      	cmp	r6, #0
 810b794:	db05      	blt.n	810b7a2 <_printf_i+0x10e>
 810b796:	6821      	ldr	r1, [r4, #0]
 810b798:	432e      	orrs	r6, r5
 810b79a:	f021 0104 	bic.w	r1, r1, #4
 810b79e:	6021      	str	r1, [r4, #0]
 810b7a0:	d04b      	beq.n	810b83a <_printf_i+0x1a6>
 810b7a2:	4616      	mov	r6, r2
 810b7a4:	fbb5 f1f3 	udiv	r1, r5, r3
 810b7a8:	fb03 5711 	mls	r7, r3, r1, r5
 810b7ac:	5dc7      	ldrb	r7, [r0, r7]
 810b7ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 810b7b2:	462f      	mov	r7, r5
 810b7b4:	42bb      	cmp	r3, r7
 810b7b6:	460d      	mov	r5, r1
 810b7b8:	d9f4      	bls.n	810b7a4 <_printf_i+0x110>
 810b7ba:	2b08      	cmp	r3, #8
 810b7bc:	d10b      	bne.n	810b7d6 <_printf_i+0x142>
 810b7be:	6823      	ldr	r3, [r4, #0]
 810b7c0:	07df      	lsls	r7, r3, #31
 810b7c2:	d508      	bpl.n	810b7d6 <_printf_i+0x142>
 810b7c4:	6923      	ldr	r3, [r4, #16]
 810b7c6:	6861      	ldr	r1, [r4, #4]
 810b7c8:	4299      	cmp	r1, r3
 810b7ca:	bfde      	ittt	le
 810b7cc:	2330      	movle	r3, #48	@ 0x30
 810b7ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 810b7d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 810b7d6:	1b92      	subs	r2, r2, r6
 810b7d8:	6122      	str	r2, [r4, #16]
 810b7da:	f8cd a000 	str.w	sl, [sp]
 810b7de:	464b      	mov	r3, r9
 810b7e0:	aa03      	add	r2, sp, #12
 810b7e2:	4621      	mov	r1, r4
 810b7e4:	4640      	mov	r0, r8
 810b7e6:	f7ff fee7 	bl	810b5b8 <_printf_common>
 810b7ea:	3001      	adds	r0, #1
 810b7ec:	d14a      	bne.n	810b884 <_printf_i+0x1f0>
 810b7ee:	f04f 30ff 	mov.w	r0, #4294967295
 810b7f2:	b004      	add	sp, #16
 810b7f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810b7f8:	6823      	ldr	r3, [r4, #0]
 810b7fa:	f043 0320 	orr.w	r3, r3, #32
 810b7fe:	6023      	str	r3, [r4, #0]
 810b800:	4832      	ldr	r0, [pc, #200]	@ (810b8cc <_printf_i+0x238>)
 810b802:	2778      	movs	r7, #120	@ 0x78
 810b804:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 810b808:	6823      	ldr	r3, [r4, #0]
 810b80a:	6831      	ldr	r1, [r6, #0]
 810b80c:	061f      	lsls	r7, r3, #24
 810b80e:	f851 5b04 	ldr.w	r5, [r1], #4
 810b812:	d402      	bmi.n	810b81a <_printf_i+0x186>
 810b814:	065f      	lsls	r7, r3, #25
 810b816:	bf48      	it	mi
 810b818:	b2ad      	uxthmi	r5, r5
 810b81a:	6031      	str	r1, [r6, #0]
 810b81c:	07d9      	lsls	r1, r3, #31
 810b81e:	bf44      	itt	mi
 810b820:	f043 0320 	orrmi.w	r3, r3, #32
 810b824:	6023      	strmi	r3, [r4, #0]
 810b826:	b11d      	cbz	r5, 810b830 <_printf_i+0x19c>
 810b828:	2310      	movs	r3, #16
 810b82a:	e7ad      	b.n	810b788 <_printf_i+0xf4>
 810b82c:	4826      	ldr	r0, [pc, #152]	@ (810b8c8 <_printf_i+0x234>)
 810b82e:	e7e9      	b.n	810b804 <_printf_i+0x170>
 810b830:	6823      	ldr	r3, [r4, #0]
 810b832:	f023 0320 	bic.w	r3, r3, #32
 810b836:	6023      	str	r3, [r4, #0]
 810b838:	e7f6      	b.n	810b828 <_printf_i+0x194>
 810b83a:	4616      	mov	r6, r2
 810b83c:	e7bd      	b.n	810b7ba <_printf_i+0x126>
 810b83e:	6833      	ldr	r3, [r6, #0]
 810b840:	6825      	ldr	r5, [r4, #0]
 810b842:	6961      	ldr	r1, [r4, #20]
 810b844:	1d18      	adds	r0, r3, #4
 810b846:	6030      	str	r0, [r6, #0]
 810b848:	062e      	lsls	r6, r5, #24
 810b84a:	681b      	ldr	r3, [r3, #0]
 810b84c:	d501      	bpl.n	810b852 <_printf_i+0x1be>
 810b84e:	6019      	str	r1, [r3, #0]
 810b850:	e002      	b.n	810b858 <_printf_i+0x1c4>
 810b852:	0668      	lsls	r0, r5, #25
 810b854:	d5fb      	bpl.n	810b84e <_printf_i+0x1ba>
 810b856:	8019      	strh	r1, [r3, #0]
 810b858:	2300      	movs	r3, #0
 810b85a:	6123      	str	r3, [r4, #16]
 810b85c:	4616      	mov	r6, r2
 810b85e:	e7bc      	b.n	810b7da <_printf_i+0x146>
 810b860:	6833      	ldr	r3, [r6, #0]
 810b862:	1d1a      	adds	r2, r3, #4
 810b864:	6032      	str	r2, [r6, #0]
 810b866:	681e      	ldr	r6, [r3, #0]
 810b868:	6862      	ldr	r2, [r4, #4]
 810b86a:	2100      	movs	r1, #0
 810b86c:	4630      	mov	r0, r6
 810b86e:	f7f4 fd37 	bl	81002e0 <memchr>
 810b872:	b108      	cbz	r0, 810b878 <_printf_i+0x1e4>
 810b874:	1b80      	subs	r0, r0, r6
 810b876:	6060      	str	r0, [r4, #4]
 810b878:	6863      	ldr	r3, [r4, #4]
 810b87a:	6123      	str	r3, [r4, #16]
 810b87c:	2300      	movs	r3, #0
 810b87e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810b882:	e7aa      	b.n	810b7da <_printf_i+0x146>
 810b884:	6923      	ldr	r3, [r4, #16]
 810b886:	4632      	mov	r2, r6
 810b888:	4649      	mov	r1, r9
 810b88a:	4640      	mov	r0, r8
 810b88c:	47d0      	blx	sl
 810b88e:	3001      	adds	r0, #1
 810b890:	d0ad      	beq.n	810b7ee <_printf_i+0x15a>
 810b892:	6823      	ldr	r3, [r4, #0]
 810b894:	079b      	lsls	r3, r3, #30
 810b896:	d413      	bmi.n	810b8c0 <_printf_i+0x22c>
 810b898:	68e0      	ldr	r0, [r4, #12]
 810b89a:	9b03      	ldr	r3, [sp, #12]
 810b89c:	4298      	cmp	r0, r3
 810b89e:	bfb8      	it	lt
 810b8a0:	4618      	movlt	r0, r3
 810b8a2:	e7a6      	b.n	810b7f2 <_printf_i+0x15e>
 810b8a4:	2301      	movs	r3, #1
 810b8a6:	4632      	mov	r2, r6
 810b8a8:	4649      	mov	r1, r9
 810b8aa:	4640      	mov	r0, r8
 810b8ac:	47d0      	blx	sl
 810b8ae:	3001      	adds	r0, #1
 810b8b0:	d09d      	beq.n	810b7ee <_printf_i+0x15a>
 810b8b2:	3501      	adds	r5, #1
 810b8b4:	68e3      	ldr	r3, [r4, #12]
 810b8b6:	9903      	ldr	r1, [sp, #12]
 810b8b8:	1a5b      	subs	r3, r3, r1
 810b8ba:	42ab      	cmp	r3, r5
 810b8bc:	dcf2      	bgt.n	810b8a4 <_printf_i+0x210>
 810b8be:	e7eb      	b.n	810b898 <_printf_i+0x204>
 810b8c0:	2500      	movs	r5, #0
 810b8c2:	f104 0619 	add.w	r6, r4, #25
 810b8c6:	e7f5      	b.n	810b8b4 <_printf_i+0x220>
 810b8c8:	0810db42 	.word	0x0810db42
 810b8cc:	0810db53 	.word	0x0810db53

0810b8d0 <std>:
 810b8d0:	2300      	movs	r3, #0
 810b8d2:	b510      	push	{r4, lr}
 810b8d4:	4604      	mov	r4, r0
 810b8d6:	e9c0 3300 	strd	r3, r3, [r0]
 810b8da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810b8de:	6083      	str	r3, [r0, #8]
 810b8e0:	8181      	strh	r1, [r0, #12]
 810b8e2:	6643      	str	r3, [r0, #100]	@ 0x64
 810b8e4:	81c2      	strh	r2, [r0, #14]
 810b8e6:	6183      	str	r3, [r0, #24]
 810b8e8:	4619      	mov	r1, r3
 810b8ea:	2208      	movs	r2, #8
 810b8ec:	305c      	adds	r0, #92	@ 0x5c
 810b8ee:	f000 f906 	bl	810bafe <memset>
 810b8f2:	4b0d      	ldr	r3, [pc, #52]	@ (810b928 <std+0x58>)
 810b8f4:	6263      	str	r3, [r4, #36]	@ 0x24
 810b8f6:	4b0d      	ldr	r3, [pc, #52]	@ (810b92c <std+0x5c>)
 810b8f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 810b8fa:	4b0d      	ldr	r3, [pc, #52]	@ (810b930 <std+0x60>)
 810b8fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 810b8fe:	4b0d      	ldr	r3, [pc, #52]	@ (810b934 <std+0x64>)
 810b900:	6323      	str	r3, [r4, #48]	@ 0x30
 810b902:	4b0d      	ldr	r3, [pc, #52]	@ (810b938 <std+0x68>)
 810b904:	6224      	str	r4, [r4, #32]
 810b906:	429c      	cmp	r4, r3
 810b908:	d006      	beq.n	810b918 <std+0x48>
 810b90a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 810b90e:	4294      	cmp	r4, r2
 810b910:	d002      	beq.n	810b918 <std+0x48>
 810b912:	33d0      	adds	r3, #208	@ 0xd0
 810b914:	429c      	cmp	r4, r3
 810b916:	d105      	bne.n	810b924 <std+0x54>
 810b918:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 810b91c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b920:	f000 b9c8 	b.w	810bcb4 <__retarget_lock_init_recursive>
 810b924:	bd10      	pop	{r4, pc}
 810b926:	bf00      	nop
 810b928:	0810ba79 	.word	0x0810ba79
 810b92c:	0810ba9b 	.word	0x0810ba9b
 810b930:	0810bad3 	.word	0x0810bad3
 810b934:	0810baf7 	.word	0x0810baf7
 810b938:	10004cdc 	.word	0x10004cdc

0810b93c <stdio_exit_handler>:
 810b93c:	4a02      	ldr	r2, [pc, #8]	@ (810b948 <stdio_exit_handler+0xc>)
 810b93e:	4903      	ldr	r1, [pc, #12]	@ (810b94c <stdio_exit_handler+0x10>)
 810b940:	4803      	ldr	r0, [pc, #12]	@ (810b950 <stdio_exit_handler+0x14>)
 810b942:	f000 b869 	b.w	810ba18 <_fwalk_sglue>
 810b946:	bf00      	nop
 810b948:	10000014 	.word	0x10000014
 810b94c:	0810d609 	.word	0x0810d609
 810b950:	10000024 	.word	0x10000024

0810b954 <cleanup_stdio>:
 810b954:	6841      	ldr	r1, [r0, #4]
 810b956:	4b0c      	ldr	r3, [pc, #48]	@ (810b988 <cleanup_stdio+0x34>)
 810b958:	4299      	cmp	r1, r3
 810b95a:	b510      	push	{r4, lr}
 810b95c:	4604      	mov	r4, r0
 810b95e:	d001      	beq.n	810b964 <cleanup_stdio+0x10>
 810b960:	f001 fe52 	bl	810d608 <_fflush_r>
 810b964:	68a1      	ldr	r1, [r4, #8]
 810b966:	4b09      	ldr	r3, [pc, #36]	@ (810b98c <cleanup_stdio+0x38>)
 810b968:	4299      	cmp	r1, r3
 810b96a:	d002      	beq.n	810b972 <cleanup_stdio+0x1e>
 810b96c:	4620      	mov	r0, r4
 810b96e:	f001 fe4b 	bl	810d608 <_fflush_r>
 810b972:	68e1      	ldr	r1, [r4, #12]
 810b974:	4b06      	ldr	r3, [pc, #24]	@ (810b990 <cleanup_stdio+0x3c>)
 810b976:	4299      	cmp	r1, r3
 810b978:	d004      	beq.n	810b984 <cleanup_stdio+0x30>
 810b97a:	4620      	mov	r0, r4
 810b97c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b980:	f001 be42 	b.w	810d608 <_fflush_r>
 810b984:	bd10      	pop	{r4, pc}
 810b986:	bf00      	nop
 810b988:	10004cdc 	.word	0x10004cdc
 810b98c:	10004d44 	.word	0x10004d44
 810b990:	10004dac 	.word	0x10004dac

0810b994 <global_stdio_init.part.0>:
 810b994:	b510      	push	{r4, lr}
 810b996:	4b0b      	ldr	r3, [pc, #44]	@ (810b9c4 <global_stdio_init.part.0+0x30>)
 810b998:	4c0b      	ldr	r4, [pc, #44]	@ (810b9c8 <global_stdio_init.part.0+0x34>)
 810b99a:	4a0c      	ldr	r2, [pc, #48]	@ (810b9cc <global_stdio_init.part.0+0x38>)
 810b99c:	601a      	str	r2, [r3, #0]
 810b99e:	4620      	mov	r0, r4
 810b9a0:	2200      	movs	r2, #0
 810b9a2:	2104      	movs	r1, #4
 810b9a4:	f7ff ff94 	bl	810b8d0 <std>
 810b9a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 810b9ac:	2201      	movs	r2, #1
 810b9ae:	2109      	movs	r1, #9
 810b9b0:	f7ff ff8e 	bl	810b8d0 <std>
 810b9b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 810b9b8:	2202      	movs	r2, #2
 810b9ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b9be:	2112      	movs	r1, #18
 810b9c0:	f7ff bf86 	b.w	810b8d0 <std>
 810b9c4:	10004e14 	.word	0x10004e14
 810b9c8:	10004cdc 	.word	0x10004cdc
 810b9cc:	0810b93d 	.word	0x0810b93d

0810b9d0 <__sfp_lock_acquire>:
 810b9d0:	4801      	ldr	r0, [pc, #4]	@ (810b9d8 <__sfp_lock_acquire+0x8>)
 810b9d2:	f000 b970 	b.w	810bcb6 <__retarget_lock_acquire_recursive>
 810b9d6:	bf00      	nop
 810b9d8:	10004e1d 	.word	0x10004e1d

0810b9dc <__sfp_lock_release>:
 810b9dc:	4801      	ldr	r0, [pc, #4]	@ (810b9e4 <__sfp_lock_release+0x8>)
 810b9de:	f000 b96b 	b.w	810bcb8 <__retarget_lock_release_recursive>
 810b9e2:	bf00      	nop
 810b9e4:	10004e1d 	.word	0x10004e1d

0810b9e8 <__sinit>:
 810b9e8:	b510      	push	{r4, lr}
 810b9ea:	4604      	mov	r4, r0
 810b9ec:	f7ff fff0 	bl	810b9d0 <__sfp_lock_acquire>
 810b9f0:	6a23      	ldr	r3, [r4, #32]
 810b9f2:	b11b      	cbz	r3, 810b9fc <__sinit+0x14>
 810b9f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b9f8:	f7ff bff0 	b.w	810b9dc <__sfp_lock_release>
 810b9fc:	4b04      	ldr	r3, [pc, #16]	@ (810ba10 <__sinit+0x28>)
 810b9fe:	6223      	str	r3, [r4, #32]
 810ba00:	4b04      	ldr	r3, [pc, #16]	@ (810ba14 <__sinit+0x2c>)
 810ba02:	681b      	ldr	r3, [r3, #0]
 810ba04:	2b00      	cmp	r3, #0
 810ba06:	d1f5      	bne.n	810b9f4 <__sinit+0xc>
 810ba08:	f7ff ffc4 	bl	810b994 <global_stdio_init.part.0>
 810ba0c:	e7f2      	b.n	810b9f4 <__sinit+0xc>
 810ba0e:	bf00      	nop
 810ba10:	0810b955 	.word	0x0810b955
 810ba14:	10004e14 	.word	0x10004e14

0810ba18 <_fwalk_sglue>:
 810ba18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810ba1c:	4607      	mov	r7, r0
 810ba1e:	4688      	mov	r8, r1
 810ba20:	4614      	mov	r4, r2
 810ba22:	2600      	movs	r6, #0
 810ba24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810ba28:	f1b9 0901 	subs.w	r9, r9, #1
 810ba2c:	d505      	bpl.n	810ba3a <_fwalk_sglue+0x22>
 810ba2e:	6824      	ldr	r4, [r4, #0]
 810ba30:	2c00      	cmp	r4, #0
 810ba32:	d1f7      	bne.n	810ba24 <_fwalk_sglue+0xc>
 810ba34:	4630      	mov	r0, r6
 810ba36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810ba3a:	89ab      	ldrh	r3, [r5, #12]
 810ba3c:	2b01      	cmp	r3, #1
 810ba3e:	d907      	bls.n	810ba50 <_fwalk_sglue+0x38>
 810ba40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810ba44:	3301      	adds	r3, #1
 810ba46:	d003      	beq.n	810ba50 <_fwalk_sglue+0x38>
 810ba48:	4629      	mov	r1, r5
 810ba4a:	4638      	mov	r0, r7
 810ba4c:	47c0      	blx	r8
 810ba4e:	4306      	orrs	r6, r0
 810ba50:	3568      	adds	r5, #104	@ 0x68
 810ba52:	e7e9      	b.n	810ba28 <_fwalk_sglue+0x10>

0810ba54 <iprintf>:
 810ba54:	b40f      	push	{r0, r1, r2, r3}
 810ba56:	b507      	push	{r0, r1, r2, lr}
 810ba58:	4906      	ldr	r1, [pc, #24]	@ (810ba74 <iprintf+0x20>)
 810ba5a:	ab04      	add	r3, sp, #16
 810ba5c:	6808      	ldr	r0, [r1, #0]
 810ba5e:	f853 2b04 	ldr.w	r2, [r3], #4
 810ba62:	6881      	ldr	r1, [r0, #8]
 810ba64:	9301      	str	r3, [sp, #4]
 810ba66:	f001 fc33 	bl	810d2d0 <_vfiprintf_r>
 810ba6a:	b003      	add	sp, #12
 810ba6c:	f85d eb04 	ldr.w	lr, [sp], #4
 810ba70:	b004      	add	sp, #16
 810ba72:	4770      	bx	lr
 810ba74:	10000020 	.word	0x10000020

0810ba78 <__sread>:
 810ba78:	b510      	push	{r4, lr}
 810ba7a:	460c      	mov	r4, r1
 810ba7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810ba80:	f000 f8ca 	bl	810bc18 <_read_r>
 810ba84:	2800      	cmp	r0, #0
 810ba86:	bfab      	itete	ge
 810ba88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 810ba8a:	89a3      	ldrhlt	r3, [r4, #12]
 810ba8c:	181b      	addge	r3, r3, r0
 810ba8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 810ba92:	bfac      	ite	ge
 810ba94:	6563      	strge	r3, [r4, #84]	@ 0x54
 810ba96:	81a3      	strhlt	r3, [r4, #12]
 810ba98:	bd10      	pop	{r4, pc}

0810ba9a <__swrite>:
 810ba9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810ba9e:	461f      	mov	r7, r3
 810baa0:	898b      	ldrh	r3, [r1, #12]
 810baa2:	05db      	lsls	r3, r3, #23
 810baa4:	4605      	mov	r5, r0
 810baa6:	460c      	mov	r4, r1
 810baa8:	4616      	mov	r6, r2
 810baaa:	d505      	bpl.n	810bab8 <__swrite+0x1e>
 810baac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810bab0:	2302      	movs	r3, #2
 810bab2:	2200      	movs	r2, #0
 810bab4:	f000 f89e 	bl	810bbf4 <_lseek_r>
 810bab8:	89a3      	ldrh	r3, [r4, #12]
 810baba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810babe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 810bac2:	81a3      	strh	r3, [r4, #12]
 810bac4:	4632      	mov	r2, r6
 810bac6:	463b      	mov	r3, r7
 810bac8:	4628      	mov	r0, r5
 810baca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810bace:	f000 b8b5 	b.w	810bc3c <_write_r>

0810bad2 <__sseek>:
 810bad2:	b510      	push	{r4, lr}
 810bad4:	460c      	mov	r4, r1
 810bad6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810bada:	f000 f88b 	bl	810bbf4 <_lseek_r>
 810bade:	1c43      	adds	r3, r0, #1
 810bae0:	89a3      	ldrh	r3, [r4, #12]
 810bae2:	bf15      	itete	ne
 810bae4:	6560      	strne	r0, [r4, #84]	@ 0x54
 810bae6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 810baea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 810baee:	81a3      	strheq	r3, [r4, #12]
 810baf0:	bf18      	it	ne
 810baf2:	81a3      	strhne	r3, [r4, #12]
 810baf4:	bd10      	pop	{r4, pc}

0810baf6 <__sclose>:
 810baf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810bafa:	f000 b80d 	b.w	810bb18 <_close_r>

0810bafe <memset>:
 810bafe:	4402      	add	r2, r0
 810bb00:	4603      	mov	r3, r0
 810bb02:	4293      	cmp	r3, r2
 810bb04:	d100      	bne.n	810bb08 <memset+0xa>
 810bb06:	4770      	bx	lr
 810bb08:	f803 1b01 	strb.w	r1, [r3], #1
 810bb0c:	e7f9      	b.n	810bb02 <memset+0x4>
	...

0810bb10 <_localeconv_r>:
 810bb10:	4800      	ldr	r0, [pc, #0]	@ (810bb14 <_localeconv_r+0x4>)
 810bb12:	4770      	bx	lr
 810bb14:	10000160 	.word	0x10000160

0810bb18 <_close_r>:
 810bb18:	b538      	push	{r3, r4, r5, lr}
 810bb1a:	4d06      	ldr	r5, [pc, #24]	@ (810bb34 <_close_r+0x1c>)
 810bb1c:	2300      	movs	r3, #0
 810bb1e:	4604      	mov	r4, r0
 810bb20:	4608      	mov	r0, r1
 810bb22:	602b      	str	r3, [r5, #0]
 810bb24:	f7f5 fd94 	bl	8101650 <_close>
 810bb28:	1c43      	adds	r3, r0, #1
 810bb2a:	d102      	bne.n	810bb32 <_close_r+0x1a>
 810bb2c:	682b      	ldr	r3, [r5, #0]
 810bb2e:	b103      	cbz	r3, 810bb32 <_close_r+0x1a>
 810bb30:	6023      	str	r3, [r4, #0]
 810bb32:	bd38      	pop	{r3, r4, r5, pc}
 810bb34:	10004e18 	.word	0x10004e18

0810bb38 <_reclaim_reent>:
 810bb38:	4b2d      	ldr	r3, [pc, #180]	@ (810bbf0 <_reclaim_reent+0xb8>)
 810bb3a:	681b      	ldr	r3, [r3, #0]
 810bb3c:	4283      	cmp	r3, r0
 810bb3e:	b570      	push	{r4, r5, r6, lr}
 810bb40:	4604      	mov	r4, r0
 810bb42:	d053      	beq.n	810bbec <_reclaim_reent+0xb4>
 810bb44:	69c3      	ldr	r3, [r0, #28]
 810bb46:	b31b      	cbz	r3, 810bb90 <_reclaim_reent+0x58>
 810bb48:	68db      	ldr	r3, [r3, #12]
 810bb4a:	b163      	cbz	r3, 810bb66 <_reclaim_reent+0x2e>
 810bb4c:	2500      	movs	r5, #0
 810bb4e:	69e3      	ldr	r3, [r4, #28]
 810bb50:	68db      	ldr	r3, [r3, #12]
 810bb52:	5959      	ldr	r1, [r3, r5]
 810bb54:	b9b1      	cbnz	r1, 810bb84 <_reclaim_reent+0x4c>
 810bb56:	3504      	adds	r5, #4
 810bb58:	2d80      	cmp	r5, #128	@ 0x80
 810bb5a:	d1f8      	bne.n	810bb4e <_reclaim_reent+0x16>
 810bb5c:	69e3      	ldr	r3, [r4, #28]
 810bb5e:	4620      	mov	r0, r4
 810bb60:	68d9      	ldr	r1, [r3, #12]
 810bb62:	f000 ff11 	bl	810c988 <_free_r>
 810bb66:	69e3      	ldr	r3, [r4, #28]
 810bb68:	6819      	ldr	r1, [r3, #0]
 810bb6a:	b111      	cbz	r1, 810bb72 <_reclaim_reent+0x3a>
 810bb6c:	4620      	mov	r0, r4
 810bb6e:	f000 ff0b 	bl	810c988 <_free_r>
 810bb72:	69e3      	ldr	r3, [r4, #28]
 810bb74:	689d      	ldr	r5, [r3, #8]
 810bb76:	b15d      	cbz	r5, 810bb90 <_reclaim_reent+0x58>
 810bb78:	4629      	mov	r1, r5
 810bb7a:	4620      	mov	r0, r4
 810bb7c:	682d      	ldr	r5, [r5, #0]
 810bb7e:	f000 ff03 	bl	810c988 <_free_r>
 810bb82:	e7f8      	b.n	810bb76 <_reclaim_reent+0x3e>
 810bb84:	680e      	ldr	r6, [r1, #0]
 810bb86:	4620      	mov	r0, r4
 810bb88:	f000 fefe 	bl	810c988 <_free_r>
 810bb8c:	4631      	mov	r1, r6
 810bb8e:	e7e1      	b.n	810bb54 <_reclaim_reent+0x1c>
 810bb90:	6961      	ldr	r1, [r4, #20]
 810bb92:	b111      	cbz	r1, 810bb9a <_reclaim_reent+0x62>
 810bb94:	4620      	mov	r0, r4
 810bb96:	f000 fef7 	bl	810c988 <_free_r>
 810bb9a:	69e1      	ldr	r1, [r4, #28]
 810bb9c:	b111      	cbz	r1, 810bba4 <_reclaim_reent+0x6c>
 810bb9e:	4620      	mov	r0, r4
 810bba0:	f000 fef2 	bl	810c988 <_free_r>
 810bba4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 810bba6:	b111      	cbz	r1, 810bbae <_reclaim_reent+0x76>
 810bba8:	4620      	mov	r0, r4
 810bbaa:	f000 feed 	bl	810c988 <_free_r>
 810bbae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 810bbb0:	b111      	cbz	r1, 810bbb8 <_reclaim_reent+0x80>
 810bbb2:	4620      	mov	r0, r4
 810bbb4:	f000 fee8 	bl	810c988 <_free_r>
 810bbb8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 810bbba:	b111      	cbz	r1, 810bbc2 <_reclaim_reent+0x8a>
 810bbbc:	4620      	mov	r0, r4
 810bbbe:	f000 fee3 	bl	810c988 <_free_r>
 810bbc2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 810bbc4:	b111      	cbz	r1, 810bbcc <_reclaim_reent+0x94>
 810bbc6:	4620      	mov	r0, r4
 810bbc8:	f000 fede 	bl	810c988 <_free_r>
 810bbcc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 810bbce:	b111      	cbz	r1, 810bbd6 <_reclaim_reent+0x9e>
 810bbd0:	4620      	mov	r0, r4
 810bbd2:	f000 fed9 	bl	810c988 <_free_r>
 810bbd6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 810bbd8:	b111      	cbz	r1, 810bbe0 <_reclaim_reent+0xa8>
 810bbda:	4620      	mov	r0, r4
 810bbdc:	f000 fed4 	bl	810c988 <_free_r>
 810bbe0:	6a23      	ldr	r3, [r4, #32]
 810bbe2:	b11b      	cbz	r3, 810bbec <_reclaim_reent+0xb4>
 810bbe4:	4620      	mov	r0, r4
 810bbe6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 810bbea:	4718      	bx	r3
 810bbec:	bd70      	pop	{r4, r5, r6, pc}
 810bbee:	bf00      	nop
 810bbf0:	10000020 	.word	0x10000020

0810bbf4 <_lseek_r>:
 810bbf4:	b538      	push	{r3, r4, r5, lr}
 810bbf6:	4d07      	ldr	r5, [pc, #28]	@ (810bc14 <_lseek_r+0x20>)
 810bbf8:	4604      	mov	r4, r0
 810bbfa:	4608      	mov	r0, r1
 810bbfc:	4611      	mov	r1, r2
 810bbfe:	2200      	movs	r2, #0
 810bc00:	602a      	str	r2, [r5, #0]
 810bc02:	461a      	mov	r2, r3
 810bc04:	f7f5 fd4b 	bl	810169e <_lseek>
 810bc08:	1c43      	adds	r3, r0, #1
 810bc0a:	d102      	bne.n	810bc12 <_lseek_r+0x1e>
 810bc0c:	682b      	ldr	r3, [r5, #0]
 810bc0e:	b103      	cbz	r3, 810bc12 <_lseek_r+0x1e>
 810bc10:	6023      	str	r3, [r4, #0]
 810bc12:	bd38      	pop	{r3, r4, r5, pc}
 810bc14:	10004e18 	.word	0x10004e18

0810bc18 <_read_r>:
 810bc18:	b538      	push	{r3, r4, r5, lr}
 810bc1a:	4d07      	ldr	r5, [pc, #28]	@ (810bc38 <_read_r+0x20>)
 810bc1c:	4604      	mov	r4, r0
 810bc1e:	4608      	mov	r0, r1
 810bc20:	4611      	mov	r1, r2
 810bc22:	2200      	movs	r2, #0
 810bc24:	602a      	str	r2, [r5, #0]
 810bc26:	461a      	mov	r2, r3
 810bc28:	f7f5 fcd9 	bl	81015de <_read>
 810bc2c:	1c43      	adds	r3, r0, #1
 810bc2e:	d102      	bne.n	810bc36 <_read_r+0x1e>
 810bc30:	682b      	ldr	r3, [r5, #0]
 810bc32:	b103      	cbz	r3, 810bc36 <_read_r+0x1e>
 810bc34:	6023      	str	r3, [r4, #0]
 810bc36:	bd38      	pop	{r3, r4, r5, pc}
 810bc38:	10004e18 	.word	0x10004e18

0810bc3c <_write_r>:
 810bc3c:	b538      	push	{r3, r4, r5, lr}
 810bc3e:	4d07      	ldr	r5, [pc, #28]	@ (810bc5c <_write_r+0x20>)
 810bc40:	4604      	mov	r4, r0
 810bc42:	4608      	mov	r0, r1
 810bc44:	4611      	mov	r1, r2
 810bc46:	2200      	movs	r2, #0
 810bc48:	602a      	str	r2, [r5, #0]
 810bc4a:	461a      	mov	r2, r3
 810bc4c:	f7f5 fce4 	bl	8101618 <_write>
 810bc50:	1c43      	adds	r3, r0, #1
 810bc52:	d102      	bne.n	810bc5a <_write_r+0x1e>
 810bc54:	682b      	ldr	r3, [r5, #0]
 810bc56:	b103      	cbz	r3, 810bc5a <_write_r+0x1e>
 810bc58:	6023      	str	r3, [r4, #0]
 810bc5a:	bd38      	pop	{r3, r4, r5, pc}
 810bc5c:	10004e18 	.word	0x10004e18

0810bc60 <__errno>:
 810bc60:	4b01      	ldr	r3, [pc, #4]	@ (810bc68 <__errno+0x8>)
 810bc62:	6818      	ldr	r0, [r3, #0]
 810bc64:	4770      	bx	lr
 810bc66:	bf00      	nop
 810bc68:	10000020 	.word	0x10000020

0810bc6c <__libc_init_array>:
 810bc6c:	b570      	push	{r4, r5, r6, lr}
 810bc6e:	4d0d      	ldr	r5, [pc, #52]	@ (810bca4 <__libc_init_array+0x38>)
 810bc70:	4c0d      	ldr	r4, [pc, #52]	@ (810bca8 <__libc_init_array+0x3c>)
 810bc72:	1b64      	subs	r4, r4, r5
 810bc74:	10a4      	asrs	r4, r4, #2
 810bc76:	2600      	movs	r6, #0
 810bc78:	42a6      	cmp	r6, r4
 810bc7a:	d109      	bne.n	810bc90 <__libc_init_array+0x24>
 810bc7c:	4d0b      	ldr	r5, [pc, #44]	@ (810bcac <__libc_init_array+0x40>)
 810bc7e:	4c0c      	ldr	r4, [pc, #48]	@ (810bcb0 <__libc_init_array+0x44>)
 810bc80:	f001 fec2 	bl	810da08 <_init>
 810bc84:	1b64      	subs	r4, r4, r5
 810bc86:	10a4      	asrs	r4, r4, #2
 810bc88:	2600      	movs	r6, #0
 810bc8a:	42a6      	cmp	r6, r4
 810bc8c:	d105      	bne.n	810bc9a <__libc_init_array+0x2e>
 810bc8e:	bd70      	pop	{r4, r5, r6, pc}
 810bc90:	f855 3b04 	ldr.w	r3, [r5], #4
 810bc94:	4798      	blx	r3
 810bc96:	3601      	adds	r6, #1
 810bc98:	e7ee      	b.n	810bc78 <__libc_init_array+0xc>
 810bc9a:	f855 3b04 	ldr.w	r3, [r5], #4
 810bc9e:	4798      	blx	r3
 810bca0:	3601      	adds	r6, #1
 810bca2:	e7f2      	b.n	810bc8a <__libc_init_array+0x1e>
 810bca4:	0810deac 	.word	0x0810deac
 810bca8:	0810deac 	.word	0x0810deac
 810bcac:	0810deac 	.word	0x0810deac
 810bcb0:	0810deb0 	.word	0x0810deb0

0810bcb4 <__retarget_lock_init_recursive>:
 810bcb4:	4770      	bx	lr

0810bcb6 <__retarget_lock_acquire_recursive>:
 810bcb6:	4770      	bx	lr

0810bcb8 <__retarget_lock_release_recursive>:
 810bcb8:	4770      	bx	lr

0810bcba <memcpy>:
 810bcba:	440a      	add	r2, r1
 810bcbc:	4291      	cmp	r1, r2
 810bcbe:	f100 33ff 	add.w	r3, r0, #4294967295
 810bcc2:	d100      	bne.n	810bcc6 <memcpy+0xc>
 810bcc4:	4770      	bx	lr
 810bcc6:	b510      	push	{r4, lr}
 810bcc8:	f811 4b01 	ldrb.w	r4, [r1], #1
 810bccc:	f803 4f01 	strb.w	r4, [r3, #1]!
 810bcd0:	4291      	cmp	r1, r2
 810bcd2:	d1f9      	bne.n	810bcc8 <memcpy+0xe>
 810bcd4:	bd10      	pop	{r4, pc}

0810bcd6 <quorem>:
 810bcd6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810bcda:	6903      	ldr	r3, [r0, #16]
 810bcdc:	690c      	ldr	r4, [r1, #16]
 810bcde:	42a3      	cmp	r3, r4
 810bce0:	4607      	mov	r7, r0
 810bce2:	db7e      	blt.n	810bde2 <quorem+0x10c>
 810bce4:	3c01      	subs	r4, #1
 810bce6:	f101 0814 	add.w	r8, r1, #20
 810bcea:	00a3      	lsls	r3, r4, #2
 810bcec:	f100 0514 	add.w	r5, r0, #20
 810bcf0:	9300      	str	r3, [sp, #0]
 810bcf2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810bcf6:	9301      	str	r3, [sp, #4]
 810bcf8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 810bcfc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810bd00:	3301      	adds	r3, #1
 810bd02:	429a      	cmp	r2, r3
 810bd04:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 810bd08:	fbb2 f6f3 	udiv	r6, r2, r3
 810bd0c:	d32e      	bcc.n	810bd6c <quorem+0x96>
 810bd0e:	f04f 0a00 	mov.w	sl, #0
 810bd12:	46c4      	mov	ip, r8
 810bd14:	46ae      	mov	lr, r5
 810bd16:	46d3      	mov	fp, sl
 810bd18:	f85c 3b04 	ldr.w	r3, [ip], #4
 810bd1c:	b298      	uxth	r0, r3
 810bd1e:	fb06 a000 	mla	r0, r6, r0, sl
 810bd22:	0c02      	lsrs	r2, r0, #16
 810bd24:	0c1b      	lsrs	r3, r3, #16
 810bd26:	fb06 2303 	mla	r3, r6, r3, r2
 810bd2a:	f8de 2000 	ldr.w	r2, [lr]
 810bd2e:	b280      	uxth	r0, r0
 810bd30:	b292      	uxth	r2, r2
 810bd32:	1a12      	subs	r2, r2, r0
 810bd34:	445a      	add	r2, fp
 810bd36:	f8de 0000 	ldr.w	r0, [lr]
 810bd3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810bd3e:	b29b      	uxth	r3, r3
 810bd40:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 810bd44:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 810bd48:	b292      	uxth	r2, r2
 810bd4a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 810bd4e:	45e1      	cmp	r9, ip
 810bd50:	f84e 2b04 	str.w	r2, [lr], #4
 810bd54:	ea4f 4b23 	mov.w	fp, r3, asr #16
 810bd58:	d2de      	bcs.n	810bd18 <quorem+0x42>
 810bd5a:	9b00      	ldr	r3, [sp, #0]
 810bd5c:	58eb      	ldr	r3, [r5, r3]
 810bd5e:	b92b      	cbnz	r3, 810bd6c <quorem+0x96>
 810bd60:	9b01      	ldr	r3, [sp, #4]
 810bd62:	3b04      	subs	r3, #4
 810bd64:	429d      	cmp	r5, r3
 810bd66:	461a      	mov	r2, r3
 810bd68:	d32f      	bcc.n	810bdca <quorem+0xf4>
 810bd6a:	613c      	str	r4, [r7, #16]
 810bd6c:	4638      	mov	r0, r7
 810bd6e:	f001 f97d 	bl	810d06c <__mcmp>
 810bd72:	2800      	cmp	r0, #0
 810bd74:	db25      	blt.n	810bdc2 <quorem+0xec>
 810bd76:	4629      	mov	r1, r5
 810bd78:	2000      	movs	r0, #0
 810bd7a:	f858 2b04 	ldr.w	r2, [r8], #4
 810bd7e:	f8d1 c000 	ldr.w	ip, [r1]
 810bd82:	fa1f fe82 	uxth.w	lr, r2
 810bd86:	fa1f f38c 	uxth.w	r3, ip
 810bd8a:	eba3 030e 	sub.w	r3, r3, lr
 810bd8e:	4403      	add	r3, r0
 810bd90:	0c12      	lsrs	r2, r2, #16
 810bd92:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 810bd96:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 810bd9a:	b29b      	uxth	r3, r3
 810bd9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810bda0:	45c1      	cmp	r9, r8
 810bda2:	f841 3b04 	str.w	r3, [r1], #4
 810bda6:	ea4f 4022 	mov.w	r0, r2, asr #16
 810bdaa:	d2e6      	bcs.n	810bd7a <quorem+0xa4>
 810bdac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810bdb0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810bdb4:	b922      	cbnz	r2, 810bdc0 <quorem+0xea>
 810bdb6:	3b04      	subs	r3, #4
 810bdb8:	429d      	cmp	r5, r3
 810bdba:	461a      	mov	r2, r3
 810bdbc:	d30b      	bcc.n	810bdd6 <quorem+0x100>
 810bdbe:	613c      	str	r4, [r7, #16]
 810bdc0:	3601      	adds	r6, #1
 810bdc2:	4630      	mov	r0, r6
 810bdc4:	b003      	add	sp, #12
 810bdc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810bdca:	6812      	ldr	r2, [r2, #0]
 810bdcc:	3b04      	subs	r3, #4
 810bdce:	2a00      	cmp	r2, #0
 810bdd0:	d1cb      	bne.n	810bd6a <quorem+0x94>
 810bdd2:	3c01      	subs	r4, #1
 810bdd4:	e7c6      	b.n	810bd64 <quorem+0x8e>
 810bdd6:	6812      	ldr	r2, [r2, #0]
 810bdd8:	3b04      	subs	r3, #4
 810bdda:	2a00      	cmp	r2, #0
 810bddc:	d1ef      	bne.n	810bdbe <quorem+0xe8>
 810bdde:	3c01      	subs	r4, #1
 810bde0:	e7ea      	b.n	810bdb8 <quorem+0xe2>
 810bde2:	2000      	movs	r0, #0
 810bde4:	e7ee      	b.n	810bdc4 <quorem+0xee>
	...

0810bde8 <_dtoa_r>:
 810bde8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810bdec:	69c7      	ldr	r7, [r0, #28]
 810bdee:	b097      	sub	sp, #92	@ 0x5c
 810bdf0:	ed8d 0b04 	vstr	d0, [sp, #16]
 810bdf4:	ec55 4b10 	vmov	r4, r5, d0
 810bdf8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 810bdfa:	9107      	str	r1, [sp, #28]
 810bdfc:	4681      	mov	r9, r0
 810bdfe:	920c      	str	r2, [sp, #48]	@ 0x30
 810be00:	9311      	str	r3, [sp, #68]	@ 0x44
 810be02:	b97f      	cbnz	r7, 810be24 <_dtoa_r+0x3c>
 810be04:	2010      	movs	r0, #16
 810be06:	f000 fe09 	bl	810ca1c <malloc>
 810be0a:	4602      	mov	r2, r0
 810be0c:	f8c9 001c 	str.w	r0, [r9, #28]
 810be10:	b920      	cbnz	r0, 810be1c <_dtoa_r+0x34>
 810be12:	4ba9      	ldr	r3, [pc, #676]	@ (810c0b8 <_dtoa_r+0x2d0>)
 810be14:	21ef      	movs	r1, #239	@ 0xef
 810be16:	48a9      	ldr	r0, [pc, #676]	@ (810c0bc <_dtoa_r+0x2d4>)
 810be18:	f001 fcc2 	bl	810d7a0 <__assert_func>
 810be1c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 810be20:	6007      	str	r7, [r0, #0]
 810be22:	60c7      	str	r7, [r0, #12]
 810be24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 810be28:	6819      	ldr	r1, [r3, #0]
 810be2a:	b159      	cbz	r1, 810be44 <_dtoa_r+0x5c>
 810be2c:	685a      	ldr	r2, [r3, #4]
 810be2e:	604a      	str	r2, [r1, #4]
 810be30:	2301      	movs	r3, #1
 810be32:	4093      	lsls	r3, r2
 810be34:	608b      	str	r3, [r1, #8]
 810be36:	4648      	mov	r0, r9
 810be38:	f000 fee6 	bl	810cc08 <_Bfree>
 810be3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 810be40:	2200      	movs	r2, #0
 810be42:	601a      	str	r2, [r3, #0]
 810be44:	1e2b      	subs	r3, r5, #0
 810be46:	bfb9      	ittee	lt
 810be48:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 810be4c:	9305      	strlt	r3, [sp, #20]
 810be4e:	2300      	movge	r3, #0
 810be50:	6033      	strge	r3, [r6, #0]
 810be52:	9f05      	ldr	r7, [sp, #20]
 810be54:	4b9a      	ldr	r3, [pc, #616]	@ (810c0c0 <_dtoa_r+0x2d8>)
 810be56:	bfbc      	itt	lt
 810be58:	2201      	movlt	r2, #1
 810be5a:	6032      	strlt	r2, [r6, #0]
 810be5c:	43bb      	bics	r3, r7
 810be5e:	d112      	bne.n	810be86 <_dtoa_r+0x9e>
 810be60:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 810be62:	f242 730f 	movw	r3, #9999	@ 0x270f
 810be66:	6013      	str	r3, [r2, #0]
 810be68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810be6c:	4323      	orrs	r3, r4
 810be6e:	f000 855a 	beq.w	810c926 <_dtoa_r+0xb3e>
 810be72:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 810be74:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 810c0d4 <_dtoa_r+0x2ec>
 810be78:	2b00      	cmp	r3, #0
 810be7a:	f000 855c 	beq.w	810c936 <_dtoa_r+0xb4e>
 810be7e:	f10a 0303 	add.w	r3, sl, #3
 810be82:	f000 bd56 	b.w	810c932 <_dtoa_r+0xb4a>
 810be86:	ed9d 7b04 	vldr	d7, [sp, #16]
 810be8a:	2200      	movs	r2, #0
 810be8c:	ec51 0b17 	vmov	r0, r1, d7
 810be90:	2300      	movs	r3, #0
 810be92:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 810be96:	f7f4 fe9f 	bl	8100bd8 <__aeabi_dcmpeq>
 810be9a:	4680      	mov	r8, r0
 810be9c:	b158      	cbz	r0, 810beb6 <_dtoa_r+0xce>
 810be9e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 810bea0:	2301      	movs	r3, #1
 810bea2:	6013      	str	r3, [r2, #0]
 810bea4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 810bea6:	b113      	cbz	r3, 810beae <_dtoa_r+0xc6>
 810bea8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 810beaa:	4b86      	ldr	r3, [pc, #536]	@ (810c0c4 <_dtoa_r+0x2dc>)
 810beac:	6013      	str	r3, [r2, #0]
 810beae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 810c0d8 <_dtoa_r+0x2f0>
 810beb2:	f000 bd40 	b.w	810c936 <_dtoa_r+0xb4e>
 810beb6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 810beba:	aa14      	add	r2, sp, #80	@ 0x50
 810bebc:	a915      	add	r1, sp, #84	@ 0x54
 810bebe:	4648      	mov	r0, r9
 810bec0:	f001 f984 	bl	810d1cc <__d2b>
 810bec4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 810bec8:	9002      	str	r0, [sp, #8]
 810beca:	2e00      	cmp	r6, #0
 810becc:	d078      	beq.n	810bfc0 <_dtoa_r+0x1d8>
 810bece:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810bed0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 810bed4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810bed8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 810bedc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 810bee0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 810bee4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 810bee8:	4619      	mov	r1, r3
 810beea:	2200      	movs	r2, #0
 810beec:	4b76      	ldr	r3, [pc, #472]	@ (810c0c8 <_dtoa_r+0x2e0>)
 810beee:	f7f4 fa53 	bl	8100398 <__aeabi_dsub>
 810bef2:	a36b      	add	r3, pc, #428	@ (adr r3, 810c0a0 <_dtoa_r+0x2b8>)
 810bef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bef8:	f7f4 fc06 	bl	8100708 <__aeabi_dmul>
 810befc:	a36a      	add	r3, pc, #424	@ (adr r3, 810c0a8 <_dtoa_r+0x2c0>)
 810befe:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bf02:	f7f4 fa4b 	bl	810039c <__adddf3>
 810bf06:	4604      	mov	r4, r0
 810bf08:	4630      	mov	r0, r6
 810bf0a:	460d      	mov	r5, r1
 810bf0c:	f7f4 fb92 	bl	8100634 <__aeabi_i2d>
 810bf10:	a367      	add	r3, pc, #412	@ (adr r3, 810c0b0 <_dtoa_r+0x2c8>)
 810bf12:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bf16:	f7f4 fbf7 	bl	8100708 <__aeabi_dmul>
 810bf1a:	4602      	mov	r2, r0
 810bf1c:	460b      	mov	r3, r1
 810bf1e:	4620      	mov	r0, r4
 810bf20:	4629      	mov	r1, r5
 810bf22:	f7f4 fa3b 	bl	810039c <__adddf3>
 810bf26:	4604      	mov	r4, r0
 810bf28:	460d      	mov	r5, r1
 810bf2a:	f7f4 fe9d 	bl	8100c68 <__aeabi_d2iz>
 810bf2e:	2200      	movs	r2, #0
 810bf30:	4607      	mov	r7, r0
 810bf32:	2300      	movs	r3, #0
 810bf34:	4620      	mov	r0, r4
 810bf36:	4629      	mov	r1, r5
 810bf38:	f7f4 fe58 	bl	8100bec <__aeabi_dcmplt>
 810bf3c:	b140      	cbz	r0, 810bf50 <_dtoa_r+0x168>
 810bf3e:	4638      	mov	r0, r7
 810bf40:	f7f4 fb78 	bl	8100634 <__aeabi_i2d>
 810bf44:	4622      	mov	r2, r4
 810bf46:	462b      	mov	r3, r5
 810bf48:	f7f4 fe46 	bl	8100bd8 <__aeabi_dcmpeq>
 810bf4c:	b900      	cbnz	r0, 810bf50 <_dtoa_r+0x168>
 810bf4e:	3f01      	subs	r7, #1
 810bf50:	2f16      	cmp	r7, #22
 810bf52:	d852      	bhi.n	810bffa <_dtoa_r+0x212>
 810bf54:	4b5d      	ldr	r3, [pc, #372]	@ (810c0cc <_dtoa_r+0x2e4>)
 810bf56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 810bf5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bf5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 810bf62:	f7f4 fe43 	bl	8100bec <__aeabi_dcmplt>
 810bf66:	2800      	cmp	r0, #0
 810bf68:	d049      	beq.n	810bffe <_dtoa_r+0x216>
 810bf6a:	3f01      	subs	r7, #1
 810bf6c:	2300      	movs	r3, #0
 810bf6e:	9310      	str	r3, [sp, #64]	@ 0x40
 810bf70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 810bf72:	1b9b      	subs	r3, r3, r6
 810bf74:	1e5a      	subs	r2, r3, #1
 810bf76:	bf45      	ittet	mi
 810bf78:	f1c3 0301 	rsbmi	r3, r3, #1
 810bf7c:	9300      	strmi	r3, [sp, #0]
 810bf7e:	2300      	movpl	r3, #0
 810bf80:	2300      	movmi	r3, #0
 810bf82:	9206      	str	r2, [sp, #24]
 810bf84:	bf54      	ite	pl
 810bf86:	9300      	strpl	r3, [sp, #0]
 810bf88:	9306      	strmi	r3, [sp, #24]
 810bf8a:	2f00      	cmp	r7, #0
 810bf8c:	db39      	blt.n	810c002 <_dtoa_r+0x21a>
 810bf8e:	9b06      	ldr	r3, [sp, #24]
 810bf90:	970d      	str	r7, [sp, #52]	@ 0x34
 810bf92:	443b      	add	r3, r7
 810bf94:	9306      	str	r3, [sp, #24]
 810bf96:	2300      	movs	r3, #0
 810bf98:	9308      	str	r3, [sp, #32]
 810bf9a:	9b07      	ldr	r3, [sp, #28]
 810bf9c:	2b09      	cmp	r3, #9
 810bf9e:	d863      	bhi.n	810c068 <_dtoa_r+0x280>
 810bfa0:	2b05      	cmp	r3, #5
 810bfa2:	bfc4      	itt	gt
 810bfa4:	3b04      	subgt	r3, #4
 810bfa6:	9307      	strgt	r3, [sp, #28]
 810bfa8:	9b07      	ldr	r3, [sp, #28]
 810bfaa:	f1a3 0302 	sub.w	r3, r3, #2
 810bfae:	bfcc      	ite	gt
 810bfb0:	2400      	movgt	r4, #0
 810bfb2:	2401      	movle	r4, #1
 810bfb4:	2b03      	cmp	r3, #3
 810bfb6:	d863      	bhi.n	810c080 <_dtoa_r+0x298>
 810bfb8:	e8df f003 	tbb	[pc, r3]
 810bfbc:	2b375452 	.word	0x2b375452
 810bfc0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 810bfc4:	441e      	add	r6, r3
 810bfc6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 810bfca:	2b20      	cmp	r3, #32
 810bfcc:	bfc1      	itttt	gt
 810bfce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 810bfd2:	409f      	lslgt	r7, r3
 810bfd4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 810bfd8:	fa24 f303 	lsrgt.w	r3, r4, r3
 810bfdc:	bfd6      	itet	le
 810bfde:	f1c3 0320 	rsble	r3, r3, #32
 810bfe2:	ea47 0003 	orrgt.w	r0, r7, r3
 810bfe6:	fa04 f003 	lslle.w	r0, r4, r3
 810bfea:	f7f4 fb13 	bl	8100614 <__aeabi_ui2d>
 810bfee:	2201      	movs	r2, #1
 810bff0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 810bff4:	3e01      	subs	r6, #1
 810bff6:	9212      	str	r2, [sp, #72]	@ 0x48
 810bff8:	e776      	b.n	810bee8 <_dtoa_r+0x100>
 810bffa:	2301      	movs	r3, #1
 810bffc:	e7b7      	b.n	810bf6e <_dtoa_r+0x186>
 810bffe:	9010      	str	r0, [sp, #64]	@ 0x40
 810c000:	e7b6      	b.n	810bf70 <_dtoa_r+0x188>
 810c002:	9b00      	ldr	r3, [sp, #0]
 810c004:	1bdb      	subs	r3, r3, r7
 810c006:	9300      	str	r3, [sp, #0]
 810c008:	427b      	negs	r3, r7
 810c00a:	9308      	str	r3, [sp, #32]
 810c00c:	2300      	movs	r3, #0
 810c00e:	930d      	str	r3, [sp, #52]	@ 0x34
 810c010:	e7c3      	b.n	810bf9a <_dtoa_r+0x1b2>
 810c012:	2301      	movs	r3, #1
 810c014:	9309      	str	r3, [sp, #36]	@ 0x24
 810c016:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 810c018:	eb07 0b03 	add.w	fp, r7, r3
 810c01c:	f10b 0301 	add.w	r3, fp, #1
 810c020:	2b01      	cmp	r3, #1
 810c022:	9303      	str	r3, [sp, #12]
 810c024:	bfb8      	it	lt
 810c026:	2301      	movlt	r3, #1
 810c028:	e006      	b.n	810c038 <_dtoa_r+0x250>
 810c02a:	2301      	movs	r3, #1
 810c02c:	9309      	str	r3, [sp, #36]	@ 0x24
 810c02e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 810c030:	2b00      	cmp	r3, #0
 810c032:	dd28      	ble.n	810c086 <_dtoa_r+0x29e>
 810c034:	469b      	mov	fp, r3
 810c036:	9303      	str	r3, [sp, #12]
 810c038:	f8d9 001c 	ldr.w	r0, [r9, #28]
 810c03c:	2100      	movs	r1, #0
 810c03e:	2204      	movs	r2, #4
 810c040:	f102 0514 	add.w	r5, r2, #20
 810c044:	429d      	cmp	r5, r3
 810c046:	d926      	bls.n	810c096 <_dtoa_r+0x2ae>
 810c048:	6041      	str	r1, [r0, #4]
 810c04a:	4648      	mov	r0, r9
 810c04c:	f000 fd9c 	bl	810cb88 <_Balloc>
 810c050:	4682      	mov	sl, r0
 810c052:	2800      	cmp	r0, #0
 810c054:	d142      	bne.n	810c0dc <_dtoa_r+0x2f4>
 810c056:	4b1e      	ldr	r3, [pc, #120]	@ (810c0d0 <_dtoa_r+0x2e8>)
 810c058:	4602      	mov	r2, r0
 810c05a:	f240 11af 	movw	r1, #431	@ 0x1af
 810c05e:	e6da      	b.n	810be16 <_dtoa_r+0x2e>
 810c060:	2300      	movs	r3, #0
 810c062:	e7e3      	b.n	810c02c <_dtoa_r+0x244>
 810c064:	2300      	movs	r3, #0
 810c066:	e7d5      	b.n	810c014 <_dtoa_r+0x22c>
 810c068:	2401      	movs	r4, #1
 810c06a:	2300      	movs	r3, #0
 810c06c:	9307      	str	r3, [sp, #28]
 810c06e:	9409      	str	r4, [sp, #36]	@ 0x24
 810c070:	f04f 3bff 	mov.w	fp, #4294967295
 810c074:	2200      	movs	r2, #0
 810c076:	f8cd b00c 	str.w	fp, [sp, #12]
 810c07a:	2312      	movs	r3, #18
 810c07c:	920c      	str	r2, [sp, #48]	@ 0x30
 810c07e:	e7db      	b.n	810c038 <_dtoa_r+0x250>
 810c080:	2301      	movs	r3, #1
 810c082:	9309      	str	r3, [sp, #36]	@ 0x24
 810c084:	e7f4      	b.n	810c070 <_dtoa_r+0x288>
 810c086:	f04f 0b01 	mov.w	fp, #1
 810c08a:	f8cd b00c 	str.w	fp, [sp, #12]
 810c08e:	465b      	mov	r3, fp
 810c090:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 810c094:	e7d0      	b.n	810c038 <_dtoa_r+0x250>
 810c096:	3101      	adds	r1, #1
 810c098:	0052      	lsls	r2, r2, #1
 810c09a:	e7d1      	b.n	810c040 <_dtoa_r+0x258>
 810c09c:	f3af 8000 	nop.w
 810c0a0:	636f4361 	.word	0x636f4361
 810c0a4:	3fd287a7 	.word	0x3fd287a7
 810c0a8:	8b60c8b3 	.word	0x8b60c8b3
 810c0ac:	3fc68a28 	.word	0x3fc68a28
 810c0b0:	509f79fb 	.word	0x509f79fb
 810c0b4:	3fd34413 	.word	0x3fd34413
 810c0b8:	0810db71 	.word	0x0810db71
 810c0bc:	0810db88 	.word	0x0810db88
 810c0c0:	7ff00000 	.word	0x7ff00000
 810c0c4:	0810db41 	.word	0x0810db41
 810c0c8:	3ff80000 	.word	0x3ff80000
 810c0cc:	0810dcd8 	.word	0x0810dcd8
 810c0d0:	0810dbe0 	.word	0x0810dbe0
 810c0d4:	0810db6d 	.word	0x0810db6d
 810c0d8:	0810db40 	.word	0x0810db40
 810c0dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 810c0e0:	6018      	str	r0, [r3, #0]
 810c0e2:	9b03      	ldr	r3, [sp, #12]
 810c0e4:	2b0e      	cmp	r3, #14
 810c0e6:	f200 80a1 	bhi.w	810c22c <_dtoa_r+0x444>
 810c0ea:	2c00      	cmp	r4, #0
 810c0ec:	f000 809e 	beq.w	810c22c <_dtoa_r+0x444>
 810c0f0:	2f00      	cmp	r7, #0
 810c0f2:	dd33      	ble.n	810c15c <_dtoa_r+0x374>
 810c0f4:	4b9c      	ldr	r3, [pc, #624]	@ (810c368 <_dtoa_r+0x580>)
 810c0f6:	f007 020f 	and.w	r2, r7, #15
 810c0fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810c0fe:	ed93 7b00 	vldr	d7, [r3]
 810c102:	05f8      	lsls	r0, r7, #23
 810c104:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 810c108:	ea4f 1427 	mov.w	r4, r7, asr #4
 810c10c:	d516      	bpl.n	810c13c <_dtoa_r+0x354>
 810c10e:	4b97      	ldr	r3, [pc, #604]	@ (810c36c <_dtoa_r+0x584>)
 810c110:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 810c114:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 810c118:	f7f4 fc20 	bl	810095c <__aeabi_ddiv>
 810c11c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810c120:	f004 040f 	and.w	r4, r4, #15
 810c124:	2603      	movs	r6, #3
 810c126:	4d91      	ldr	r5, [pc, #580]	@ (810c36c <_dtoa_r+0x584>)
 810c128:	b954      	cbnz	r4, 810c140 <_dtoa_r+0x358>
 810c12a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 810c12e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810c132:	f7f4 fc13 	bl	810095c <__aeabi_ddiv>
 810c136:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810c13a:	e028      	b.n	810c18e <_dtoa_r+0x3a6>
 810c13c:	2602      	movs	r6, #2
 810c13e:	e7f2      	b.n	810c126 <_dtoa_r+0x33e>
 810c140:	07e1      	lsls	r1, r4, #31
 810c142:	d508      	bpl.n	810c156 <_dtoa_r+0x36e>
 810c144:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 810c148:	e9d5 2300 	ldrd	r2, r3, [r5]
 810c14c:	f7f4 fadc 	bl	8100708 <__aeabi_dmul>
 810c150:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 810c154:	3601      	adds	r6, #1
 810c156:	1064      	asrs	r4, r4, #1
 810c158:	3508      	adds	r5, #8
 810c15a:	e7e5      	b.n	810c128 <_dtoa_r+0x340>
 810c15c:	f000 80af 	beq.w	810c2be <_dtoa_r+0x4d6>
 810c160:	427c      	negs	r4, r7
 810c162:	4b81      	ldr	r3, [pc, #516]	@ (810c368 <_dtoa_r+0x580>)
 810c164:	4d81      	ldr	r5, [pc, #516]	@ (810c36c <_dtoa_r+0x584>)
 810c166:	f004 020f 	and.w	r2, r4, #15
 810c16a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810c16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c172:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 810c176:	f7f4 fac7 	bl	8100708 <__aeabi_dmul>
 810c17a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810c17e:	1124      	asrs	r4, r4, #4
 810c180:	2300      	movs	r3, #0
 810c182:	2602      	movs	r6, #2
 810c184:	2c00      	cmp	r4, #0
 810c186:	f040 808f 	bne.w	810c2a8 <_dtoa_r+0x4c0>
 810c18a:	2b00      	cmp	r3, #0
 810c18c:	d1d3      	bne.n	810c136 <_dtoa_r+0x34e>
 810c18e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 810c190:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 810c194:	2b00      	cmp	r3, #0
 810c196:	f000 8094 	beq.w	810c2c2 <_dtoa_r+0x4da>
 810c19a:	4b75      	ldr	r3, [pc, #468]	@ (810c370 <_dtoa_r+0x588>)
 810c19c:	2200      	movs	r2, #0
 810c19e:	4620      	mov	r0, r4
 810c1a0:	4629      	mov	r1, r5
 810c1a2:	f7f4 fd23 	bl	8100bec <__aeabi_dcmplt>
 810c1a6:	2800      	cmp	r0, #0
 810c1a8:	f000 808b 	beq.w	810c2c2 <_dtoa_r+0x4da>
 810c1ac:	9b03      	ldr	r3, [sp, #12]
 810c1ae:	2b00      	cmp	r3, #0
 810c1b0:	f000 8087 	beq.w	810c2c2 <_dtoa_r+0x4da>
 810c1b4:	f1bb 0f00 	cmp.w	fp, #0
 810c1b8:	dd34      	ble.n	810c224 <_dtoa_r+0x43c>
 810c1ba:	4620      	mov	r0, r4
 810c1bc:	4b6d      	ldr	r3, [pc, #436]	@ (810c374 <_dtoa_r+0x58c>)
 810c1be:	2200      	movs	r2, #0
 810c1c0:	4629      	mov	r1, r5
 810c1c2:	f7f4 faa1 	bl	8100708 <__aeabi_dmul>
 810c1c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810c1ca:	f107 38ff 	add.w	r8, r7, #4294967295
 810c1ce:	3601      	adds	r6, #1
 810c1d0:	465c      	mov	r4, fp
 810c1d2:	4630      	mov	r0, r6
 810c1d4:	f7f4 fa2e 	bl	8100634 <__aeabi_i2d>
 810c1d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810c1dc:	f7f4 fa94 	bl	8100708 <__aeabi_dmul>
 810c1e0:	4b65      	ldr	r3, [pc, #404]	@ (810c378 <_dtoa_r+0x590>)
 810c1e2:	2200      	movs	r2, #0
 810c1e4:	f7f4 f8da 	bl	810039c <__adddf3>
 810c1e8:	4605      	mov	r5, r0
 810c1ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 810c1ee:	2c00      	cmp	r4, #0
 810c1f0:	d16a      	bne.n	810c2c8 <_dtoa_r+0x4e0>
 810c1f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810c1f6:	4b61      	ldr	r3, [pc, #388]	@ (810c37c <_dtoa_r+0x594>)
 810c1f8:	2200      	movs	r2, #0
 810c1fa:	f7f4 f8cd 	bl	8100398 <__aeabi_dsub>
 810c1fe:	4602      	mov	r2, r0
 810c200:	460b      	mov	r3, r1
 810c202:	e9cd 2304 	strd	r2, r3, [sp, #16]
 810c206:	462a      	mov	r2, r5
 810c208:	4633      	mov	r3, r6
 810c20a:	f7f4 fd0d 	bl	8100c28 <__aeabi_dcmpgt>
 810c20e:	2800      	cmp	r0, #0
 810c210:	f040 8298 	bne.w	810c744 <_dtoa_r+0x95c>
 810c214:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810c218:	462a      	mov	r2, r5
 810c21a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 810c21e:	f7f4 fce5 	bl	8100bec <__aeabi_dcmplt>
 810c222:	bb38      	cbnz	r0, 810c274 <_dtoa_r+0x48c>
 810c224:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 810c228:	e9cd 3404 	strd	r3, r4, [sp, #16]
 810c22c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 810c22e:	2b00      	cmp	r3, #0
 810c230:	f2c0 8157 	blt.w	810c4e2 <_dtoa_r+0x6fa>
 810c234:	2f0e      	cmp	r7, #14
 810c236:	f300 8154 	bgt.w	810c4e2 <_dtoa_r+0x6fa>
 810c23a:	4b4b      	ldr	r3, [pc, #300]	@ (810c368 <_dtoa_r+0x580>)
 810c23c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 810c240:	ed93 7b00 	vldr	d7, [r3]
 810c244:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 810c246:	2b00      	cmp	r3, #0
 810c248:	ed8d 7b00 	vstr	d7, [sp]
 810c24c:	f280 80e5 	bge.w	810c41a <_dtoa_r+0x632>
 810c250:	9b03      	ldr	r3, [sp, #12]
 810c252:	2b00      	cmp	r3, #0
 810c254:	f300 80e1 	bgt.w	810c41a <_dtoa_r+0x632>
 810c258:	d10c      	bne.n	810c274 <_dtoa_r+0x48c>
 810c25a:	4b48      	ldr	r3, [pc, #288]	@ (810c37c <_dtoa_r+0x594>)
 810c25c:	2200      	movs	r2, #0
 810c25e:	ec51 0b17 	vmov	r0, r1, d7
 810c262:	f7f4 fa51 	bl	8100708 <__aeabi_dmul>
 810c266:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810c26a:	f7f4 fcd3 	bl	8100c14 <__aeabi_dcmpge>
 810c26e:	2800      	cmp	r0, #0
 810c270:	f000 8266 	beq.w	810c740 <_dtoa_r+0x958>
 810c274:	2400      	movs	r4, #0
 810c276:	4625      	mov	r5, r4
 810c278:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 810c27a:	4656      	mov	r6, sl
 810c27c:	ea6f 0803 	mvn.w	r8, r3
 810c280:	2700      	movs	r7, #0
 810c282:	4621      	mov	r1, r4
 810c284:	4648      	mov	r0, r9
 810c286:	f000 fcbf 	bl	810cc08 <_Bfree>
 810c28a:	2d00      	cmp	r5, #0
 810c28c:	f000 80bd 	beq.w	810c40a <_dtoa_r+0x622>
 810c290:	b12f      	cbz	r7, 810c29e <_dtoa_r+0x4b6>
 810c292:	42af      	cmp	r7, r5
 810c294:	d003      	beq.n	810c29e <_dtoa_r+0x4b6>
 810c296:	4639      	mov	r1, r7
 810c298:	4648      	mov	r0, r9
 810c29a:	f000 fcb5 	bl	810cc08 <_Bfree>
 810c29e:	4629      	mov	r1, r5
 810c2a0:	4648      	mov	r0, r9
 810c2a2:	f000 fcb1 	bl	810cc08 <_Bfree>
 810c2a6:	e0b0      	b.n	810c40a <_dtoa_r+0x622>
 810c2a8:	07e2      	lsls	r2, r4, #31
 810c2aa:	d505      	bpl.n	810c2b8 <_dtoa_r+0x4d0>
 810c2ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 810c2b0:	f7f4 fa2a 	bl	8100708 <__aeabi_dmul>
 810c2b4:	3601      	adds	r6, #1
 810c2b6:	2301      	movs	r3, #1
 810c2b8:	1064      	asrs	r4, r4, #1
 810c2ba:	3508      	adds	r5, #8
 810c2bc:	e762      	b.n	810c184 <_dtoa_r+0x39c>
 810c2be:	2602      	movs	r6, #2
 810c2c0:	e765      	b.n	810c18e <_dtoa_r+0x3a6>
 810c2c2:	9c03      	ldr	r4, [sp, #12]
 810c2c4:	46b8      	mov	r8, r7
 810c2c6:	e784      	b.n	810c1d2 <_dtoa_r+0x3ea>
 810c2c8:	4b27      	ldr	r3, [pc, #156]	@ (810c368 <_dtoa_r+0x580>)
 810c2ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810c2cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810c2d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 810c2d4:	4454      	add	r4, sl
 810c2d6:	2900      	cmp	r1, #0
 810c2d8:	d054      	beq.n	810c384 <_dtoa_r+0x59c>
 810c2da:	4929      	ldr	r1, [pc, #164]	@ (810c380 <_dtoa_r+0x598>)
 810c2dc:	2000      	movs	r0, #0
 810c2de:	f7f4 fb3d 	bl	810095c <__aeabi_ddiv>
 810c2e2:	4633      	mov	r3, r6
 810c2e4:	462a      	mov	r2, r5
 810c2e6:	f7f4 f857 	bl	8100398 <__aeabi_dsub>
 810c2ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 810c2ee:	4656      	mov	r6, sl
 810c2f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810c2f4:	f7f4 fcb8 	bl	8100c68 <__aeabi_d2iz>
 810c2f8:	4605      	mov	r5, r0
 810c2fa:	f7f4 f99b 	bl	8100634 <__aeabi_i2d>
 810c2fe:	4602      	mov	r2, r0
 810c300:	460b      	mov	r3, r1
 810c302:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810c306:	f7f4 f847 	bl	8100398 <__aeabi_dsub>
 810c30a:	3530      	adds	r5, #48	@ 0x30
 810c30c:	4602      	mov	r2, r0
 810c30e:	460b      	mov	r3, r1
 810c310:	e9cd 2304 	strd	r2, r3, [sp, #16]
 810c314:	f806 5b01 	strb.w	r5, [r6], #1
 810c318:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 810c31c:	f7f4 fc66 	bl	8100bec <__aeabi_dcmplt>
 810c320:	2800      	cmp	r0, #0
 810c322:	d172      	bne.n	810c40a <_dtoa_r+0x622>
 810c324:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810c328:	4911      	ldr	r1, [pc, #68]	@ (810c370 <_dtoa_r+0x588>)
 810c32a:	2000      	movs	r0, #0
 810c32c:	f7f4 f834 	bl	8100398 <__aeabi_dsub>
 810c330:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 810c334:	f7f4 fc5a 	bl	8100bec <__aeabi_dcmplt>
 810c338:	2800      	cmp	r0, #0
 810c33a:	f040 80b4 	bne.w	810c4a6 <_dtoa_r+0x6be>
 810c33e:	42a6      	cmp	r6, r4
 810c340:	f43f af70 	beq.w	810c224 <_dtoa_r+0x43c>
 810c344:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 810c348:	4b0a      	ldr	r3, [pc, #40]	@ (810c374 <_dtoa_r+0x58c>)
 810c34a:	2200      	movs	r2, #0
 810c34c:	f7f4 f9dc 	bl	8100708 <__aeabi_dmul>
 810c350:	4b08      	ldr	r3, [pc, #32]	@ (810c374 <_dtoa_r+0x58c>)
 810c352:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 810c356:	2200      	movs	r2, #0
 810c358:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810c35c:	f7f4 f9d4 	bl	8100708 <__aeabi_dmul>
 810c360:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810c364:	e7c4      	b.n	810c2f0 <_dtoa_r+0x508>
 810c366:	bf00      	nop
 810c368:	0810dcd8 	.word	0x0810dcd8
 810c36c:	0810dcb0 	.word	0x0810dcb0
 810c370:	3ff00000 	.word	0x3ff00000
 810c374:	40240000 	.word	0x40240000
 810c378:	401c0000 	.word	0x401c0000
 810c37c:	40140000 	.word	0x40140000
 810c380:	3fe00000 	.word	0x3fe00000
 810c384:	4631      	mov	r1, r6
 810c386:	4628      	mov	r0, r5
 810c388:	f7f4 f9be 	bl	8100708 <__aeabi_dmul>
 810c38c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 810c390:	9413      	str	r4, [sp, #76]	@ 0x4c
 810c392:	4656      	mov	r6, sl
 810c394:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810c398:	f7f4 fc66 	bl	8100c68 <__aeabi_d2iz>
 810c39c:	4605      	mov	r5, r0
 810c39e:	f7f4 f949 	bl	8100634 <__aeabi_i2d>
 810c3a2:	4602      	mov	r2, r0
 810c3a4:	460b      	mov	r3, r1
 810c3a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810c3aa:	f7f3 fff5 	bl	8100398 <__aeabi_dsub>
 810c3ae:	3530      	adds	r5, #48	@ 0x30
 810c3b0:	f806 5b01 	strb.w	r5, [r6], #1
 810c3b4:	4602      	mov	r2, r0
 810c3b6:	460b      	mov	r3, r1
 810c3b8:	42a6      	cmp	r6, r4
 810c3ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 810c3be:	f04f 0200 	mov.w	r2, #0
 810c3c2:	d124      	bne.n	810c40e <_dtoa_r+0x626>
 810c3c4:	4baf      	ldr	r3, [pc, #700]	@ (810c684 <_dtoa_r+0x89c>)
 810c3c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 810c3ca:	f7f3 ffe7 	bl	810039c <__adddf3>
 810c3ce:	4602      	mov	r2, r0
 810c3d0:	460b      	mov	r3, r1
 810c3d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810c3d6:	f7f4 fc27 	bl	8100c28 <__aeabi_dcmpgt>
 810c3da:	2800      	cmp	r0, #0
 810c3dc:	d163      	bne.n	810c4a6 <_dtoa_r+0x6be>
 810c3de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 810c3e2:	49a8      	ldr	r1, [pc, #672]	@ (810c684 <_dtoa_r+0x89c>)
 810c3e4:	2000      	movs	r0, #0
 810c3e6:	f7f3 ffd7 	bl	8100398 <__aeabi_dsub>
 810c3ea:	4602      	mov	r2, r0
 810c3ec:	460b      	mov	r3, r1
 810c3ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810c3f2:	f7f4 fbfb 	bl	8100bec <__aeabi_dcmplt>
 810c3f6:	2800      	cmp	r0, #0
 810c3f8:	f43f af14 	beq.w	810c224 <_dtoa_r+0x43c>
 810c3fc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 810c3fe:	1e73      	subs	r3, r6, #1
 810c400:	9313      	str	r3, [sp, #76]	@ 0x4c
 810c402:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 810c406:	2b30      	cmp	r3, #48	@ 0x30
 810c408:	d0f8      	beq.n	810c3fc <_dtoa_r+0x614>
 810c40a:	4647      	mov	r7, r8
 810c40c:	e03b      	b.n	810c486 <_dtoa_r+0x69e>
 810c40e:	4b9e      	ldr	r3, [pc, #632]	@ (810c688 <_dtoa_r+0x8a0>)
 810c410:	f7f4 f97a 	bl	8100708 <__aeabi_dmul>
 810c414:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810c418:	e7bc      	b.n	810c394 <_dtoa_r+0x5ac>
 810c41a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 810c41e:	4656      	mov	r6, sl
 810c420:	e9dd 2300 	ldrd	r2, r3, [sp]
 810c424:	4620      	mov	r0, r4
 810c426:	4629      	mov	r1, r5
 810c428:	f7f4 fa98 	bl	810095c <__aeabi_ddiv>
 810c42c:	f7f4 fc1c 	bl	8100c68 <__aeabi_d2iz>
 810c430:	4680      	mov	r8, r0
 810c432:	f7f4 f8ff 	bl	8100634 <__aeabi_i2d>
 810c436:	e9dd 2300 	ldrd	r2, r3, [sp]
 810c43a:	f7f4 f965 	bl	8100708 <__aeabi_dmul>
 810c43e:	4602      	mov	r2, r0
 810c440:	460b      	mov	r3, r1
 810c442:	4620      	mov	r0, r4
 810c444:	4629      	mov	r1, r5
 810c446:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 810c44a:	f7f3 ffa5 	bl	8100398 <__aeabi_dsub>
 810c44e:	f806 4b01 	strb.w	r4, [r6], #1
 810c452:	9d03      	ldr	r5, [sp, #12]
 810c454:	eba6 040a 	sub.w	r4, r6, sl
 810c458:	42a5      	cmp	r5, r4
 810c45a:	4602      	mov	r2, r0
 810c45c:	460b      	mov	r3, r1
 810c45e:	d133      	bne.n	810c4c8 <_dtoa_r+0x6e0>
 810c460:	f7f3 ff9c 	bl	810039c <__adddf3>
 810c464:	e9dd 2300 	ldrd	r2, r3, [sp]
 810c468:	4604      	mov	r4, r0
 810c46a:	460d      	mov	r5, r1
 810c46c:	f7f4 fbdc 	bl	8100c28 <__aeabi_dcmpgt>
 810c470:	b9c0      	cbnz	r0, 810c4a4 <_dtoa_r+0x6bc>
 810c472:	e9dd 2300 	ldrd	r2, r3, [sp]
 810c476:	4620      	mov	r0, r4
 810c478:	4629      	mov	r1, r5
 810c47a:	f7f4 fbad 	bl	8100bd8 <__aeabi_dcmpeq>
 810c47e:	b110      	cbz	r0, 810c486 <_dtoa_r+0x69e>
 810c480:	f018 0f01 	tst.w	r8, #1
 810c484:	d10e      	bne.n	810c4a4 <_dtoa_r+0x6bc>
 810c486:	9902      	ldr	r1, [sp, #8]
 810c488:	4648      	mov	r0, r9
 810c48a:	f000 fbbd 	bl	810cc08 <_Bfree>
 810c48e:	2300      	movs	r3, #0
 810c490:	7033      	strb	r3, [r6, #0]
 810c492:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 810c494:	3701      	adds	r7, #1
 810c496:	601f      	str	r7, [r3, #0]
 810c498:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 810c49a:	2b00      	cmp	r3, #0
 810c49c:	f000 824b 	beq.w	810c936 <_dtoa_r+0xb4e>
 810c4a0:	601e      	str	r6, [r3, #0]
 810c4a2:	e248      	b.n	810c936 <_dtoa_r+0xb4e>
 810c4a4:	46b8      	mov	r8, r7
 810c4a6:	4633      	mov	r3, r6
 810c4a8:	461e      	mov	r6, r3
 810c4aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810c4ae:	2a39      	cmp	r2, #57	@ 0x39
 810c4b0:	d106      	bne.n	810c4c0 <_dtoa_r+0x6d8>
 810c4b2:	459a      	cmp	sl, r3
 810c4b4:	d1f8      	bne.n	810c4a8 <_dtoa_r+0x6c0>
 810c4b6:	2230      	movs	r2, #48	@ 0x30
 810c4b8:	f108 0801 	add.w	r8, r8, #1
 810c4bc:	f88a 2000 	strb.w	r2, [sl]
 810c4c0:	781a      	ldrb	r2, [r3, #0]
 810c4c2:	3201      	adds	r2, #1
 810c4c4:	701a      	strb	r2, [r3, #0]
 810c4c6:	e7a0      	b.n	810c40a <_dtoa_r+0x622>
 810c4c8:	4b6f      	ldr	r3, [pc, #444]	@ (810c688 <_dtoa_r+0x8a0>)
 810c4ca:	2200      	movs	r2, #0
 810c4cc:	f7f4 f91c 	bl	8100708 <__aeabi_dmul>
 810c4d0:	2200      	movs	r2, #0
 810c4d2:	2300      	movs	r3, #0
 810c4d4:	4604      	mov	r4, r0
 810c4d6:	460d      	mov	r5, r1
 810c4d8:	f7f4 fb7e 	bl	8100bd8 <__aeabi_dcmpeq>
 810c4dc:	2800      	cmp	r0, #0
 810c4de:	d09f      	beq.n	810c420 <_dtoa_r+0x638>
 810c4e0:	e7d1      	b.n	810c486 <_dtoa_r+0x69e>
 810c4e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810c4e4:	2a00      	cmp	r2, #0
 810c4e6:	f000 80ea 	beq.w	810c6be <_dtoa_r+0x8d6>
 810c4ea:	9a07      	ldr	r2, [sp, #28]
 810c4ec:	2a01      	cmp	r2, #1
 810c4ee:	f300 80cd 	bgt.w	810c68c <_dtoa_r+0x8a4>
 810c4f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 810c4f4:	2a00      	cmp	r2, #0
 810c4f6:	f000 80c1 	beq.w	810c67c <_dtoa_r+0x894>
 810c4fa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 810c4fe:	9c08      	ldr	r4, [sp, #32]
 810c500:	9e00      	ldr	r6, [sp, #0]
 810c502:	9a00      	ldr	r2, [sp, #0]
 810c504:	441a      	add	r2, r3
 810c506:	9200      	str	r2, [sp, #0]
 810c508:	9a06      	ldr	r2, [sp, #24]
 810c50a:	2101      	movs	r1, #1
 810c50c:	441a      	add	r2, r3
 810c50e:	4648      	mov	r0, r9
 810c510:	9206      	str	r2, [sp, #24]
 810c512:	f000 fc2d 	bl	810cd70 <__i2b>
 810c516:	4605      	mov	r5, r0
 810c518:	b166      	cbz	r6, 810c534 <_dtoa_r+0x74c>
 810c51a:	9b06      	ldr	r3, [sp, #24]
 810c51c:	2b00      	cmp	r3, #0
 810c51e:	dd09      	ble.n	810c534 <_dtoa_r+0x74c>
 810c520:	42b3      	cmp	r3, r6
 810c522:	9a00      	ldr	r2, [sp, #0]
 810c524:	bfa8      	it	ge
 810c526:	4633      	movge	r3, r6
 810c528:	1ad2      	subs	r2, r2, r3
 810c52a:	9200      	str	r2, [sp, #0]
 810c52c:	9a06      	ldr	r2, [sp, #24]
 810c52e:	1af6      	subs	r6, r6, r3
 810c530:	1ad3      	subs	r3, r2, r3
 810c532:	9306      	str	r3, [sp, #24]
 810c534:	9b08      	ldr	r3, [sp, #32]
 810c536:	b30b      	cbz	r3, 810c57c <_dtoa_r+0x794>
 810c538:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c53a:	2b00      	cmp	r3, #0
 810c53c:	f000 80c6 	beq.w	810c6cc <_dtoa_r+0x8e4>
 810c540:	2c00      	cmp	r4, #0
 810c542:	f000 80c0 	beq.w	810c6c6 <_dtoa_r+0x8de>
 810c546:	4629      	mov	r1, r5
 810c548:	4622      	mov	r2, r4
 810c54a:	4648      	mov	r0, r9
 810c54c:	f000 fcc8 	bl	810cee0 <__pow5mult>
 810c550:	9a02      	ldr	r2, [sp, #8]
 810c552:	4601      	mov	r1, r0
 810c554:	4605      	mov	r5, r0
 810c556:	4648      	mov	r0, r9
 810c558:	f000 fc20 	bl	810cd9c <__multiply>
 810c55c:	9902      	ldr	r1, [sp, #8]
 810c55e:	4680      	mov	r8, r0
 810c560:	4648      	mov	r0, r9
 810c562:	f000 fb51 	bl	810cc08 <_Bfree>
 810c566:	9b08      	ldr	r3, [sp, #32]
 810c568:	1b1b      	subs	r3, r3, r4
 810c56a:	9308      	str	r3, [sp, #32]
 810c56c:	f000 80b1 	beq.w	810c6d2 <_dtoa_r+0x8ea>
 810c570:	9a08      	ldr	r2, [sp, #32]
 810c572:	4641      	mov	r1, r8
 810c574:	4648      	mov	r0, r9
 810c576:	f000 fcb3 	bl	810cee0 <__pow5mult>
 810c57a:	9002      	str	r0, [sp, #8]
 810c57c:	2101      	movs	r1, #1
 810c57e:	4648      	mov	r0, r9
 810c580:	f000 fbf6 	bl	810cd70 <__i2b>
 810c584:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 810c586:	4604      	mov	r4, r0
 810c588:	2b00      	cmp	r3, #0
 810c58a:	f000 81d8 	beq.w	810c93e <_dtoa_r+0xb56>
 810c58e:	461a      	mov	r2, r3
 810c590:	4601      	mov	r1, r0
 810c592:	4648      	mov	r0, r9
 810c594:	f000 fca4 	bl	810cee0 <__pow5mult>
 810c598:	9b07      	ldr	r3, [sp, #28]
 810c59a:	2b01      	cmp	r3, #1
 810c59c:	4604      	mov	r4, r0
 810c59e:	f300 809f 	bgt.w	810c6e0 <_dtoa_r+0x8f8>
 810c5a2:	9b04      	ldr	r3, [sp, #16]
 810c5a4:	2b00      	cmp	r3, #0
 810c5a6:	f040 8097 	bne.w	810c6d8 <_dtoa_r+0x8f0>
 810c5aa:	9b05      	ldr	r3, [sp, #20]
 810c5ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810c5b0:	2b00      	cmp	r3, #0
 810c5b2:	f040 8093 	bne.w	810c6dc <_dtoa_r+0x8f4>
 810c5b6:	9b05      	ldr	r3, [sp, #20]
 810c5b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 810c5bc:	0d1b      	lsrs	r3, r3, #20
 810c5be:	051b      	lsls	r3, r3, #20
 810c5c0:	b133      	cbz	r3, 810c5d0 <_dtoa_r+0x7e8>
 810c5c2:	9b00      	ldr	r3, [sp, #0]
 810c5c4:	3301      	adds	r3, #1
 810c5c6:	9300      	str	r3, [sp, #0]
 810c5c8:	9b06      	ldr	r3, [sp, #24]
 810c5ca:	3301      	adds	r3, #1
 810c5cc:	9306      	str	r3, [sp, #24]
 810c5ce:	2301      	movs	r3, #1
 810c5d0:	9308      	str	r3, [sp, #32]
 810c5d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 810c5d4:	2b00      	cmp	r3, #0
 810c5d6:	f000 81b8 	beq.w	810c94a <_dtoa_r+0xb62>
 810c5da:	6923      	ldr	r3, [r4, #16]
 810c5dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810c5e0:	6918      	ldr	r0, [r3, #16]
 810c5e2:	f000 fb79 	bl	810ccd8 <__hi0bits>
 810c5e6:	f1c0 0020 	rsb	r0, r0, #32
 810c5ea:	9b06      	ldr	r3, [sp, #24]
 810c5ec:	4418      	add	r0, r3
 810c5ee:	f010 001f 	ands.w	r0, r0, #31
 810c5f2:	f000 8082 	beq.w	810c6fa <_dtoa_r+0x912>
 810c5f6:	f1c0 0320 	rsb	r3, r0, #32
 810c5fa:	2b04      	cmp	r3, #4
 810c5fc:	dd73      	ble.n	810c6e6 <_dtoa_r+0x8fe>
 810c5fe:	9b00      	ldr	r3, [sp, #0]
 810c600:	f1c0 001c 	rsb	r0, r0, #28
 810c604:	4403      	add	r3, r0
 810c606:	9300      	str	r3, [sp, #0]
 810c608:	9b06      	ldr	r3, [sp, #24]
 810c60a:	4403      	add	r3, r0
 810c60c:	4406      	add	r6, r0
 810c60e:	9306      	str	r3, [sp, #24]
 810c610:	9b00      	ldr	r3, [sp, #0]
 810c612:	2b00      	cmp	r3, #0
 810c614:	dd05      	ble.n	810c622 <_dtoa_r+0x83a>
 810c616:	9902      	ldr	r1, [sp, #8]
 810c618:	461a      	mov	r2, r3
 810c61a:	4648      	mov	r0, r9
 810c61c:	f000 fcba 	bl	810cf94 <__lshift>
 810c620:	9002      	str	r0, [sp, #8]
 810c622:	9b06      	ldr	r3, [sp, #24]
 810c624:	2b00      	cmp	r3, #0
 810c626:	dd05      	ble.n	810c634 <_dtoa_r+0x84c>
 810c628:	4621      	mov	r1, r4
 810c62a:	461a      	mov	r2, r3
 810c62c:	4648      	mov	r0, r9
 810c62e:	f000 fcb1 	bl	810cf94 <__lshift>
 810c632:	4604      	mov	r4, r0
 810c634:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 810c636:	2b00      	cmp	r3, #0
 810c638:	d061      	beq.n	810c6fe <_dtoa_r+0x916>
 810c63a:	9802      	ldr	r0, [sp, #8]
 810c63c:	4621      	mov	r1, r4
 810c63e:	f000 fd15 	bl	810d06c <__mcmp>
 810c642:	2800      	cmp	r0, #0
 810c644:	da5b      	bge.n	810c6fe <_dtoa_r+0x916>
 810c646:	2300      	movs	r3, #0
 810c648:	9902      	ldr	r1, [sp, #8]
 810c64a:	220a      	movs	r2, #10
 810c64c:	4648      	mov	r0, r9
 810c64e:	f000 fafd 	bl	810cc4c <__multadd>
 810c652:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c654:	9002      	str	r0, [sp, #8]
 810c656:	f107 38ff 	add.w	r8, r7, #4294967295
 810c65a:	2b00      	cmp	r3, #0
 810c65c:	f000 8177 	beq.w	810c94e <_dtoa_r+0xb66>
 810c660:	4629      	mov	r1, r5
 810c662:	2300      	movs	r3, #0
 810c664:	220a      	movs	r2, #10
 810c666:	4648      	mov	r0, r9
 810c668:	f000 faf0 	bl	810cc4c <__multadd>
 810c66c:	f1bb 0f00 	cmp.w	fp, #0
 810c670:	4605      	mov	r5, r0
 810c672:	dc6f      	bgt.n	810c754 <_dtoa_r+0x96c>
 810c674:	9b07      	ldr	r3, [sp, #28]
 810c676:	2b02      	cmp	r3, #2
 810c678:	dc49      	bgt.n	810c70e <_dtoa_r+0x926>
 810c67a:	e06b      	b.n	810c754 <_dtoa_r+0x96c>
 810c67c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 810c67e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 810c682:	e73c      	b.n	810c4fe <_dtoa_r+0x716>
 810c684:	3fe00000 	.word	0x3fe00000
 810c688:	40240000 	.word	0x40240000
 810c68c:	9b03      	ldr	r3, [sp, #12]
 810c68e:	1e5c      	subs	r4, r3, #1
 810c690:	9b08      	ldr	r3, [sp, #32]
 810c692:	42a3      	cmp	r3, r4
 810c694:	db09      	blt.n	810c6aa <_dtoa_r+0x8c2>
 810c696:	1b1c      	subs	r4, r3, r4
 810c698:	9b03      	ldr	r3, [sp, #12]
 810c69a:	2b00      	cmp	r3, #0
 810c69c:	f6bf af30 	bge.w	810c500 <_dtoa_r+0x718>
 810c6a0:	9b00      	ldr	r3, [sp, #0]
 810c6a2:	9a03      	ldr	r2, [sp, #12]
 810c6a4:	1a9e      	subs	r6, r3, r2
 810c6a6:	2300      	movs	r3, #0
 810c6a8:	e72b      	b.n	810c502 <_dtoa_r+0x71a>
 810c6aa:	9b08      	ldr	r3, [sp, #32]
 810c6ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 810c6ae:	9408      	str	r4, [sp, #32]
 810c6b0:	1ae3      	subs	r3, r4, r3
 810c6b2:	441a      	add	r2, r3
 810c6b4:	9e00      	ldr	r6, [sp, #0]
 810c6b6:	9b03      	ldr	r3, [sp, #12]
 810c6b8:	920d      	str	r2, [sp, #52]	@ 0x34
 810c6ba:	2400      	movs	r4, #0
 810c6bc:	e721      	b.n	810c502 <_dtoa_r+0x71a>
 810c6be:	9c08      	ldr	r4, [sp, #32]
 810c6c0:	9e00      	ldr	r6, [sp, #0]
 810c6c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 810c6c4:	e728      	b.n	810c518 <_dtoa_r+0x730>
 810c6c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 810c6ca:	e751      	b.n	810c570 <_dtoa_r+0x788>
 810c6cc:	9a08      	ldr	r2, [sp, #32]
 810c6ce:	9902      	ldr	r1, [sp, #8]
 810c6d0:	e750      	b.n	810c574 <_dtoa_r+0x78c>
 810c6d2:	f8cd 8008 	str.w	r8, [sp, #8]
 810c6d6:	e751      	b.n	810c57c <_dtoa_r+0x794>
 810c6d8:	2300      	movs	r3, #0
 810c6da:	e779      	b.n	810c5d0 <_dtoa_r+0x7e8>
 810c6dc:	9b04      	ldr	r3, [sp, #16]
 810c6de:	e777      	b.n	810c5d0 <_dtoa_r+0x7e8>
 810c6e0:	2300      	movs	r3, #0
 810c6e2:	9308      	str	r3, [sp, #32]
 810c6e4:	e779      	b.n	810c5da <_dtoa_r+0x7f2>
 810c6e6:	d093      	beq.n	810c610 <_dtoa_r+0x828>
 810c6e8:	9a00      	ldr	r2, [sp, #0]
 810c6ea:	331c      	adds	r3, #28
 810c6ec:	441a      	add	r2, r3
 810c6ee:	9200      	str	r2, [sp, #0]
 810c6f0:	9a06      	ldr	r2, [sp, #24]
 810c6f2:	441a      	add	r2, r3
 810c6f4:	441e      	add	r6, r3
 810c6f6:	9206      	str	r2, [sp, #24]
 810c6f8:	e78a      	b.n	810c610 <_dtoa_r+0x828>
 810c6fa:	4603      	mov	r3, r0
 810c6fc:	e7f4      	b.n	810c6e8 <_dtoa_r+0x900>
 810c6fe:	9b03      	ldr	r3, [sp, #12]
 810c700:	2b00      	cmp	r3, #0
 810c702:	46b8      	mov	r8, r7
 810c704:	dc20      	bgt.n	810c748 <_dtoa_r+0x960>
 810c706:	469b      	mov	fp, r3
 810c708:	9b07      	ldr	r3, [sp, #28]
 810c70a:	2b02      	cmp	r3, #2
 810c70c:	dd1e      	ble.n	810c74c <_dtoa_r+0x964>
 810c70e:	f1bb 0f00 	cmp.w	fp, #0
 810c712:	f47f adb1 	bne.w	810c278 <_dtoa_r+0x490>
 810c716:	4621      	mov	r1, r4
 810c718:	465b      	mov	r3, fp
 810c71a:	2205      	movs	r2, #5
 810c71c:	4648      	mov	r0, r9
 810c71e:	f000 fa95 	bl	810cc4c <__multadd>
 810c722:	4601      	mov	r1, r0
 810c724:	4604      	mov	r4, r0
 810c726:	9802      	ldr	r0, [sp, #8]
 810c728:	f000 fca0 	bl	810d06c <__mcmp>
 810c72c:	2800      	cmp	r0, #0
 810c72e:	f77f ada3 	ble.w	810c278 <_dtoa_r+0x490>
 810c732:	4656      	mov	r6, sl
 810c734:	2331      	movs	r3, #49	@ 0x31
 810c736:	f806 3b01 	strb.w	r3, [r6], #1
 810c73a:	f108 0801 	add.w	r8, r8, #1
 810c73e:	e59f      	b.n	810c280 <_dtoa_r+0x498>
 810c740:	9c03      	ldr	r4, [sp, #12]
 810c742:	46b8      	mov	r8, r7
 810c744:	4625      	mov	r5, r4
 810c746:	e7f4      	b.n	810c732 <_dtoa_r+0x94a>
 810c748:	f8dd b00c 	ldr.w	fp, [sp, #12]
 810c74c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c74e:	2b00      	cmp	r3, #0
 810c750:	f000 8101 	beq.w	810c956 <_dtoa_r+0xb6e>
 810c754:	2e00      	cmp	r6, #0
 810c756:	dd05      	ble.n	810c764 <_dtoa_r+0x97c>
 810c758:	4629      	mov	r1, r5
 810c75a:	4632      	mov	r2, r6
 810c75c:	4648      	mov	r0, r9
 810c75e:	f000 fc19 	bl	810cf94 <__lshift>
 810c762:	4605      	mov	r5, r0
 810c764:	9b08      	ldr	r3, [sp, #32]
 810c766:	2b00      	cmp	r3, #0
 810c768:	d05c      	beq.n	810c824 <_dtoa_r+0xa3c>
 810c76a:	6869      	ldr	r1, [r5, #4]
 810c76c:	4648      	mov	r0, r9
 810c76e:	f000 fa0b 	bl	810cb88 <_Balloc>
 810c772:	4606      	mov	r6, r0
 810c774:	b928      	cbnz	r0, 810c782 <_dtoa_r+0x99a>
 810c776:	4b82      	ldr	r3, [pc, #520]	@ (810c980 <_dtoa_r+0xb98>)
 810c778:	4602      	mov	r2, r0
 810c77a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 810c77e:	f7ff bb4a 	b.w	810be16 <_dtoa_r+0x2e>
 810c782:	692a      	ldr	r2, [r5, #16]
 810c784:	3202      	adds	r2, #2
 810c786:	0092      	lsls	r2, r2, #2
 810c788:	f105 010c 	add.w	r1, r5, #12
 810c78c:	300c      	adds	r0, #12
 810c78e:	f7ff fa94 	bl	810bcba <memcpy>
 810c792:	2201      	movs	r2, #1
 810c794:	4631      	mov	r1, r6
 810c796:	4648      	mov	r0, r9
 810c798:	f000 fbfc 	bl	810cf94 <__lshift>
 810c79c:	f10a 0301 	add.w	r3, sl, #1
 810c7a0:	9300      	str	r3, [sp, #0]
 810c7a2:	eb0a 030b 	add.w	r3, sl, fp
 810c7a6:	9308      	str	r3, [sp, #32]
 810c7a8:	9b04      	ldr	r3, [sp, #16]
 810c7aa:	f003 0301 	and.w	r3, r3, #1
 810c7ae:	462f      	mov	r7, r5
 810c7b0:	9306      	str	r3, [sp, #24]
 810c7b2:	4605      	mov	r5, r0
 810c7b4:	9b00      	ldr	r3, [sp, #0]
 810c7b6:	9802      	ldr	r0, [sp, #8]
 810c7b8:	4621      	mov	r1, r4
 810c7ba:	f103 3bff 	add.w	fp, r3, #4294967295
 810c7be:	f7ff fa8a 	bl	810bcd6 <quorem>
 810c7c2:	4603      	mov	r3, r0
 810c7c4:	3330      	adds	r3, #48	@ 0x30
 810c7c6:	9003      	str	r0, [sp, #12]
 810c7c8:	4639      	mov	r1, r7
 810c7ca:	9802      	ldr	r0, [sp, #8]
 810c7cc:	9309      	str	r3, [sp, #36]	@ 0x24
 810c7ce:	f000 fc4d 	bl	810d06c <__mcmp>
 810c7d2:	462a      	mov	r2, r5
 810c7d4:	9004      	str	r0, [sp, #16]
 810c7d6:	4621      	mov	r1, r4
 810c7d8:	4648      	mov	r0, r9
 810c7da:	f000 fc63 	bl	810d0a4 <__mdiff>
 810c7de:	68c2      	ldr	r2, [r0, #12]
 810c7e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c7e2:	4606      	mov	r6, r0
 810c7e4:	bb02      	cbnz	r2, 810c828 <_dtoa_r+0xa40>
 810c7e6:	4601      	mov	r1, r0
 810c7e8:	9802      	ldr	r0, [sp, #8]
 810c7ea:	f000 fc3f 	bl	810d06c <__mcmp>
 810c7ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c7f0:	4602      	mov	r2, r0
 810c7f2:	4631      	mov	r1, r6
 810c7f4:	4648      	mov	r0, r9
 810c7f6:	920c      	str	r2, [sp, #48]	@ 0x30
 810c7f8:	9309      	str	r3, [sp, #36]	@ 0x24
 810c7fa:	f000 fa05 	bl	810cc08 <_Bfree>
 810c7fe:	9b07      	ldr	r3, [sp, #28]
 810c800:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 810c802:	9e00      	ldr	r6, [sp, #0]
 810c804:	ea42 0103 	orr.w	r1, r2, r3
 810c808:	9b06      	ldr	r3, [sp, #24]
 810c80a:	4319      	orrs	r1, r3
 810c80c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c80e:	d10d      	bne.n	810c82c <_dtoa_r+0xa44>
 810c810:	2b39      	cmp	r3, #57	@ 0x39
 810c812:	d027      	beq.n	810c864 <_dtoa_r+0xa7c>
 810c814:	9a04      	ldr	r2, [sp, #16]
 810c816:	2a00      	cmp	r2, #0
 810c818:	dd01      	ble.n	810c81e <_dtoa_r+0xa36>
 810c81a:	9b03      	ldr	r3, [sp, #12]
 810c81c:	3331      	adds	r3, #49	@ 0x31
 810c81e:	f88b 3000 	strb.w	r3, [fp]
 810c822:	e52e      	b.n	810c282 <_dtoa_r+0x49a>
 810c824:	4628      	mov	r0, r5
 810c826:	e7b9      	b.n	810c79c <_dtoa_r+0x9b4>
 810c828:	2201      	movs	r2, #1
 810c82a:	e7e2      	b.n	810c7f2 <_dtoa_r+0xa0a>
 810c82c:	9904      	ldr	r1, [sp, #16]
 810c82e:	2900      	cmp	r1, #0
 810c830:	db04      	blt.n	810c83c <_dtoa_r+0xa54>
 810c832:	9807      	ldr	r0, [sp, #28]
 810c834:	4301      	orrs	r1, r0
 810c836:	9806      	ldr	r0, [sp, #24]
 810c838:	4301      	orrs	r1, r0
 810c83a:	d120      	bne.n	810c87e <_dtoa_r+0xa96>
 810c83c:	2a00      	cmp	r2, #0
 810c83e:	ddee      	ble.n	810c81e <_dtoa_r+0xa36>
 810c840:	9902      	ldr	r1, [sp, #8]
 810c842:	9300      	str	r3, [sp, #0]
 810c844:	2201      	movs	r2, #1
 810c846:	4648      	mov	r0, r9
 810c848:	f000 fba4 	bl	810cf94 <__lshift>
 810c84c:	4621      	mov	r1, r4
 810c84e:	9002      	str	r0, [sp, #8]
 810c850:	f000 fc0c 	bl	810d06c <__mcmp>
 810c854:	2800      	cmp	r0, #0
 810c856:	9b00      	ldr	r3, [sp, #0]
 810c858:	dc02      	bgt.n	810c860 <_dtoa_r+0xa78>
 810c85a:	d1e0      	bne.n	810c81e <_dtoa_r+0xa36>
 810c85c:	07da      	lsls	r2, r3, #31
 810c85e:	d5de      	bpl.n	810c81e <_dtoa_r+0xa36>
 810c860:	2b39      	cmp	r3, #57	@ 0x39
 810c862:	d1da      	bne.n	810c81a <_dtoa_r+0xa32>
 810c864:	2339      	movs	r3, #57	@ 0x39
 810c866:	f88b 3000 	strb.w	r3, [fp]
 810c86a:	4633      	mov	r3, r6
 810c86c:	461e      	mov	r6, r3
 810c86e:	3b01      	subs	r3, #1
 810c870:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 810c874:	2a39      	cmp	r2, #57	@ 0x39
 810c876:	d04e      	beq.n	810c916 <_dtoa_r+0xb2e>
 810c878:	3201      	adds	r2, #1
 810c87a:	701a      	strb	r2, [r3, #0]
 810c87c:	e501      	b.n	810c282 <_dtoa_r+0x49a>
 810c87e:	2a00      	cmp	r2, #0
 810c880:	dd03      	ble.n	810c88a <_dtoa_r+0xaa2>
 810c882:	2b39      	cmp	r3, #57	@ 0x39
 810c884:	d0ee      	beq.n	810c864 <_dtoa_r+0xa7c>
 810c886:	3301      	adds	r3, #1
 810c888:	e7c9      	b.n	810c81e <_dtoa_r+0xa36>
 810c88a:	9a00      	ldr	r2, [sp, #0]
 810c88c:	9908      	ldr	r1, [sp, #32]
 810c88e:	f802 3c01 	strb.w	r3, [r2, #-1]
 810c892:	428a      	cmp	r2, r1
 810c894:	d028      	beq.n	810c8e8 <_dtoa_r+0xb00>
 810c896:	9902      	ldr	r1, [sp, #8]
 810c898:	2300      	movs	r3, #0
 810c89a:	220a      	movs	r2, #10
 810c89c:	4648      	mov	r0, r9
 810c89e:	f000 f9d5 	bl	810cc4c <__multadd>
 810c8a2:	42af      	cmp	r7, r5
 810c8a4:	9002      	str	r0, [sp, #8]
 810c8a6:	f04f 0300 	mov.w	r3, #0
 810c8aa:	f04f 020a 	mov.w	r2, #10
 810c8ae:	4639      	mov	r1, r7
 810c8b0:	4648      	mov	r0, r9
 810c8b2:	d107      	bne.n	810c8c4 <_dtoa_r+0xadc>
 810c8b4:	f000 f9ca 	bl	810cc4c <__multadd>
 810c8b8:	4607      	mov	r7, r0
 810c8ba:	4605      	mov	r5, r0
 810c8bc:	9b00      	ldr	r3, [sp, #0]
 810c8be:	3301      	adds	r3, #1
 810c8c0:	9300      	str	r3, [sp, #0]
 810c8c2:	e777      	b.n	810c7b4 <_dtoa_r+0x9cc>
 810c8c4:	f000 f9c2 	bl	810cc4c <__multadd>
 810c8c8:	4629      	mov	r1, r5
 810c8ca:	4607      	mov	r7, r0
 810c8cc:	2300      	movs	r3, #0
 810c8ce:	220a      	movs	r2, #10
 810c8d0:	4648      	mov	r0, r9
 810c8d2:	f000 f9bb 	bl	810cc4c <__multadd>
 810c8d6:	4605      	mov	r5, r0
 810c8d8:	e7f0      	b.n	810c8bc <_dtoa_r+0xad4>
 810c8da:	f1bb 0f00 	cmp.w	fp, #0
 810c8de:	bfcc      	ite	gt
 810c8e0:	465e      	movgt	r6, fp
 810c8e2:	2601      	movle	r6, #1
 810c8e4:	4456      	add	r6, sl
 810c8e6:	2700      	movs	r7, #0
 810c8e8:	9902      	ldr	r1, [sp, #8]
 810c8ea:	9300      	str	r3, [sp, #0]
 810c8ec:	2201      	movs	r2, #1
 810c8ee:	4648      	mov	r0, r9
 810c8f0:	f000 fb50 	bl	810cf94 <__lshift>
 810c8f4:	4621      	mov	r1, r4
 810c8f6:	9002      	str	r0, [sp, #8]
 810c8f8:	f000 fbb8 	bl	810d06c <__mcmp>
 810c8fc:	2800      	cmp	r0, #0
 810c8fe:	dcb4      	bgt.n	810c86a <_dtoa_r+0xa82>
 810c900:	d102      	bne.n	810c908 <_dtoa_r+0xb20>
 810c902:	9b00      	ldr	r3, [sp, #0]
 810c904:	07db      	lsls	r3, r3, #31
 810c906:	d4b0      	bmi.n	810c86a <_dtoa_r+0xa82>
 810c908:	4633      	mov	r3, r6
 810c90a:	461e      	mov	r6, r3
 810c90c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810c910:	2a30      	cmp	r2, #48	@ 0x30
 810c912:	d0fa      	beq.n	810c90a <_dtoa_r+0xb22>
 810c914:	e4b5      	b.n	810c282 <_dtoa_r+0x49a>
 810c916:	459a      	cmp	sl, r3
 810c918:	d1a8      	bne.n	810c86c <_dtoa_r+0xa84>
 810c91a:	2331      	movs	r3, #49	@ 0x31
 810c91c:	f108 0801 	add.w	r8, r8, #1
 810c920:	f88a 3000 	strb.w	r3, [sl]
 810c924:	e4ad      	b.n	810c282 <_dtoa_r+0x49a>
 810c926:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 810c928:	f8df a058 	ldr.w	sl, [pc, #88]	@ 810c984 <_dtoa_r+0xb9c>
 810c92c:	b11b      	cbz	r3, 810c936 <_dtoa_r+0xb4e>
 810c92e:	f10a 0308 	add.w	r3, sl, #8
 810c932:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 810c934:	6013      	str	r3, [r2, #0]
 810c936:	4650      	mov	r0, sl
 810c938:	b017      	add	sp, #92	@ 0x5c
 810c93a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c93e:	9b07      	ldr	r3, [sp, #28]
 810c940:	2b01      	cmp	r3, #1
 810c942:	f77f ae2e 	ble.w	810c5a2 <_dtoa_r+0x7ba>
 810c946:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 810c948:	9308      	str	r3, [sp, #32]
 810c94a:	2001      	movs	r0, #1
 810c94c:	e64d      	b.n	810c5ea <_dtoa_r+0x802>
 810c94e:	f1bb 0f00 	cmp.w	fp, #0
 810c952:	f77f aed9 	ble.w	810c708 <_dtoa_r+0x920>
 810c956:	4656      	mov	r6, sl
 810c958:	9802      	ldr	r0, [sp, #8]
 810c95a:	4621      	mov	r1, r4
 810c95c:	f7ff f9bb 	bl	810bcd6 <quorem>
 810c960:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 810c964:	f806 3b01 	strb.w	r3, [r6], #1
 810c968:	eba6 020a 	sub.w	r2, r6, sl
 810c96c:	4593      	cmp	fp, r2
 810c96e:	ddb4      	ble.n	810c8da <_dtoa_r+0xaf2>
 810c970:	9902      	ldr	r1, [sp, #8]
 810c972:	2300      	movs	r3, #0
 810c974:	220a      	movs	r2, #10
 810c976:	4648      	mov	r0, r9
 810c978:	f000 f968 	bl	810cc4c <__multadd>
 810c97c:	9002      	str	r0, [sp, #8]
 810c97e:	e7eb      	b.n	810c958 <_dtoa_r+0xb70>
 810c980:	0810dbe0 	.word	0x0810dbe0
 810c984:	0810db64 	.word	0x0810db64

0810c988 <_free_r>:
 810c988:	b538      	push	{r3, r4, r5, lr}
 810c98a:	4605      	mov	r5, r0
 810c98c:	2900      	cmp	r1, #0
 810c98e:	d041      	beq.n	810ca14 <_free_r+0x8c>
 810c990:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810c994:	1f0c      	subs	r4, r1, #4
 810c996:	2b00      	cmp	r3, #0
 810c998:	bfb8      	it	lt
 810c99a:	18e4      	addlt	r4, r4, r3
 810c99c:	f000 f8e8 	bl	810cb70 <__malloc_lock>
 810c9a0:	4a1d      	ldr	r2, [pc, #116]	@ (810ca18 <_free_r+0x90>)
 810c9a2:	6813      	ldr	r3, [r2, #0]
 810c9a4:	b933      	cbnz	r3, 810c9b4 <_free_r+0x2c>
 810c9a6:	6063      	str	r3, [r4, #4]
 810c9a8:	6014      	str	r4, [r2, #0]
 810c9aa:	4628      	mov	r0, r5
 810c9ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810c9b0:	f000 b8e4 	b.w	810cb7c <__malloc_unlock>
 810c9b4:	42a3      	cmp	r3, r4
 810c9b6:	d908      	bls.n	810c9ca <_free_r+0x42>
 810c9b8:	6820      	ldr	r0, [r4, #0]
 810c9ba:	1821      	adds	r1, r4, r0
 810c9bc:	428b      	cmp	r3, r1
 810c9be:	bf01      	itttt	eq
 810c9c0:	6819      	ldreq	r1, [r3, #0]
 810c9c2:	685b      	ldreq	r3, [r3, #4]
 810c9c4:	1809      	addeq	r1, r1, r0
 810c9c6:	6021      	streq	r1, [r4, #0]
 810c9c8:	e7ed      	b.n	810c9a6 <_free_r+0x1e>
 810c9ca:	461a      	mov	r2, r3
 810c9cc:	685b      	ldr	r3, [r3, #4]
 810c9ce:	b10b      	cbz	r3, 810c9d4 <_free_r+0x4c>
 810c9d0:	42a3      	cmp	r3, r4
 810c9d2:	d9fa      	bls.n	810c9ca <_free_r+0x42>
 810c9d4:	6811      	ldr	r1, [r2, #0]
 810c9d6:	1850      	adds	r0, r2, r1
 810c9d8:	42a0      	cmp	r0, r4
 810c9da:	d10b      	bne.n	810c9f4 <_free_r+0x6c>
 810c9dc:	6820      	ldr	r0, [r4, #0]
 810c9de:	4401      	add	r1, r0
 810c9e0:	1850      	adds	r0, r2, r1
 810c9e2:	4283      	cmp	r3, r0
 810c9e4:	6011      	str	r1, [r2, #0]
 810c9e6:	d1e0      	bne.n	810c9aa <_free_r+0x22>
 810c9e8:	6818      	ldr	r0, [r3, #0]
 810c9ea:	685b      	ldr	r3, [r3, #4]
 810c9ec:	6053      	str	r3, [r2, #4]
 810c9ee:	4408      	add	r0, r1
 810c9f0:	6010      	str	r0, [r2, #0]
 810c9f2:	e7da      	b.n	810c9aa <_free_r+0x22>
 810c9f4:	d902      	bls.n	810c9fc <_free_r+0x74>
 810c9f6:	230c      	movs	r3, #12
 810c9f8:	602b      	str	r3, [r5, #0]
 810c9fa:	e7d6      	b.n	810c9aa <_free_r+0x22>
 810c9fc:	6820      	ldr	r0, [r4, #0]
 810c9fe:	1821      	adds	r1, r4, r0
 810ca00:	428b      	cmp	r3, r1
 810ca02:	bf04      	itt	eq
 810ca04:	6819      	ldreq	r1, [r3, #0]
 810ca06:	685b      	ldreq	r3, [r3, #4]
 810ca08:	6063      	str	r3, [r4, #4]
 810ca0a:	bf04      	itt	eq
 810ca0c:	1809      	addeq	r1, r1, r0
 810ca0e:	6021      	streq	r1, [r4, #0]
 810ca10:	6054      	str	r4, [r2, #4]
 810ca12:	e7ca      	b.n	810c9aa <_free_r+0x22>
 810ca14:	bd38      	pop	{r3, r4, r5, pc}
 810ca16:	bf00      	nop
 810ca18:	10004e24 	.word	0x10004e24

0810ca1c <malloc>:
 810ca1c:	4b02      	ldr	r3, [pc, #8]	@ (810ca28 <malloc+0xc>)
 810ca1e:	4601      	mov	r1, r0
 810ca20:	6818      	ldr	r0, [r3, #0]
 810ca22:	f000 b825 	b.w	810ca70 <_malloc_r>
 810ca26:	bf00      	nop
 810ca28:	10000020 	.word	0x10000020

0810ca2c <sbrk_aligned>:
 810ca2c:	b570      	push	{r4, r5, r6, lr}
 810ca2e:	4e0f      	ldr	r6, [pc, #60]	@ (810ca6c <sbrk_aligned+0x40>)
 810ca30:	460c      	mov	r4, r1
 810ca32:	6831      	ldr	r1, [r6, #0]
 810ca34:	4605      	mov	r5, r0
 810ca36:	b911      	cbnz	r1, 810ca3e <sbrk_aligned+0x12>
 810ca38:	f000 fea2 	bl	810d780 <_sbrk_r>
 810ca3c:	6030      	str	r0, [r6, #0]
 810ca3e:	4621      	mov	r1, r4
 810ca40:	4628      	mov	r0, r5
 810ca42:	f000 fe9d 	bl	810d780 <_sbrk_r>
 810ca46:	1c43      	adds	r3, r0, #1
 810ca48:	d103      	bne.n	810ca52 <sbrk_aligned+0x26>
 810ca4a:	f04f 34ff 	mov.w	r4, #4294967295
 810ca4e:	4620      	mov	r0, r4
 810ca50:	bd70      	pop	{r4, r5, r6, pc}
 810ca52:	1cc4      	adds	r4, r0, #3
 810ca54:	f024 0403 	bic.w	r4, r4, #3
 810ca58:	42a0      	cmp	r0, r4
 810ca5a:	d0f8      	beq.n	810ca4e <sbrk_aligned+0x22>
 810ca5c:	1a21      	subs	r1, r4, r0
 810ca5e:	4628      	mov	r0, r5
 810ca60:	f000 fe8e 	bl	810d780 <_sbrk_r>
 810ca64:	3001      	adds	r0, #1
 810ca66:	d1f2      	bne.n	810ca4e <sbrk_aligned+0x22>
 810ca68:	e7ef      	b.n	810ca4a <sbrk_aligned+0x1e>
 810ca6a:	bf00      	nop
 810ca6c:	10004e20 	.word	0x10004e20

0810ca70 <_malloc_r>:
 810ca70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810ca74:	1ccd      	adds	r5, r1, #3
 810ca76:	f025 0503 	bic.w	r5, r5, #3
 810ca7a:	3508      	adds	r5, #8
 810ca7c:	2d0c      	cmp	r5, #12
 810ca7e:	bf38      	it	cc
 810ca80:	250c      	movcc	r5, #12
 810ca82:	2d00      	cmp	r5, #0
 810ca84:	4606      	mov	r6, r0
 810ca86:	db01      	blt.n	810ca8c <_malloc_r+0x1c>
 810ca88:	42a9      	cmp	r1, r5
 810ca8a:	d904      	bls.n	810ca96 <_malloc_r+0x26>
 810ca8c:	230c      	movs	r3, #12
 810ca8e:	6033      	str	r3, [r6, #0]
 810ca90:	2000      	movs	r0, #0
 810ca92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810ca96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 810cb6c <_malloc_r+0xfc>
 810ca9a:	f000 f869 	bl	810cb70 <__malloc_lock>
 810ca9e:	f8d8 3000 	ldr.w	r3, [r8]
 810caa2:	461c      	mov	r4, r3
 810caa4:	bb44      	cbnz	r4, 810caf8 <_malloc_r+0x88>
 810caa6:	4629      	mov	r1, r5
 810caa8:	4630      	mov	r0, r6
 810caaa:	f7ff ffbf 	bl	810ca2c <sbrk_aligned>
 810caae:	1c43      	adds	r3, r0, #1
 810cab0:	4604      	mov	r4, r0
 810cab2:	d158      	bne.n	810cb66 <_malloc_r+0xf6>
 810cab4:	f8d8 4000 	ldr.w	r4, [r8]
 810cab8:	4627      	mov	r7, r4
 810caba:	2f00      	cmp	r7, #0
 810cabc:	d143      	bne.n	810cb46 <_malloc_r+0xd6>
 810cabe:	2c00      	cmp	r4, #0
 810cac0:	d04b      	beq.n	810cb5a <_malloc_r+0xea>
 810cac2:	6823      	ldr	r3, [r4, #0]
 810cac4:	4639      	mov	r1, r7
 810cac6:	4630      	mov	r0, r6
 810cac8:	eb04 0903 	add.w	r9, r4, r3
 810cacc:	f000 fe58 	bl	810d780 <_sbrk_r>
 810cad0:	4581      	cmp	r9, r0
 810cad2:	d142      	bne.n	810cb5a <_malloc_r+0xea>
 810cad4:	6821      	ldr	r1, [r4, #0]
 810cad6:	1a6d      	subs	r5, r5, r1
 810cad8:	4629      	mov	r1, r5
 810cada:	4630      	mov	r0, r6
 810cadc:	f7ff ffa6 	bl	810ca2c <sbrk_aligned>
 810cae0:	3001      	adds	r0, #1
 810cae2:	d03a      	beq.n	810cb5a <_malloc_r+0xea>
 810cae4:	6823      	ldr	r3, [r4, #0]
 810cae6:	442b      	add	r3, r5
 810cae8:	6023      	str	r3, [r4, #0]
 810caea:	f8d8 3000 	ldr.w	r3, [r8]
 810caee:	685a      	ldr	r2, [r3, #4]
 810caf0:	bb62      	cbnz	r2, 810cb4c <_malloc_r+0xdc>
 810caf2:	f8c8 7000 	str.w	r7, [r8]
 810caf6:	e00f      	b.n	810cb18 <_malloc_r+0xa8>
 810caf8:	6822      	ldr	r2, [r4, #0]
 810cafa:	1b52      	subs	r2, r2, r5
 810cafc:	d420      	bmi.n	810cb40 <_malloc_r+0xd0>
 810cafe:	2a0b      	cmp	r2, #11
 810cb00:	d917      	bls.n	810cb32 <_malloc_r+0xc2>
 810cb02:	1961      	adds	r1, r4, r5
 810cb04:	42a3      	cmp	r3, r4
 810cb06:	6025      	str	r5, [r4, #0]
 810cb08:	bf18      	it	ne
 810cb0a:	6059      	strne	r1, [r3, #4]
 810cb0c:	6863      	ldr	r3, [r4, #4]
 810cb0e:	bf08      	it	eq
 810cb10:	f8c8 1000 	streq.w	r1, [r8]
 810cb14:	5162      	str	r2, [r4, r5]
 810cb16:	604b      	str	r3, [r1, #4]
 810cb18:	4630      	mov	r0, r6
 810cb1a:	f000 f82f 	bl	810cb7c <__malloc_unlock>
 810cb1e:	f104 000b 	add.w	r0, r4, #11
 810cb22:	1d23      	adds	r3, r4, #4
 810cb24:	f020 0007 	bic.w	r0, r0, #7
 810cb28:	1ac2      	subs	r2, r0, r3
 810cb2a:	bf1c      	itt	ne
 810cb2c:	1a1b      	subne	r3, r3, r0
 810cb2e:	50a3      	strne	r3, [r4, r2]
 810cb30:	e7af      	b.n	810ca92 <_malloc_r+0x22>
 810cb32:	6862      	ldr	r2, [r4, #4]
 810cb34:	42a3      	cmp	r3, r4
 810cb36:	bf0c      	ite	eq
 810cb38:	f8c8 2000 	streq.w	r2, [r8]
 810cb3c:	605a      	strne	r2, [r3, #4]
 810cb3e:	e7eb      	b.n	810cb18 <_malloc_r+0xa8>
 810cb40:	4623      	mov	r3, r4
 810cb42:	6864      	ldr	r4, [r4, #4]
 810cb44:	e7ae      	b.n	810caa4 <_malloc_r+0x34>
 810cb46:	463c      	mov	r4, r7
 810cb48:	687f      	ldr	r7, [r7, #4]
 810cb4a:	e7b6      	b.n	810caba <_malloc_r+0x4a>
 810cb4c:	461a      	mov	r2, r3
 810cb4e:	685b      	ldr	r3, [r3, #4]
 810cb50:	42a3      	cmp	r3, r4
 810cb52:	d1fb      	bne.n	810cb4c <_malloc_r+0xdc>
 810cb54:	2300      	movs	r3, #0
 810cb56:	6053      	str	r3, [r2, #4]
 810cb58:	e7de      	b.n	810cb18 <_malloc_r+0xa8>
 810cb5a:	230c      	movs	r3, #12
 810cb5c:	6033      	str	r3, [r6, #0]
 810cb5e:	4630      	mov	r0, r6
 810cb60:	f000 f80c 	bl	810cb7c <__malloc_unlock>
 810cb64:	e794      	b.n	810ca90 <_malloc_r+0x20>
 810cb66:	6005      	str	r5, [r0, #0]
 810cb68:	e7d6      	b.n	810cb18 <_malloc_r+0xa8>
 810cb6a:	bf00      	nop
 810cb6c:	10004e24 	.word	0x10004e24

0810cb70 <__malloc_lock>:
 810cb70:	4801      	ldr	r0, [pc, #4]	@ (810cb78 <__malloc_lock+0x8>)
 810cb72:	f7ff b8a0 	b.w	810bcb6 <__retarget_lock_acquire_recursive>
 810cb76:	bf00      	nop
 810cb78:	10004e1c 	.word	0x10004e1c

0810cb7c <__malloc_unlock>:
 810cb7c:	4801      	ldr	r0, [pc, #4]	@ (810cb84 <__malloc_unlock+0x8>)
 810cb7e:	f7ff b89b 	b.w	810bcb8 <__retarget_lock_release_recursive>
 810cb82:	bf00      	nop
 810cb84:	10004e1c 	.word	0x10004e1c

0810cb88 <_Balloc>:
 810cb88:	b570      	push	{r4, r5, r6, lr}
 810cb8a:	69c6      	ldr	r6, [r0, #28]
 810cb8c:	4604      	mov	r4, r0
 810cb8e:	460d      	mov	r5, r1
 810cb90:	b976      	cbnz	r6, 810cbb0 <_Balloc+0x28>
 810cb92:	2010      	movs	r0, #16
 810cb94:	f7ff ff42 	bl	810ca1c <malloc>
 810cb98:	4602      	mov	r2, r0
 810cb9a:	61e0      	str	r0, [r4, #28]
 810cb9c:	b920      	cbnz	r0, 810cba8 <_Balloc+0x20>
 810cb9e:	4b18      	ldr	r3, [pc, #96]	@ (810cc00 <_Balloc+0x78>)
 810cba0:	4818      	ldr	r0, [pc, #96]	@ (810cc04 <_Balloc+0x7c>)
 810cba2:	216b      	movs	r1, #107	@ 0x6b
 810cba4:	f000 fdfc 	bl	810d7a0 <__assert_func>
 810cba8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810cbac:	6006      	str	r6, [r0, #0]
 810cbae:	60c6      	str	r6, [r0, #12]
 810cbb0:	69e6      	ldr	r6, [r4, #28]
 810cbb2:	68f3      	ldr	r3, [r6, #12]
 810cbb4:	b183      	cbz	r3, 810cbd8 <_Balloc+0x50>
 810cbb6:	69e3      	ldr	r3, [r4, #28]
 810cbb8:	68db      	ldr	r3, [r3, #12]
 810cbba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810cbbe:	b9b8      	cbnz	r0, 810cbf0 <_Balloc+0x68>
 810cbc0:	2101      	movs	r1, #1
 810cbc2:	fa01 f605 	lsl.w	r6, r1, r5
 810cbc6:	1d72      	adds	r2, r6, #5
 810cbc8:	0092      	lsls	r2, r2, #2
 810cbca:	4620      	mov	r0, r4
 810cbcc:	f000 fe06 	bl	810d7dc <_calloc_r>
 810cbd0:	b160      	cbz	r0, 810cbec <_Balloc+0x64>
 810cbd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810cbd6:	e00e      	b.n	810cbf6 <_Balloc+0x6e>
 810cbd8:	2221      	movs	r2, #33	@ 0x21
 810cbda:	2104      	movs	r1, #4
 810cbdc:	4620      	mov	r0, r4
 810cbde:	f000 fdfd 	bl	810d7dc <_calloc_r>
 810cbe2:	69e3      	ldr	r3, [r4, #28]
 810cbe4:	60f0      	str	r0, [r6, #12]
 810cbe6:	68db      	ldr	r3, [r3, #12]
 810cbe8:	2b00      	cmp	r3, #0
 810cbea:	d1e4      	bne.n	810cbb6 <_Balloc+0x2e>
 810cbec:	2000      	movs	r0, #0
 810cbee:	bd70      	pop	{r4, r5, r6, pc}
 810cbf0:	6802      	ldr	r2, [r0, #0]
 810cbf2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810cbf6:	2300      	movs	r3, #0
 810cbf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810cbfc:	e7f7      	b.n	810cbee <_Balloc+0x66>
 810cbfe:	bf00      	nop
 810cc00:	0810db71 	.word	0x0810db71
 810cc04:	0810dbf1 	.word	0x0810dbf1

0810cc08 <_Bfree>:
 810cc08:	b570      	push	{r4, r5, r6, lr}
 810cc0a:	69c6      	ldr	r6, [r0, #28]
 810cc0c:	4605      	mov	r5, r0
 810cc0e:	460c      	mov	r4, r1
 810cc10:	b976      	cbnz	r6, 810cc30 <_Bfree+0x28>
 810cc12:	2010      	movs	r0, #16
 810cc14:	f7ff ff02 	bl	810ca1c <malloc>
 810cc18:	4602      	mov	r2, r0
 810cc1a:	61e8      	str	r0, [r5, #28]
 810cc1c:	b920      	cbnz	r0, 810cc28 <_Bfree+0x20>
 810cc1e:	4b09      	ldr	r3, [pc, #36]	@ (810cc44 <_Bfree+0x3c>)
 810cc20:	4809      	ldr	r0, [pc, #36]	@ (810cc48 <_Bfree+0x40>)
 810cc22:	218f      	movs	r1, #143	@ 0x8f
 810cc24:	f000 fdbc 	bl	810d7a0 <__assert_func>
 810cc28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810cc2c:	6006      	str	r6, [r0, #0]
 810cc2e:	60c6      	str	r6, [r0, #12]
 810cc30:	b13c      	cbz	r4, 810cc42 <_Bfree+0x3a>
 810cc32:	69eb      	ldr	r3, [r5, #28]
 810cc34:	6862      	ldr	r2, [r4, #4]
 810cc36:	68db      	ldr	r3, [r3, #12]
 810cc38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810cc3c:	6021      	str	r1, [r4, #0]
 810cc3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810cc42:	bd70      	pop	{r4, r5, r6, pc}
 810cc44:	0810db71 	.word	0x0810db71
 810cc48:	0810dbf1 	.word	0x0810dbf1

0810cc4c <__multadd>:
 810cc4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810cc50:	690d      	ldr	r5, [r1, #16]
 810cc52:	4607      	mov	r7, r0
 810cc54:	460c      	mov	r4, r1
 810cc56:	461e      	mov	r6, r3
 810cc58:	f101 0c14 	add.w	ip, r1, #20
 810cc5c:	2000      	movs	r0, #0
 810cc5e:	f8dc 3000 	ldr.w	r3, [ip]
 810cc62:	b299      	uxth	r1, r3
 810cc64:	fb02 6101 	mla	r1, r2, r1, r6
 810cc68:	0c1e      	lsrs	r6, r3, #16
 810cc6a:	0c0b      	lsrs	r3, r1, #16
 810cc6c:	fb02 3306 	mla	r3, r2, r6, r3
 810cc70:	b289      	uxth	r1, r1
 810cc72:	3001      	adds	r0, #1
 810cc74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 810cc78:	4285      	cmp	r5, r0
 810cc7a:	f84c 1b04 	str.w	r1, [ip], #4
 810cc7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 810cc82:	dcec      	bgt.n	810cc5e <__multadd+0x12>
 810cc84:	b30e      	cbz	r6, 810ccca <__multadd+0x7e>
 810cc86:	68a3      	ldr	r3, [r4, #8]
 810cc88:	42ab      	cmp	r3, r5
 810cc8a:	dc19      	bgt.n	810ccc0 <__multadd+0x74>
 810cc8c:	6861      	ldr	r1, [r4, #4]
 810cc8e:	4638      	mov	r0, r7
 810cc90:	3101      	adds	r1, #1
 810cc92:	f7ff ff79 	bl	810cb88 <_Balloc>
 810cc96:	4680      	mov	r8, r0
 810cc98:	b928      	cbnz	r0, 810cca6 <__multadd+0x5a>
 810cc9a:	4602      	mov	r2, r0
 810cc9c:	4b0c      	ldr	r3, [pc, #48]	@ (810ccd0 <__multadd+0x84>)
 810cc9e:	480d      	ldr	r0, [pc, #52]	@ (810ccd4 <__multadd+0x88>)
 810cca0:	21ba      	movs	r1, #186	@ 0xba
 810cca2:	f000 fd7d 	bl	810d7a0 <__assert_func>
 810cca6:	6922      	ldr	r2, [r4, #16]
 810cca8:	3202      	adds	r2, #2
 810ccaa:	f104 010c 	add.w	r1, r4, #12
 810ccae:	0092      	lsls	r2, r2, #2
 810ccb0:	300c      	adds	r0, #12
 810ccb2:	f7ff f802 	bl	810bcba <memcpy>
 810ccb6:	4621      	mov	r1, r4
 810ccb8:	4638      	mov	r0, r7
 810ccba:	f7ff ffa5 	bl	810cc08 <_Bfree>
 810ccbe:	4644      	mov	r4, r8
 810ccc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 810ccc4:	3501      	adds	r5, #1
 810ccc6:	615e      	str	r6, [r3, #20]
 810ccc8:	6125      	str	r5, [r4, #16]
 810ccca:	4620      	mov	r0, r4
 810cccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810ccd0:	0810dbe0 	.word	0x0810dbe0
 810ccd4:	0810dbf1 	.word	0x0810dbf1

0810ccd8 <__hi0bits>:
 810ccd8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 810ccdc:	4603      	mov	r3, r0
 810ccde:	bf36      	itet	cc
 810cce0:	0403      	lslcc	r3, r0, #16
 810cce2:	2000      	movcs	r0, #0
 810cce4:	2010      	movcc	r0, #16
 810cce6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810ccea:	bf3c      	itt	cc
 810ccec:	021b      	lslcc	r3, r3, #8
 810ccee:	3008      	addcc	r0, #8
 810ccf0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810ccf4:	bf3c      	itt	cc
 810ccf6:	011b      	lslcc	r3, r3, #4
 810ccf8:	3004      	addcc	r0, #4
 810ccfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810ccfe:	bf3c      	itt	cc
 810cd00:	009b      	lslcc	r3, r3, #2
 810cd02:	3002      	addcc	r0, #2
 810cd04:	2b00      	cmp	r3, #0
 810cd06:	db05      	blt.n	810cd14 <__hi0bits+0x3c>
 810cd08:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 810cd0c:	f100 0001 	add.w	r0, r0, #1
 810cd10:	bf08      	it	eq
 810cd12:	2020      	moveq	r0, #32
 810cd14:	4770      	bx	lr

0810cd16 <__lo0bits>:
 810cd16:	6803      	ldr	r3, [r0, #0]
 810cd18:	4602      	mov	r2, r0
 810cd1a:	f013 0007 	ands.w	r0, r3, #7
 810cd1e:	d00b      	beq.n	810cd38 <__lo0bits+0x22>
 810cd20:	07d9      	lsls	r1, r3, #31
 810cd22:	d421      	bmi.n	810cd68 <__lo0bits+0x52>
 810cd24:	0798      	lsls	r0, r3, #30
 810cd26:	bf49      	itett	mi
 810cd28:	085b      	lsrmi	r3, r3, #1
 810cd2a:	089b      	lsrpl	r3, r3, #2
 810cd2c:	2001      	movmi	r0, #1
 810cd2e:	6013      	strmi	r3, [r2, #0]
 810cd30:	bf5c      	itt	pl
 810cd32:	6013      	strpl	r3, [r2, #0]
 810cd34:	2002      	movpl	r0, #2
 810cd36:	4770      	bx	lr
 810cd38:	b299      	uxth	r1, r3
 810cd3a:	b909      	cbnz	r1, 810cd40 <__lo0bits+0x2a>
 810cd3c:	0c1b      	lsrs	r3, r3, #16
 810cd3e:	2010      	movs	r0, #16
 810cd40:	b2d9      	uxtb	r1, r3
 810cd42:	b909      	cbnz	r1, 810cd48 <__lo0bits+0x32>
 810cd44:	3008      	adds	r0, #8
 810cd46:	0a1b      	lsrs	r3, r3, #8
 810cd48:	0719      	lsls	r1, r3, #28
 810cd4a:	bf04      	itt	eq
 810cd4c:	091b      	lsreq	r3, r3, #4
 810cd4e:	3004      	addeq	r0, #4
 810cd50:	0799      	lsls	r1, r3, #30
 810cd52:	bf04      	itt	eq
 810cd54:	089b      	lsreq	r3, r3, #2
 810cd56:	3002      	addeq	r0, #2
 810cd58:	07d9      	lsls	r1, r3, #31
 810cd5a:	d403      	bmi.n	810cd64 <__lo0bits+0x4e>
 810cd5c:	085b      	lsrs	r3, r3, #1
 810cd5e:	f100 0001 	add.w	r0, r0, #1
 810cd62:	d003      	beq.n	810cd6c <__lo0bits+0x56>
 810cd64:	6013      	str	r3, [r2, #0]
 810cd66:	4770      	bx	lr
 810cd68:	2000      	movs	r0, #0
 810cd6a:	4770      	bx	lr
 810cd6c:	2020      	movs	r0, #32
 810cd6e:	4770      	bx	lr

0810cd70 <__i2b>:
 810cd70:	b510      	push	{r4, lr}
 810cd72:	460c      	mov	r4, r1
 810cd74:	2101      	movs	r1, #1
 810cd76:	f7ff ff07 	bl	810cb88 <_Balloc>
 810cd7a:	4602      	mov	r2, r0
 810cd7c:	b928      	cbnz	r0, 810cd8a <__i2b+0x1a>
 810cd7e:	4b05      	ldr	r3, [pc, #20]	@ (810cd94 <__i2b+0x24>)
 810cd80:	4805      	ldr	r0, [pc, #20]	@ (810cd98 <__i2b+0x28>)
 810cd82:	f240 1145 	movw	r1, #325	@ 0x145
 810cd86:	f000 fd0b 	bl	810d7a0 <__assert_func>
 810cd8a:	2301      	movs	r3, #1
 810cd8c:	6144      	str	r4, [r0, #20]
 810cd8e:	6103      	str	r3, [r0, #16]
 810cd90:	bd10      	pop	{r4, pc}
 810cd92:	bf00      	nop
 810cd94:	0810dbe0 	.word	0x0810dbe0
 810cd98:	0810dbf1 	.word	0x0810dbf1

0810cd9c <__multiply>:
 810cd9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810cda0:	4617      	mov	r7, r2
 810cda2:	690a      	ldr	r2, [r1, #16]
 810cda4:	693b      	ldr	r3, [r7, #16]
 810cda6:	429a      	cmp	r2, r3
 810cda8:	bfa8      	it	ge
 810cdaa:	463b      	movge	r3, r7
 810cdac:	4689      	mov	r9, r1
 810cdae:	bfa4      	itt	ge
 810cdb0:	460f      	movge	r7, r1
 810cdb2:	4699      	movge	r9, r3
 810cdb4:	693d      	ldr	r5, [r7, #16]
 810cdb6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 810cdba:	68bb      	ldr	r3, [r7, #8]
 810cdbc:	6879      	ldr	r1, [r7, #4]
 810cdbe:	eb05 060a 	add.w	r6, r5, sl
 810cdc2:	42b3      	cmp	r3, r6
 810cdc4:	b085      	sub	sp, #20
 810cdc6:	bfb8      	it	lt
 810cdc8:	3101      	addlt	r1, #1
 810cdca:	f7ff fedd 	bl	810cb88 <_Balloc>
 810cdce:	b930      	cbnz	r0, 810cdde <__multiply+0x42>
 810cdd0:	4602      	mov	r2, r0
 810cdd2:	4b41      	ldr	r3, [pc, #260]	@ (810ced8 <__multiply+0x13c>)
 810cdd4:	4841      	ldr	r0, [pc, #260]	@ (810cedc <__multiply+0x140>)
 810cdd6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 810cdda:	f000 fce1 	bl	810d7a0 <__assert_func>
 810cdde:	f100 0414 	add.w	r4, r0, #20
 810cde2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 810cde6:	4623      	mov	r3, r4
 810cde8:	2200      	movs	r2, #0
 810cdea:	4573      	cmp	r3, lr
 810cdec:	d320      	bcc.n	810ce30 <__multiply+0x94>
 810cdee:	f107 0814 	add.w	r8, r7, #20
 810cdf2:	f109 0114 	add.w	r1, r9, #20
 810cdf6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 810cdfa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 810cdfe:	9302      	str	r3, [sp, #8]
 810ce00:	1beb      	subs	r3, r5, r7
 810ce02:	3b15      	subs	r3, #21
 810ce04:	f023 0303 	bic.w	r3, r3, #3
 810ce08:	3304      	adds	r3, #4
 810ce0a:	3715      	adds	r7, #21
 810ce0c:	42bd      	cmp	r5, r7
 810ce0e:	bf38      	it	cc
 810ce10:	2304      	movcc	r3, #4
 810ce12:	9301      	str	r3, [sp, #4]
 810ce14:	9b02      	ldr	r3, [sp, #8]
 810ce16:	9103      	str	r1, [sp, #12]
 810ce18:	428b      	cmp	r3, r1
 810ce1a:	d80c      	bhi.n	810ce36 <__multiply+0x9a>
 810ce1c:	2e00      	cmp	r6, #0
 810ce1e:	dd03      	ble.n	810ce28 <__multiply+0x8c>
 810ce20:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 810ce24:	2b00      	cmp	r3, #0
 810ce26:	d055      	beq.n	810ced4 <__multiply+0x138>
 810ce28:	6106      	str	r6, [r0, #16]
 810ce2a:	b005      	add	sp, #20
 810ce2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ce30:	f843 2b04 	str.w	r2, [r3], #4
 810ce34:	e7d9      	b.n	810cdea <__multiply+0x4e>
 810ce36:	f8b1 a000 	ldrh.w	sl, [r1]
 810ce3a:	f1ba 0f00 	cmp.w	sl, #0
 810ce3e:	d01f      	beq.n	810ce80 <__multiply+0xe4>
 810ce40:	46c4      	mov	ip, r8
 810ce42:	46a1      	mov	r9, r4
 810ce44:	2700      	movs	r7, #0
 810ce46:	f85c 2b04 	ldr.w	r2, [ip], #4
 810ce4a:	f8d9 3000 	ldr.w	r3, [r9]
 810ce4e:	fa1f fb82 	uxth.w	fp, r2
 810ce52:	b29b      	uxth	r3, r3
 810ce54:	fb0a 330b 	mla	r3, sl, fp, r3
 810ce58:	443b      	add	r3, r7
 810ce5a:	f8d9 7000 	ldr.w	r7, [r9]
 810ce5e:	0c12      	lsrs	r2, r2, #16
 810ce60:	0c3f      	lsrs	r7, r7, #16
 810ce62:	fb0a 7202 	mla	r2, sl, r2, r7
 810ce66:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 810ce6a:	b29b      	uxth	r3, r3
 810ce6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810ce70:	4565      	cmp	r5, ip
 810ce72:	f849 3b04 	str.w	r3, [r9], #4
 810ce76:	ea4f 4712 	mov.w	r7, r2, lsr #16
 810ce7a:	d8e4      	bhi.n	810ce46 <__multiply+0xaa>
 810ce7c:	9b01      	ldr	r3, [sp, #4]
 810ce7e:	50e7      	str	r7, [r4, r3]
 810ce80:	9b03      	ldr	r3, [sp, #12]
 810ce82:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 810ce86:	3104      	adds	r1, #4
 810ce88:	f1b9 0f00 	cmp.w	r9, #0
 810ce8c:	d020      	beq.n	810ced0 <__multiply+0x134>
 810ce8e:	6823      	ldr	r3, [r4, #0]
 810ce90:	4647      	mov	r7, r8
 810ce92:	46a4      	mov	ip, r4
 810ce94:	f04f 0a00 	mov.w	sl, #0
 810ce98:	f8b7 b000 	ldrh.w	fp, [r7]
 810ce9c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 810cea0:	fb09 220b 	mla	r2, r9, fp, r2
 810cea4:	4452      	add	r2, sl
 810cea6:	b29b      	uxth	r3, r3
 810cea8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810ceac:	f84c 3b04 	str.w	r3, [ip], #4
 810ceb0:	f857 3b04 	ldr.w	r3, [r7], #4
 810ceb4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810ceb8:	f8bc 3000 	ldrh.w	r3, [ip]
 810cebc:	fb09 330a 	mla	r3, r9, sl, r3
 810cec0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 810cec4:	42bd      	cmp	r5, r7
 810cec6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810ceca:	d8e5      	bhi.n	810ce98 <__multiply+0xfc>
 810cecc:	9a01      	ldr	r2, [sp, #4]
 810cece:	50a3      	str	r3, [r4, r2]
 810ced0:	3404      	adds	r4, #4
 810ced2:	e79f      	b.n	810ce14 <__multiply+0x78>
 810ced4:	3e01      	subs	r6, #1
 810ced6:	e7a1      	b.n	810ce1c <__multiply+0x80>
 810ced8:	0810dbe0 	.word	0x0810dbe0
 810cedc:	0810dbf1 	.word	0x0810dbf1

0810cee0 <__pow5mult>:
 810cee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810cee4:	4615      	mov	r5, r2
 810cee6:	f012 0203 	ands.w	r2, r2, #3
 810ceea:	4607      	mov	r7, r0
 810ceec:	460e      	mov	r6, r1
 810ceee:	d007      	beq.n	810cf00 <__pow5mult+0x20>
 810cef0:	4c25      	ldr	r4, [pc, #148]	@ (810cf88 <__pow5mult+0xa8>)
 810cef2:	3a01      	subs	r2, #1
 810cef4:	2300      	movs	r3, #0
 810cef6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810cefa:	f7ff fea7 	bl	810cc4c <__multadd>
 810cefe:	4606      	mov	r6, r0
 810cf00:	10ad      	asrs	r5, r5, #2
 810cf02:	d03d      	beq.n	810cf80 <__pow5mult+0xa0>
 810cf04:	69fc      	ldr	r4, [r7, #28]
 810cf06:	b97c      	cbnz	r4, 810cf28 <__pow5mult+0x48>
 810cf08:	2010      	movs	r0, #16
 810cf0a:	f7ff fd87 	bl	810ca1c <malloc>
 810cf0e:	4602      	mov	r2, r0
 810cf10:	61f8      	str	r0, [r7, #28]
 810cf12:	b928      	cbnz	r0, 810cf20 <__pow5mult+0x40>
 810cf14:	4b1d      	ldr	r3, [pc, #116]	@ (810cf8c <__pow5mult+0xac>)
 810cf16:	481e      	ldr	r0, [pc, #120]	@ (810cf90 <__pow5mult+0xb0>)
 810cf18:	f240 11b3 	movw	r1, #435	@ 0x1b3
 810cf1c:	f000 fc40 	bl	810d7a0 <__assert_func>
 810cf20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810cf24:	6004      	str	r4, [r0, #0]
 810cf26:	60c4      	str	r4, [r0, #12]
 810cf28:	f8d7 801c 	ldr.w	r8, [r7, #28]
 810cf2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810cf30:	b94c      	cbnz	r4, 810cf46 <__pow5mult+0x66>
 810cf32:	f240 2171 	movw	r1, #625	@ 0x271
 810cf36:	4638      	mov	r0, r7
 810cf38:	f7ff ff1a 	bl	810cd70 <__i2b>
 810cf3c:	2300      	movs	r3, #0
 810cf3e:	f8c8 0008 	str.w	r0, [r8, #8]
 810cf42:	4604      	mov	r4, r0
 810cf44:	6003      	str	r3, [r0, #0]
 810cf46:	f04f 0900 	mov.w	r9, #0
 810cf4a:	07eb      	lsls	r3, r5, #31
 810cf4c:	d50a      	bpl.n	810cf64 <__pow5mult+0x84>
 810cf4e:	4631      	mov	r1, r6
 810cf50:	4622      	mov	r2, r4
 810cf52:	4638      	mov	r0, r7
 810cf54:	f7ff ff22 	bl	810cd9c <__multiply>
 810cf58:	4631      	mov	r1, r6
 810cf5a:	4680      	mov	r8, r0
 810cf5c:	4638      	mov	r0, r7
 810cf5e:	f7ff fe53 	bl	810cc08 <_Bfree>
 810cf62:	4646      	mov	r6, r8
 810cf64:	106d      	asrs	r5, r5, #1
 810cf66:	d00b      	beq.n	810cf80 <__pow5mult+0xa0>
 810cf68:	6820      	ldr	r0, [r4, #0]
 810cf6a:	b938      	cbnz	r0, 810cf7c <__pow5mult+0x9c>
 810cf6c:	4622      	mov	r2, r4
 810cf6e:	4621      	mov	r1, r4
 810cf70:	4638      	mov	r0, r7
 810cf72:	f7ff ff13 	bl	810cd9c <__multiply>
 810cf76:	6020      	str	r0, [r4, #0]
 810cf78:	f8c0 9000 	str.w	r9, [r0]
 810cf7c:	4604      	mov	r4, r0
 810cf7e:	e7e4      	b.n	810cf4a <__pow5mult+0x6a>
 810cf80:	4630      	mov	r0, r6
 810cf82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810cf86:	bf00      	nop
 810cf88:	0810dca4 	.word	0x0810dca4
 810cf8c:	0810db71 	.word	0x0810db71
 810cf90:	0810dbf1 	.word	0x0810dbf1

0810cf94 <__lshift>:
 810cf94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810cf98:	460c      	mov	r4, r1
 810cf9a:	6849      	ldr	r1, [r1, #4]
 810cf9c:	6923      	ldr	r3, [r4, #16]
 810cf9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810cfa2:	68a3      	ldr	r3, [r4, #8]
 810cfa4:	4607      	mov	r7, r0
 810cfa6:	4691      	mov	r9, r2
 810cfa8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810cfac:	f108 0601 	add.w	r6, r8, #1
 810cfb0:	42b3      	cmp	r3, r6
 810cfb2:	db0b      	blt.n	810cfcc <__lshift+0x38>
 810cfb4:	4638      	mov	r0, r7
 810cfb6:	f7ff fde7 	bl	810cb88 <_Balloc>
 810cfba:	4605      	mov	r5, r0
 810cfbc:	b948      	cbnz	r0, 810cfd2 <__lshift+0x3e>
 810cfbe:	4602      	mov	r2, r0
 810cfc0:	4b28      	ldr	r3, [pc, #160]	@ (810d064 <__lshift+0xd0>)
 810cfc2:	4829      	ldr	r0, [pc, #164]	@ (810d068 <__lshift+0xd4>)
 810cfc4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 810cfc8:	f000 fbea 	bl	810d7a0 <__assert_func>
 810cfcc:	3101      	adds	r1, #1
 810cfce:	005b      	lsls	r3, r3, #1
 810cfd0:	e7ee      	b.n	810cfb0 <__lshift+0x1c>
 810cfd2:	2300      	movs	r3, #0
 810cfd4:	f100 0114 	add.w	r1, r0, #20
 810cfd8:	f100 0210 	add.w	r2, r0, #16
 810cfdc:	4618      	mov	r0, r3
 810cfde:	4553      	cmp	r3, sl
 810cfe0:	db33      	blt.n	810d04a <__lshift+0xb6>
 810cfe2:	6920      	ldr	r0, [r4, #16]
 810cfe4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810cfe8:	f104 0314 	add.w	r3, r4, #20
 810cfec:	f019 091f 	ands.w	r9, r9, #31
 810cff0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810cff4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 810cff8:	d02b      	beq.n	810d052 <__lshift+0xbe>
 810cffa:	f1c9 0e20 	rsb	lr, r9, #32
 810cffe:	468a      	mov	sl, r1
 810d000:	2200      	movs	r2, #0
 810d002:	6818      	ldr	r0, [r3, #0]
 810d004:	fa00 f009 	lsl.w	r0, r0, r9
 810d008:	4310      	orrs	r0, r2
 810d00a:	f84a 0b04 	str.w	r0, [sl], #4
 810d00e:	f853 2b04 	ldr.w	r2, [r3], #4
 810d012:	459c      	cmp	ip, r3
 810d014:	fa22 f20e 	lsr.w	r2, r2, lr
 810d018:	d8f3      	bhi.n	810d002 <__lshift+0x6e>
 810d01a:	ebac 0304 	sub.w	r3, ip, r4
 810d01e:	3b15      	subs	r3, #21
 810d020:	f023 0303 	bic.w	r3, r3, #3
 810d024:	3304      	adds	r3, #4
 810d026:	f104 0015 	add.w	r0, r4, #21
 810d02a:	4560      	cmp	r0, ip
 810d02c:	bf88      	it	hi
 810d02e:	2304      	movhi	r3, #4
 810d030:	50ca      	str	r2, [r1, r3]
 810d032:	b10a      	cbz	r2, 810d038 <__lshift+0xa4>
 810d034:	f108 0602 	add.w	r6, r8, #2
 810d038:	3e01      	subs	r6, #1
 810d03a:	4638      	mov	r0, r7
 810d03c:	612e      	str	r6, [r5, #16]
 810d03e:	4621      	mov	r1, r4
 810d040:	f7ff fde2 	bl	810cc08 <_Bfree>
 810d044:	4628      	mov	r0, r5
 810d046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810d04a:	f842 0f04 	str.w	r0, [r2, #4]!
 810d04e:	3301      	adds	r3, #1
 810d050:	e7c5      	b.n	810cfde <__lshift+0x4a>
 810d052:	3904      	subs	r1, #4
 810d054:	f853 2b04 	ldr.w	r2, [r3], #4
 810d058:	f841 2f04 	str.w	r2, [r1, #4]!
 810d05c:	459c      	cmp	ip, r3
 810d05e:	d8f9      	bhi.n	810d054 <__lshift+0xc0>
 810d060:	e7ea      	b.n	810d038 <__lshift+0xa4>
 810d062:	bf00      	nop
 810d064:	0810dbe0 	.word	0x0810dbe0
 810d068:	0810dbf1 	.word	0x0810dbf1

0810d06c <__mcmp>:
 810d06c:	690a      	ldr	r2, [r1, #16]
 810d06e:	4603      	mov	r3, r0
 810d070:	6900      	ldr	r0, [r0, #16]
 810d072:	1a80      	subs	r0, r0, r2
 810d074:	b530      	push	{r4, r5, lr}
 810d076:	d10e      	bne.n	810d096 <__mcmp+0x2a>
 810d078:	3314      	adds	r3, #20
 810d07a:	3114      	adds	r1, #20
 810d07c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 810d080:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 810d084:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 810d088:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 810d08c:	4295      	cmp	r5, r2
 810d08e:	d003      	beq.n	810d098 <__mcmp+0x2c>
 810d090:	d205      	bcs.n	810d09e <__mcmp+0x32>
 810d092:	f04f 30ff 	mov.w	r0, #4294967295
 810d096:	bd30      	pop	{r4, r5, pc}
 810d098:	42a3      	cmp	r3, r4
 810d09a:	d3f3      	bcc.n	810d084 <__mcmp+0x18>
 810d09c:	e7fb      	b.n	810d096 <__mcmp+0x2a>
 810d09e:	2001      	movs	r0, #1
 810d0a0:	e7f9      	b.n	810d096 <__mcmp+0x2a>
	...

0810d0a4 <__mdiff>:
 810d0a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810d0a8:	4689      	mov	r9, r1
 810d0aa:	4606      	mov	r6, r0
 810d0ac:	4611      	mov	r1, r2
 810d0ae:	4648      	mov	r0, r9
 810d0b0:	4614      	mov	r4, r2
 810d0b2:	f7ff ffdb 	bl	810d06c <__mcmp>
 810d0b6:	1e05      	subs	r5, r0, #0
 810d0b8:	d112      	bne.n	810d0e0 <__mdiff+0x3c>
 810d0ba:	4629      	mov	r1, r5
 810d0bc:	4630      	mov	r0, r6
 810d0be:	f7ff fd63 	bl	810cb88 <_Balloc>
 810d0c2:	4602      	mov	r2, r0
 810d0c4:	b928      	cbnz	r0, 810d0d2 <__mdiff+0x2e>
 810d0c6:	4b3f      	ldr	r3, [pc, #252]	@ (810d1c4 <__mdiff+0x120>)
 810d0c8:	f240 2137 	movw	r1, #567	@ 0x237
 810d0cc:	483e      	ldr	r0, [pc, #248]	@ (810d1c8 <__mdiff+0x124>)
 810d0ce:	f000 fb67 	bl	810d7a0 <__assert_func>
 810d0d2:	2301      	movs	r3, #1
 810d0d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810d0d8:	4610      	mov	r0, r2
 810d0da:	b003      	add	sp, #12
 810d0dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810d0e0:	bfbc      	itt	lt
 810d0e2:	464b      	movlt	r3, r9
 810d0e4:	46a1      	movlt	r9, r4
 810d0e6:	4630      	mov	r0, r6
 810d0e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 810d0ec:	bfba      	itte	lt
 810d0ee:	461c      	movlt	r4, r3
 810d0f0:	2501      	movlt	r5, #1
 810d0f2:	2500      	movge	r5, #0
 810d0f4:	f7ff fd48 	bl	810cb88 <_Balloc>
 810d0f8:	4602      	mov	r2, r0
 810d0fa:	b918      	cbnz	r0, 810d104 <__mdiff+0x60>
 810d0fc:	4b31      	ldr	r3, [pc, #196]	@ (810d1c4 <__mdiff+0x120>)
 810d0fe:	f240 2145 	movw	r1, #581	@ 0x245
 810d102:	e7e3      	b.n	810d0cc <__mdiff+0x28>
 810d104:	f8d9 7010 	ldr.w	r7, [r9, #16]
 810d108:	6926      	ldr	r6, [r4, #16]
 810d10a:	60c5      	str	r5, [r0, #12]
 810d10c:	f109 0310 	add.w	r3, r9, #16
 810d110:	f109 0514 	add.w	r5, r9, #20
 810d114:	f104 0e14 	add.w	lr, r4, #20
 810d118:	f100 0b14 	add.w	fp, r0, #20
 810d11c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 810d120:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 810d124:	9301      	str	r3, [sp, #4]
 810d126:	46d9      	mov	r9, fp
 810d128:	f04f 0c00 	mov.w	ip, #0
 810d12c:	9b01      	ldr	r3, [sp, #4]
 810d12e:	f85e 0b04 	ldr.w	r0, [lr], #4
 810d132:	f853 af04 	ldr.w	sl, [r3, #4]!
 810d136:	9301      	str	r3, [sp, #4]
 810d138:	fa1f f38a 	uxth.w	r3, sl
 810d13c:	4619      	mov	r1, r3
 810d13e:	b283      	uxth	r3, r0
 810d140:	1acb      	subs	r3, r1, r3
 810d142:	0c00      	lsrs	r0, r0, #16
 810d144:	4463      	add	r3, ip
 810d146:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 810d14a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 810d14e:	b29b      	uxth	r3, r3
 810d150:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 810d154:	4576      	cmp	r6, lr
 810d156:	f849 3b04 	str.w	r3, [r9], #4
 810d15a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 810d15e:	d8e5      	bhi.n	810d12c <__mdiff+0x88>
 810d160:	1b33      	subs	r3, r6, r4
 810d162:	3b15      	subs	r3, #21
 810d164:	f023 0303 	bic.w	r3, r3, #3
 810d168:	3415      	adds	r4, #21
 810d16a:	3304      	adds	r3, #4
 810d16c:	42a6      	cmp	r6, r4
 810d16e:	bf38      	it	cc
 810d170:	2304      	movcc	r3, #4
 810d172:	441d      	add	r5, r3
 810d174:	445b      	add	r3, fp
 810d176:	461e      	mov	r6, r3
 810d178:	462c      	mov	r4, r5
 810d17a:	4544      	cmp	r4, r8
 810d17c:	d30e      	bcc.n	810d19c <__mdiff+0xf8>
 810d17e:	f108 0103 	add.w	r1, r8, #3
 810d182:	1b49      	subs	r1, r1, r5
 810d184:	f021 0103 	bic.w	r1, r1, #3
 810d188:	3d03      	subs	r5, #3
 810d18a:	45a8      	cmp	r8, r5
 810d18c:	bf38      	it	cc
 810d18e:	2100      	movcc	r1, #0
 810d190:	440b      	add	r3, r1
 810d192:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810d196:	b191      	cbz	r1, 810d1be <__mdiff+0x11a>
 810d198:	6117      	str	r7, [r2, #16]
 810d19a:	e79d      	b.n	810d0d8 <__mdiff+0x34>
 810d19c:	f854 1b04 	ldr.w	r1, [r4], #4
 810d1a0:	46e6      	mov	lr, ip
 810d1a2:	0c08      	lsrs	r0, r1, #16
 810d1a4:	fa1c fc81 	uxtah	ip, ip, r1
 810d1a8:	4471      	add	r1, lr
 810d1aa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 810d1ae:	b289      	uxth	r1, r1
 810d1b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 810d1b4:	f846 1b04 	str.w	r1, [r6], #4
 810d1b8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 810d1bc:	e7dd      	b.n	810d17a <__mdiff+0xd6>
 810d1be:	3f01      	subs	r7, #1
 810d1c0:	e7e7      	b.n	810d192 <__mdiff+0xee>
 810d1c2:	bf00      	nop
 810d1c4:	0810dbe0 	.word	0x0810dbe0
 810d1c8:	0810dbf1 	.word	0x0810dbf1

0810d1cc <__d2b>:
 810d1cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810d1d0:	460f      	mov	r7, r1
 810d1d2:	2101      	movs	r1, #1
 810d1d4:	ec59 8b10 	vmov	r8, r9, d0
 810d1d8:	4616      	mov	r6, r2
 810d1da:	f7ff fcd5 	bl	810cb88 <_Balloc>
 810d1de:	4604      	mov	r4, r0
 810d1e0:	b930      	cbnz	r0, 810d1f0 <__d2b+0x24>
 810d1e2:	4602      	mov	r2, r0
 810d1e4:	4b23      	ldr	r3, [pc, #140]	@ (810d274 <__d2b+0xa8>)
 810d1e6:	4824      	ldr	r0, [pc, #144]	@ (810d278 <__d2b+0xac>)
 810d1e8:	f240 310f 	movw	r1, #783	@ 0x30f
 810d1ec:	f000 fad8 	bl	810d7a0 <__assert_func>
 810d1f0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 810d1f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810d1f8:	b10d      	cbz	r5, 810d1fe <__d2b+0x32>
 810d1fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810d1fe:	9301      	str	r3, [sp, #4]
 810d200:	f1b8 0300 	subs.w	r3, r8, #0
 810d204:	d023      	beq.n	810d24e <__d2b+0x82>
 810d206:	4668      	mov	r0, sp
 810d208:	9300      	str	r3, [sp, #0]
 810d20a:	f7ff fd84 	bl	810cd16 <__lo0bits>
 810d20e:	e9dd 1200 	ldrd	r1, r2, [sp]
 810d212:	b1d0      	cbz	r0, 810d24a <__d2b+0x7e>
 810d214:	f1c0 0320 	rsb	r3, r0, #32
 810d218:	fa02 f303 	lsl.w	r3, r2, r3
 810d21c:	430b      	orrs	r3, r1
 810d21e:	40c2      	lsrs	r2, r0
 810d220:	6163      	str	r3, [r4, #20]
 810d222:	9201      	str	r2, [sp, #4]
 810d224:	9b01      	ldr	r3, [sp, #4]
 810d226:	61a3      	str	r3, [r4, #24]
 810d228:	2b00      	cmp	r3, #0
 810d22a:	bf0c      	ite	eq
 810d22c:	2201      	moveq	r2, #1
 810d22e:	2202      	movne	r2, #2
 810d230:	6122      	str	r2, [r4, #16]
 810d232:	b1a5      	cbz	r5, 810d25e <__d2b+0x92>
 810d234:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 810d238:	4405      	add	r5, r0
 810d23a:	603d      	str	r5, [r7, #0]
 810d23c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 810d240:	6030      	str	r0, [r6, #0]
 810d242:	4620      	mov	r0, r4
 810d244:	b003      	add	sp, #12
 810d246:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810d24a:	6161      	str	r1, [r4, #20]
 810d24c:	e7ea      	b.n	810d224 <__d2b+0x58>
 810d24e:	a801      	add	r0, sp, #4
 810d250:	f7ff fd61 	bl	810cd16 <__lo0bits>
 810d254:	9b01      	ldr	r3, [sp, #4]
 810d256:	6163      	str	r3, [r4, #20]
 810d258:	3020      	adds	r0, #32
 810d25a:	2201      	movs	r2, #1
 810d25c:	e7e8      	b.n	810d230 <__d2b+0x64>
 810d25e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810d262:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 810d266:	6038      	str	r0, [r7, #0]
 810d268:	6918      	ldr	r0, [r3, #16]
 810d26a:	f7ff fd35 	bl	810ccd8 <__hi0bits>
 810d26e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810d272:	e7e5      	b.n	810d240 <__d2b+0x74>
 810d274:	0810dbe0 	.word	0x0810dbe0
 810d278:	0810dbf1 	.word	0x0810dbf1

0810d27c <__sfputc_r>:
 810d27c:	6893      	ldr	r3, [r2, #8]
 810d27e:	3b01      	subs	r3, #1
 810d280:	2b00      	cmp	r3, #0
 810d282:	b410      	push	{r4}
 810d284:	6093      	str	r3, [r2, #8]
 810d286:	da08      	bge.n	810d29a <__sfputc_r+0x1e>
 810d288:	6994      	ldr	r4, [r2, #24]
 810d28a:	42a3      	cmp	r3, r4
 810d28c:	db01      	blt.n	810d292 <__sfputc_r+0x16>
 810d28e:	290a      	cmp	r1, #10
 810d290:	d103      	bne.n	810d29a <__sfputc_r+0x1e>
 810d292:	f85d 4b04 	ldr.w	r4, [sp], #4
 810d296:	f000 b9df 	b.w	810d658 <__swbuf_r>
 810d29a:	6813      	ldr	r3, [r2, #0]
 810d29c:	1c58      	adds	r0, r3, #1
 810d29e:	6010      	str	r0, [r2, #0]
 810d2a0:	7019      	strb	r1, [r3, #0]
 810d2a2:	4608      	mov	r0, r1
 810d2a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 810d2a8:	4770      	bx	lr

0810d2aa <__sfputs_r>:
 810d2aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810d2ac:	4606      	mov	r6, r0
 810d2ae:	460f      	mov	r7, r1
 810d2b0:	4614      	mov	r4, r2
 810d2b2:	18d5      	adds	r5, r2, r3
 810d2b4:	42ac      	cmp	r4, r5
 810d2b6:	d101      	bne.n	810d2bc <__sfputs_r+0x12>
 810d2b8:	2000      	movs	r0, #0
 810d2ba:	e007      	b.n	810d2cc <__sfputs_r+0x22>
 810d2bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 810d2c0:	463a      	mov	r2, r7
 810d2c2:	4630      	mov	r0, r6
 810d2c4:	f7ff ffda 	bl	810d27c <__sfputc_r>
 810d2c8:	1c43      	adds	r3, r0, #1
 810d2ca:	d1f3      	bne.n	810d2b4 <__sfputs_r+0xa>
 810d2cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810d2d0 <_vfiprintf_r>:
 810d2d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810d2d4:	460d      	mov	r5, r1
 810d2d6:	b09d      	sub	sp, #116	@ 0x74
 810d2d8:	4614      	mov	r4, r2
 810d2da:	4698      	mov	r8, r3
 810d2dc:	4606      	mov	r6, r0
 810d2de:	b118      	cbz	r0, 810d2e8 <_vfiprintf_r+0x18>
 810d2e0:	6a03      	ldr	r3, [r0, #32]
 810d2e2:	b90b      	cbnz	r3, 810d2e8 <_vfiprintf_r+0x18>
 810d2e4:	f7fe fb80 	bl	810b9e8 <__sinit>
 810d2e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810d2ea:	07d9      	lsls	r1, r3, #31
 810d2ec:	d405      	bmi.n	810d2fa <_vfiprintf_r+0x2a>
 810d2ee:	89ab      	ldrh	r3, [r5, #12]
 810d2f0:	059a      	lsls	r2, r3, #22
 810d2f2:	d402      	bmi.n	810d2fa <_vfiprintf_r+0x2a>
 810d2f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810d2f6:	f7fe fcde 	bl	810bcb6 <__retarget_lock_acquire_recursive>
 810d2fa:	89ab      	ldrh	r3, [r5, #12]
 810d2fc:	071b      	lsls	r3, r3, #28
 810d2fe:	d501      	bpl.n	810d304 <_vfiprintf_r+0x34>
 810d300:	692b      	ldr	r3, [r5, #16]
 810d302:	b99b      	cbnz	r3, 810d32c <_vfiprintf_r+0x5c>
 810d304:	4629      	mov	r1, r5
 810d306:	4630      	mov	r0, r6
 810d308:	f000 f9e4 	bl	810d6d4 <__swsetup_r>
 810d30c:	b170      	cbz	r0, 810d32c <_vfiprintf_r+0x5c>
 810d30e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810d310:	07dc      	lsls	r4, r3, #31
 810d312:	d504      	bpl.n	810d31e <_vfiprintf_r+0x4e>
 810d314:	f04f 30ff 	mov.w	r0, #4294967295
 810d318:	b01d      	add	sp, #116	@ 0x74
 810d31a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810d31e:	89ab      	ldrh	r3, [r5, #12]
 810d320:	0598      	lsls	r0, r3, #22
 810d322:	d4f7      	bmi.n	810d314 <_vfiprintf_r+0x44>
 810d324:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810d326:	f7fe fcc7 	bl	810bcb8 <__retarget_lock_release_recursive>
 810d32a:	e7f3      	b.n	810d314 <_vfiprintf_r+0x44>
 810d32c:	2300      	movs	r3, #0
 810d32e:	9309      	str	r3, [sp, #36]	@ 0x24
 810d330:	2320      	movs	r3, #32
 810d332:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 810d336:	f8cd 800c 	str.w	r8, [sp, #12]
 810d33a:	2330      	movs	r3, #48	@ 0x30
 810d33c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 810d4ec <_vfiprintf_r+0x21c>
 810d340:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 810d344:	f04f 0901 	mov.w	r9, #1
 810d348:	4623      	mov	r3, r4
 810d34a:	469a      	mov	sl, r3
 810d34c:	f813 2b01 	ldrb.w	r2, [r3], #1
 810d350:	b10a      	cbz	r2, 810d356 <_vfiprintf_r+0x86>
 810d352:	2a25      	cmp	r2, #37	@ 0x25
 810d354:	d1f9      	bne.n	810d34a <_vfiprintf_r+0x7a>
 810d356:	ebba 0b04 	subs.w	fp, sl, r4
 810d35a:	d00b      	beq.n	810d374 <_vfiprintf_r+0xa4>
 810d35c:	465b      	mov	r3, fp
 810d35e:	4622      	mov	r2, r4
 810d360:	4629      	mov	r1, r5
 810d362:	4630      	mov	r0, r6
 810d364:	f7ff ffa1 	bl	810d2aa <__sfputs_r>
 810d368:	3001      	adds	r0, #1
 810d36a:	f000 80a7 	beq.w	810d4bc <_vfiprintf_r+0x1ec>
 810d36e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810d370:	445a      	add	r2, fp
 810d372:	9209      	str	r2, [sp, #36]	@ 0x24
 810d374:	f89a 3000 	ldrb.w	r3, [sl]
 810d378:	2b00      	cmp	r3, #0
 810d37a:	f000 809f 	beq.w	810d4bc <_vfiprintf_r+0x1ec>
 810d37e:	2300      	movs	r3, #0
 810d380:	f04f 32ff 	mov.w	r2, #4294967295
 810d384:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810d388:	f10a 0a01 	add.w	sl, sl, #1
 810d38c:	9304      	str	r3, [sp, #16]
 810d38e:	9307      	str	r3, [sp, #28]
 810d390:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 810d394:	931a      	str	r3, [sp, #104]	@ 0x68
 810d396:	4654      	mov	r4, sl
 810d398:	2205      	movs	r2, #5
 810d39a:	f814 1b01 	ldrb.w	r1, [r4], #1
 810d39e:	4853      	ldr	r0, [pc, #332]	@ (810d4ec <_vfiprintf_r+0x21c>)
 810d3a0:	f7f2 ff9e 	bl	81002e0 <memchr>
 810d3a4:	9a04      	ldr	r2, [sp, #16]
 810d3a6:	b9d8      	cbnz	r0, 810d3e0 <_vfiprintf_r+0x110>
 810d3a8:	06d1      	lsls	r1, r2, #27
 810d3aa:	bf44      	itt	mi
 810d3ac:	2320      	movmi	r3, #32
 810d3ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810d3b2:	0713      	lsls	r3, r2, #28
 810d3b4:	bf44      	itt	mi
 810d3b6:	232b      	movmi	r3, #43	@ 0x2b
 810d3b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810d3bc:	f89a 3000 	ldrb.w	r3, [sl]
 810d3c0:	2b2a      	cmp	r3, #42	@ 0x2a
 810d3c2:	d015      	beq.n	810d3f0 <_vfiprintf_r+0x120>
 810d3c4:	9a07      	ldr	r2, [sp, #28]
 810d3c6:	4654      	mov	r4, sl
 810d3c8:	2000      	movs	r0, #0
 810d3ca:	f04f 0c0a 	mov.w	ip, #10
 810d3ce:	4621      	mov	r1, r4
 810d3d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 810d3d4:	3b30      	subs	r3, #48	@ 0x30
 810d3d6:	2b09      	cmp	r3, #9
 810d3d8:	d94b      	bls.n	810d472 <_vfiprintf_r+0x1a2>
 810d3da:	b1b0      	cbz	r0, 810d40a <_vfiprintf_r+0x13a>
 810d3dc:	9207      	str	r2, [sp, #28]
 810d3de:	e014      	b.n	810d40a <_vfiprintf_r+0x13a>
 810d3e0:	eba0 0308 	sub.w	r3, r0, r8
 810d3e4:	fa09 f303 	lsl.w	r3, r9, r3
 810d3e8:	4313      	orrs	r3, r2
 810d3ea:	9304      	str	r3, [sp, #16]
 810d3ec:	46a2      	mov	sl, r4
 810d3ee:	e7d2      	b.n	810d396 <_vfiprintf_r+0xc6>
 810d3f0:	9b03      	ldr	r3, [sp, #12]
 810d3f2:	1d19      	adds	r1, r3, #4
 810d3f4:	681b      	ldr	r3, [r3, #0]
 810d3f6:	9103      	str	r1, [sp, #12]
 810d3f8:	2b00      	cmp	r3, #0
 810d3fa:	bfbb      	ittet	lt
 810d3fc:	425b      	neglt	r3, r3
 810d3fe:	f042 0202 	orrlt.w	r2, r2, #2
 810d402:	9307      	strge	r3, [sp, #28]
 810d404:	9307      	strlt	r3, [sp, #28]
 810d406:	bfb8      	it	lt
 810d408:	9204      	strlt	r2, [sp, #16]
 810d40a:	7823      	ldrb	r3, [r4, #0]
 810d40c:	2b2e      	cmp	r3, #46	@ 0x2e
 810d40e:	d10a      	bne.n	810d426 <_vfiprintf_r+0x156>
 810d410:	7863      	ldrb	r3, [r4, #1]
 810d412:	2b2a      	cmp	r3, #42	@ 0x2a
 810d414:	d132      	bne.n	810d47c <_vfiprintf_r+0x1ac>
 810d416:	9b03      	ldr	r3, [sp, #12]
 810d418:	1d1a      	adds	r2, r3, #4
 810d41a:	681b      	ldr	r3, [r3, #0]
 810d41c:	9203      	str	r2, [sp, #12]
 810d41e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 810d422:	3402      	adds	r4, #2
 810d424:	9305      	str	r3, [sp, #20]
 810d426:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 810d4fc <_vfiprintf_r+0x22c>
 810d42a:	7821      	ldrb	r1, [r4, #0]
 810d42c:	2203      	movs	r2, #3
 810d42e:	4650      	mov	r0, sl
 810d430:	f7f2 ff56 	bl	81002e0 <memchr>
 810d434:	b138      	cbz	r0, 810d446 <_vfiprintf_r+0x176>
 810d436:	9b04      	ldr	r3, [sp, #16]
 810d438:	eba0 000a 	sub.w	r0, r0, sl
 810d43c:	2240      	movs	r2, #64	@ 0x40
 810d43e:	4082      	lsls	r2, r0
 810d440:	4313      	orrs	r3, r2
 810d442:	3401      	adds	r4, #1
 810d444:	9304      	str	r3, [sp, #16]
 810d446:	f814 1b01 	ldrb.w	r1, [r4], #1
 810d44a:	4829      	ldr	r0, [pc, #164]	@ (810d4f0 <_vfiprintf_r+0x220>)
 810d44c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 810d450:	2206      	movs	r2, #6
 810d452:	f7f2 ff45 	bl	81002e0 <memchr>
 810d456:	2800      	cmp	r0, #0
 810d458:	d03f      	beq.n	810d4da <_vfiprintf_r+0x20a>
 810d45a:	4b26      	ldr	r3, [pc, #152]	@ (810d4f4 <_vfiprintf_r+0x224>)
 810d45c:	bb1b      	cbnz	r3, 810d4a6 <_vfiprintf_r+0x1d6>
 810d45e:	9b03      	ldr	r3, [sp, #12]
 810d460:	3307      	adds	r3, #7
 810d462:	f023 0307 	bic.w	r3, r3, #7
 810d466:	3308      	adds	r3, #8
 810d468:	9303      	str	r3, [sp, #12]
 810d46a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d46c:	443b      	add	r3, r7
 810d46e:	9309      	str	r3, [sp, #36]	@ 0x24
 810d470:	e76a      	b.n	810d348 <_vfiprintf_r+0x78>
 810d472:	fb0c 3202 	mla	r2, ip, r2, r3
 810d476:	460c      	mov	r4, r1
 810d478:	2001      	movs	r0, #1
 810d47a:	e7a8      	b.n	810d3ce <_vfiprintf_r+0xfe>
 810d47c:	2300      	movs	r3, #0
 810d47e:	3401      	adds	r4, #1
 810d480:	9305      	str	r3, [sp, #20]
 810d482:	4619      	mov	r1, r3
 810d484:	f04f 0c0a 	mov.w	ip, #10
 810d488:	4620      	mov	r0, r4
 810d48a:	f810 2b01 	ldrb.w	r2, [r0], #1
 810d48e:	3a30      	subs	r2, #48	@ 0x30
 810d490:	2a09      	cmp	r2, #9
 810d492:	d903      	bls.n	810d49c <_vfiprintf_r+0x1cc>
 810d494:	2b00      	cmp	r3, #0
 810d496:	d0c6      	beq.n	810d426 <_vfiprintf_r+0x156>
 810d498:	9105      	str	r1, [sp, #20]
 810d49a:	e7c4      	b.n	810d426 <_vfiprintf_r+0x156>
 810d49c:	fb0c 2101 	mla	r1, ip, r1, r2
 810d4a0:	4604      	mov	r4, r0
 810d4a2:	2301      	movs	r3, #1
 810d4a4:	e7f0      	b.n	810d488 <_vfiprintf_r+0x1b8>
 810d4a6:	ab03      	add	r3, sp, #12
 810d4a8:	9300      	str	r3, [sp, #0]
 810d4aa:	462a      	mov	r2, r5
 810d4ac:	4b12      	ldr	r3, [pc, #72]	@ (810d4f8 <_vfiprintf_r+0x228>)
 810d4ae:	a904      	add	r1, sp, #16
 810d4b0:	4630      	mov	r0, r6
 810d4b2:	f7fd fe57 	bl	810b164 <_printf_float>
 810d4b6:	4607      	mov	r7, r0
 810d4b8:	1c78      	adds	r0, r7, #1
 810d4ba:	d1d6      	bne.n	810d46a <_vfiprintf_r+0x19a>
 810d4bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810d4be:	07d9      	lsls	r1, r3, #31
 810d4c0:	d405      	bmi.n	810d4ce <_vfiprintf_r+0x1fe>
 810d4c2:	89ab      	ldrh	r3, [r5, #12]
 810d4c4:	059a      	lsls	r2, r3, #22
 810d4c6:	d402      	bmi.n	810d4ce <_vfiprintf_r+0x1fe>
 810d4c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810d4ca:	f7fe fbf5 	bl	810bcb8 <__retarget_lock_release_recursive>
 810d4ce:	89ab      	ldrh	r3, [r5, #12]
 810d4d0:	065b      	lsls	r3, r3, #25
 810d4d2:	f53f af1f 	bmi.w	810d314 <_vfiprintf_r+0x44>
 810d4d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 810d4d8:	e71e      	b.n	810d318 <_vfiprintf_r+0x48>
 810d4da:	ab03      	add	r3, sp, #12
 810d4dc:	9300      	str	r3, [sp, #0]
 810d4de:	462a      	mov	r2, r5
 810d4e0:	4b05      	ldr	r3, [pc, #20]	@ (810d4f8 <_vfiprintf_r+0x228>)
 810d4e2:	a904      	add	r1, sp, #16
 810d4e4:	4630      	mov	r0, r6
 810d4e6:	f7fe f8d5 	bl	810b694 <_printf_i>
 810d4ea:	e7e4      	b.n	810d4b6 <_vfiprintf_r+0x1e6>
 810d4ec:	0810dc4a 	.word	0x0810dc4a
 810d4f0:	0810dc54 	.word	0x0810dc54
 810d4f4:	0810b165 	.word	0x0810b165
 810d4f8:	0810d2ab 	.word	0x0810d2ab
 810d4fc:	0810dc50 	.word	0x0810dc50

0810d500 <__sflush_r>:
 810d500:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 810d504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810d508:	0716      	lsls	r6, r2, #28
 810d50a:	4605      	mov	r5, r0
 810d50c:	460c      	mov	r4, r1
 810d50e:	d454      	bmi.n	810d5ba <__sflush_r+0xba>
 810d510:	684b      	ldr	r3, [r1, #4]
 810d512:	2b00      	cmp	r3, #0
 810d514:	dc02      	bgt.n	810d51c <__sflush_r+0x1c>
 810d516:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 810d518:	2b00      	cmp	r3, #0
 810d51a:	dd48      	ble.n	810d5ae <__sflush_r+0xae>
 810d51c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 810d51e:	2e00      	cmp	r6, #0
 810d520:	d045      	beq.n	810d5ae <__sflush_r+0xae>
 810d522:	2300      	movs	r3, #0
 810d524:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 810d528:	682f      	ldr	r7, [r5, #0]
 810d52a:	6a21      	ldr	r1, [r4, #32]
 810d52c:	602b      	str	r3, [r5, #0]
 810d52e:	d030      	beq.n	810d592 <__sflush_r+0x92>
 810d530:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 810d532:	89a3      	ldrh	r3, [r4, #12]
 810d534:	0759      	lsls	r1, r3, #29
 810d536:	d505      	bpl.n	810d544 <__sflush_r+0x44>
 810d538:	6863      	ldr	r3, [r4, #4]
 810d53a:	1ad2      	subs	r2, r2, r3
 810d53c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 810d53e:	b10b      	cbz	r3, 810d544 <__sflush_r+0x44>
 810d540:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 810d542:	1ad2      	subs	r2, r2, r3
 810d544:	2300      	movs	r3, #0
 810d546:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 810d548:	6a21      	ldr	r1, [r4, #32]
 810d54a:	4628      	mov	r0, r5
 810d54c:	47b0      	blx	r6
 810d54e:	1c43      	adds	r3, r0, #1
 810d550:	89a3      	ldrh	r3, [r4, #12]
 810d552:	d106      	bne.n	810d562 <__sflush_r+0x62>
 810d554:	6829      	ldr	r1, [r5, #0]
 810d556:	291d      	cmp	r1, #29
 810d558:	d82b      	bhi.n	810d5b2 <__sflush_r+0xb2>
 810d55a:	4a2a      	ldr	r2, [pc, #168]	@ (810d604 <__sflush_r+0x104>)
 810d55c:	40ca      	lsrs	r2, r1
 810d55e:	07d6      	lsls	r6, r2, #31
 810d560:	d527      	bpl.n	810d5b2 <__sflush_r+0xb2>
 810d562:	2200      	movs	r2, #0
 810d564:	6062      	str	r2, [r4, #4]
 810d566:	04d9      	lsls	r1, r3, #19
 810d568:	6922      	ldr	r2, [r4, #16]
 810d56a:	6022      	str	r2, [r4, #0]
 810d56c:	d504      	bpl.n	810d578 <__sflush_r+0x78>
 810d56e:	1c42      	adds	r2, r0, #1
 810d570:	d101      	bne.n	810d576 <__sflush_r+0x76>
 810d572:	682b      	ldr	r3, [r5, #0]
 810d574:	b903      	cbnz	r3, 810d578 <__sflush_r+0x78>
 810d576:	6560      	str	r0, [r4, #84]	@ 0x54
 810d578:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 810d57a:	602f      	str	r7, [r5, #0]
 810d57c:	b1b9      	cbz	r1, 810d5ae <__sflush_r+0xae>
 810d57e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 810d582:	4299      	cmp	r1, r3
 810d584:	d002      	beq.n	810d58c <__sflush_r+0x8c>
 810d586:	4628      	mov	r0, r5
 810d588:	f7ff f9fe 	bl	810c988 <_free_r>
 810d58c:	2300      	movs	r3, #0
 810d58e:	6363      	str	r3, [r4, #52]	@ 0x34
 810d590:	e00d      	b.n	810d5ae <__sflush_r+0xae>
 810d592:	2301      	movs	r3, #1
 810d594:	4628      	mov	r0, r5
 810d596:	47b0      	blx	r6
 810d598:	4602      	mov	r2, r0
 810d59a:	1c50      	adds	r0, r2, #1
 810d59c:	d1c9      	bne.n	810d532 <__sflush_r+0x32>
 810d59e:	682b      	ldr	r3, [r5, #0]
 810d5a0:	2b00      	cmp	r3, #0
 810d5a2:	d0c6      	beq.n	810d532 <__sflush_r+0x32>
 810d5a4:	2b1d      	cmp	r3, #29
 810d5a6:	d001      	beq.n	810d5ac <__sflush_r+0xac>
 810d5a8:	2b16      	cmp	r3, #22
 810d5aa:	d11e      	bne.n	810d5ea <__sflush_r+0xea>
 810d5ac:	602f      	str	r7, [r5, #0]
 810d5ae:	2000      	movs	r0, #0
 810d5b0:	e022      	b.n	810d5f8 <__sflush_r+0xf8>
 810d5b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810d5b6:	b21b      	sxth	r3, r3
 810d5b8:	e01b      	b.n	810d5f2 <__sflush_r+0xf2>
 810d5ba:	690f      	ldr	r7, [r1, #16]
 810d5bc:	2f00      	cmp	r7, #0
 810d5be:	d0f6      	beq.n	810d5ae <__sflush_r+0xae>
 810d5c0:	0793      	lsls	r3, r2, #30
 810d5c2:	680e      	ldr	r6, [r1, #0]
 810d5c4:	bf08      	it	eq
 810d5c6:	694b      	ldreq	r3, [r1, #20]
 810d5c8:	600f      	str	r7, [r1, #0]
 810d5ca:	bf18      	it	ne
 810d5cc:	2300      	movne	r3, #0
 810d5ce:	eba6 0807 	sub.w	r8, r6, r7
 810d5d2:	608b      	str	r3, [r1, #8]
 810d5d4:	f1b8 0f00 	cmp.w	r8, #0
 810d5d8:	dde9      	ble.n	810d5ae <__sflush_r+0xae>
 810d5da:	6a21      	ldr	r1, [r4, #32]
 810d5dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 810d5de:	4643      	mov	r3, r8
 810d5e0:	463a      	mov	r2, r7
 810d5e2:	4628      	mov	r0, r5
 810d5e4:	47b0      	blx	r6
 810d5e6:	2800      	cmp	r0, #0
 810d5e8:	dc08      	bgt.n	810d5fc <__sflush_r+0xfc>
 810d5ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810d5ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810d5f2:	81a3      	strh	r3, [r4, #12]
 810d5f4:	f04f 30ff 	mov.w	r0, #4294967295
 810d5f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810d5fc:	4407      	add	r7, r0
 810d5fe:	eba8 0800 	sub.w	r8, r8, r0
 810d602:	e7e7      	b.n	810d5d4 <__sflush_r+0xd4>
 810d604:	20400001 	.word	0x20400001

0810d608 <_fflush_r>:
 810d608:	b538      	push	{r3, r4, r5, lr}
 810d60a:	690b      	ldr	r3, [r1, #16]
 810d60c:	4605      	mov	r5, r0
 810d60e:	460c      	mov	r4, r1
 810d610:	b913      	cbnz	r3, 810d618 <_fflush_r+0x10>
 810d612:	2500      	movs	r5, #0
 810d614:	4628      	mov	r0, r5
 810d616:	bd38      	pop	{r3, r4, r5, pc}
 810d618:	b118      	cbz	r0, 810d622 <_fflush_r+0x1a>
 810d61a:	6a03      	ldr	r3, [r0, #32]
 810d61c:	b90b      	cbnz	r3, 810d622 <_fflush_r+0x1a>
 810d61e:	f7fe f9e3 	bl	810b9e8 <__sinit>
 810d622:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810d626:	2b00      	cmp	r3, #0
 810d628:	d0f3      	beq.n	810d612 <_fflush_r+0xa>
 810d62a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 810d62c:	07d0      	lsls	r0, r2, #31
 810d62e:	d404      	bmi.n	810d63a <_fflush_r+0x32>
 810d630:	0599      	lsls	r1, r3, #22
 810d632:	d402      	bmi.n	810d63a <_fflush_r+0x32>
 810d634:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810d636:	f7fe fb3e 	bl	810bcb6 <__retarget_lock_acquire_recursive>
 810d63a:	4628      	mov	r0, r5
 810d63c:	4621      	mov	r1, r4
 810d63e:	f7ff ff5f 	bl	810d500 <__sflush_r>
 810d642:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810d644:	07da      	lsls	r2, r3, #31
 810d646:	4605      	mov	r5, r0
 810d648:	d4e4      	bmi.n	810d614 <_fflush_r+0xc>
 810d64a:	89a3      	ldrh	r3, [r4, #12]
 810d64c:	059b      	lsls	r3, r3, #22
 810d64e:	d4e1      	bmi.n	810d614 <_fflush_r+0xc>
 810d650:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810d652:	f7fe fb31 	bl	810bcb8 <__retarget_lock_release_recursive>
 810d656:	e7dd      	b.n	810d614 <_fflush_r+0xc>

0810d658 <__swbuf_r>:
 810d658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810d65a:	460e      	mov	r6, r1
 810d65c:	4614      	mov	r4, r2
 810d65e:	4605      	mov	r5, r0
 810d660:	b118      	cbz	r0, 810d66a <__swbuf_r+0x12>
 810d662:	6a03      	ldr	r3, [r0, #32]
 810d664:	b90b      	cbnz	r3, 810d66a <__swbuf_r+0x12>
 810d666:	f7fe f9bf 	bl	810b9e8 <__sinit>
 810d66a:	69a3      	ldr	r3, [r4, #24]
 810d66c:	60a3      	str	r3, [r4, #8]
 810d66e:	89a3      	ldrh	r3, [r4, #12]
 810d670:	071a      	lsls	r2, r3, #28
 810d672:	d501      	bpl.n	810d678 <__swbuf_r+0x20>
 810d674:	6923      	ldr	r3, [r4, #16]
 810d676:	b943      	cbnz	r3, 810d68a <__swbuf_r+0x32>
 810d678:	4621      	mov	r1, r4
 810d67a:	4628      	mov	r0, r5
 810d67c:	f000 f82a 	bl	810d6d4 <__swsetup_r>
 810d680:	b118      	cbz	r0, 810d68a <__swbuf_r+0x32>
 810d682:	f04f 37ff 	mov.w	r7, #4294967295
 810d686:	4638      	mov	r0, r7
 810d688:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810d68a:	6823      	ldr	r3, [r4, #0]
 810d68c:	6922      	ldr	r2, [r4, #16]
 810d68e:	1a98      	subs	r0, r3, r2
 810d690:	6963      	ldr	r3, [r4, #20]
 810d692:	b2f6      	uxtb	r6, r6
 810d694:	4283      	cmp	r3, r0
 810d696:	4637      	mov	r7, r6
 810d698:	dc05      	bgt.n	810d6a6 <__swbuf_r+0x4e>
 810d69a:	4621      	mov	r1, r4
 810d69c:	4628      	mov	r0, r5
 810d69e:	f7ff ffb3 	bl	810d608 <_fflush_r>
 810d6a2:	2800      	cmp	r0, #0
 810d6a4:	d1ed      	bne.n	810d682 <__swbuf_r+0x2a>
 810d6a6:	68a3      	ldr	r3, [r4, #8]
 810d6a8:	3b01      	subs	r3, #1
 810d6aa:	60a3      	str	r3, [r4, #8]
 810d6ac:	6823      	ldr	r3, [r4, #0]
 810d6ae:	1c5a      	adds	r2, r3, #1
 810d6b0:	6022      	str	r2, [r4, #0]
 810d6b2:	701e      	strb	r6, [r3, #0]
 810d6b4:	6962      	ldr	r2, [r4, #20]
 810d6b6:	1c43      	adds	r3, r0, #1
 810d6b8:	429a      	cmp	r2, r3
 810d6ba:	d004      	beq.n	810d6c6 <__swbuf_r+0x6e>
 810d6bc:	89a3      	ldrh	r3, [r4, #12]
 810d6be:	07db      	lsls	r3, r3, #31
 810d6c0:	d5e1      	bpl.n	810d686 <__swbuf_r+0x2e>
 810d6c2:	2e0a      	cmp	r6, #10
 810d6c4:	d1df      	bne.n	810d686 <__swbuf_r+0x2e>
 810d6c6:	4621      	mov	r1, r4
 810d6c8:	4628      	mov	r0, r5
 810d6ca:	f7ff ff9d 	bl	810d608 <_fflush_r>
 810d6ce:	2800      	cmp	r0, #0
 810d6d0:	d0d9      	beq.n	810d686 <__swbuf_r+0x2e>
 810d6d2:	e7d6      	b.n	810d682 <__swbuf_r+0x2a>

0810d6d4 <__swsetup_r>:
 810d6d4:	b538      	push	{r3, r4, r5, lr}
 810d6d6:	4b29      	ldr	r3, [pc, #164]	@ (810d77c <__swsetup_r+0xa8>)
 810d6d8:	4605      	mov	r5, r0
 810d6da:	6818      	ldr	r0, [r3, #0]
 810d6dc:	460c      	mov	r4, r1
 810d6de:	b118      	cbz	r0, 810d6e8 <__swsetup_r+0x14>
 810d6e0:	6a03      	ldr	r3, [r0, #32]
 810d6e2:	b90b      	cbnz	r3, 810d6e8 <__swsetup_r+0x14>
 810d6e4:	f7fe f980 	bl	810b9e8 <__sinit>
 810d6e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810d6ec:	0719      	lsls	r1, r3, #28
 810d6ee:	d422      	bmi.n	810d736 <__swsetup_r+0x62>
 810d6f0:	06da      	lsls	r2, r3, #27
 810d6f2:	d407      	bmi.n	810d704 <__swsetup_r+0x30>
 810d6f4:	2209      	movs	r2, #9
 810d6f6:	602a      	str	r2, [r5, #0]
 810d6f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810d6fc:	81a3      	strh	r3, [r4, #12]
 810d6fe:	f04f 30ff 	mov.w	r0, #4294967295
 810d702:	e033      	b.n	810d76c <__swsetup_r+0x98>
 810d704:	0758      	lsls	r0, r3, #29
 810d706:	d512      	bpl.n	810d72e <__swsetup_r+0x5a>
 810d708:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 810d70a:	b141      	cbz	r1, 810d71e <__swsetup_r+0x4a>
 810d70c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 810d710:	4299      	cmp	r1, r3
 810d712:	d002      	beq.n	810d71a <__swsetup_r+0x46>
 810d714:	4628      	mov	r0, r5
 810d716:	f7ff f937 	bl	810c988 <_free_r>
 810d71a:	2300      	movs	r3, #0
 810d71c:	6363      	str	r3, [r4, #52]	@ 0x34
 810d71e:	89a3      	ldrh	r3, [r4, #12]
 810d720:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 810d724:	81a3      	strh	r3, [r4, #12]
 810d726:	2300      	movs	r3, #0
 810d728:	6063      	str	r3, [r4, #4]
 810d72a:	6923      	ldr	r3, [r4, #16]
 810d72c:	6023      	str	r3, [r4, #0]
 810d72e:	89a3      	ldrh	r3, [r4, #12]
 810d730:	f043 0308 	orr.w	r3, r3, #8
 810d734:	81a3      	strh	r3, [r4, #12]
 810d736:	6923      	ldr	r3, [r4, #16]
 810d738:	b94b      	cbnz	r3, 810d74e <__swsetup_r+0x7a>
 810d73a:	89a3      	ldrh	r3, [r4, #12]
 810d73c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 810d740:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 810d744:	d003      	beq.n	810d74e <__swsetup_r+0x7a>
 810d746:	4621      	mov	r1, r4
 810d748:	4628      	mov	r0, r5
 810d74a:	f000 f8b3 	bl	810d8b4 <__smakebuf_r>
 810d74e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810d752:	f013 0201 	ands.w	r2, r3, #1
 810d756:	d00a      	beq.n	810d76e <__swsetup_r+0x9a>
 810d758:	2200      	movs	r2, #0
 810d75a:	60a2      	str	r2, [r4, #8]
 810d75c:	6962      	ldr	r2, [r4, #20]
 810d75e:	4252      	negs	r2, r2
 810d760:	61a2      	str	r2, [r4, #24]
 810d762:	6922      	ldr	r2, [r4, #16]
 810d764:	b942      	cbnz	r2, 810d778 <__swsetup_r+0xa4>
 810d766:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 810d76a:	d1c5      	bne.n	810d6f8 <__swsetup_r+0x24>
 810d76c:	bd38      	pop	{r3, r4, r5, pc}
 810d76e:	0799      	lsls	r1, r3, #30
 810d770:	bf58      	it	pl
 810d772:	6962      	ldrpl	r2, [r4, #20]
 810d774:	60a2      	str	r2, [r4, #8]
 810d776:	e7f4      	b.n	810d762 <__swsetup_r+0x8e>
 810d778:	2000      	movs	r0, #0
 810d77a:	e7f7      	b.n	810d76c <__swsetup_r+0x98>
 810d77c:	10000020 	.word	0x10000020

0810d780 <_sbrk_r>:
 810d780:	b538      	push	{r3, r4, r5, lr}
 810d782:	4d06      	ldr	r5, [pc, #24]	@ (810d79c <_sbrk_r+0x1c>)
 810d784:	2300      	movs	r3, #0
 810d786:	4604      	mov	r4, r0
 810d788:	4608      	mov	r0, r1
 810d78a:	602b      	str	r3, [r5, #0]
 810d78c:	f7f3 ff94 	bl	81016b8 <_sbrk>
 810d790:	1c43      	adds	r3, r0, #1
 810d792:	d102      	bne.n	810d79a <_sbrk_r+0x1a>
 810d794:	682b      	ldr	r3, [r5, #0]
 810d796:	b103      	cbz	r3, 810d79a <_sbrk_r+0x1a>
 810d798:	6023      	str	r3, [r4, #0]
 810d79a:	bd38      	pop	{r3, r4, r5, pc}
 810d79c:	10004e18 	.word	0x10004e18

0810d7a0 <__assert_func>:
 810d7a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810d7a2:	4614      	mov	r4, r2
 810d7a4:	461a      	mov	r2, r3
 810d7a6:	4b09      	ldr	r3, [pc, #36]	@ (810d7cc <__assert_func+0x2c>)
 810d7a8:	681b      	ldr	r3, [r3, #0]
 810d7aa:	4605      	mov	r5, r0
 810d7ac:	68d8      	ldr	r0, [r3, #12]
 810d7ae:	b14c      	cbz	r4, 810d7c4 <__assert_func+0x24>
 810d7b0:	4b07      	ldr	r3, [pc, #28]	@ (810d7d0 <__assert_func+0x30>)
 810d7b2:	9100      	str	r1, [sp, #0]
 810d7b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810d7b8:	4906      	ldr	r1, [pc, #24]	@ (810d7d4 <__assert_func+0x34>)
 810d7ba:	462b      	mov	r3, r5
 810d7bc:	f000 f842 	bl	810d844 <fiprintf>
 810d7c0:	f000 f8d6 	bl	810d970 <abort>
 810d7c4:	4b04      	ldr	r3, [pc, #16]	@ (810d7d8 <__assert_func+0x38>)
 810d7c6:	461c      	mov	r4, r3
 810d7c8:	e7f3      	b.n	810d7b2 <__assert_func+0x12>
 810d7ca:	bf00      	nop
 810d7cc:	10000020 	.word	0x10000020
 810d7d0:	0810dc65 	.word	0x0810dc65
 810d7d4:	0810dc72 	.word	0x0810dc72
 810d7d8:	0810dca0 	.word	0x0810dca0

0810d7dc <_calloc_r>:
 810d7dc:	b570      	push	{r4, r5, r6, lr}
 810d7de:	fba1 5402 	umull	r5, r4, r1, r2
 810d7e2:	b934      	cbnz	r4, 810d7f2 <_calloc_r+0x16>
 810d7e4:	4629      	mov	r1, r5
 810d7e6:	f7ff f943 	bl	810ca70 <_malloc_r>
 810d7ea:	4606      	mov	r6, r0
 810d7ec:	b928      	cbnz	r0, 810d7fa <_calloc_r+0x1e>
 810d7ee:	4630      	mov	r0, r6
 810d7f0:	bd70      	pop	{r4, r5, r6, pc}
 810d7f2:	220c      	movs	r2, #12
 810d7f4:	6002      	str	r2, [r0, #0]
 810d7f6:	2600      	movs	r6, #0
 810d7f8:	e7f9      	b.n	810d7ee <_calloc_r+0x12>
 810d7fa:	462a      	mov	r2, r5
 810d7fc:	4621      	mov	r1, r4
 810d7fe:	f7fe f97e 	bl	810bafe <memset>
 810d802:	e7f4      	b.n	810d7ee <_calloc_r+0x12>

0810d804 <__ascii_mbtowc>:
 810d804:	b082      	sub	sp, #8
 810d806:	b901      	cbnz	r1, 810d80a <__ascii_mbtowc+0x6>
 810d808:	a901      	add	r1, sp, #4
 810d80a:	b142      	cbz	r2, 810d81e <__ascii_mbtowc+0x1a>
 810d80c:	b14b      	cbz	r3, 810d822 <__ascii_mbtowc+0x1e>
 810d80e:	7813      	ldrb	r3, [r2, #0]
 810d810:	600b      	str	r3, [r1, #0]
 810d812:	7812      	ldrb	r2, [r2, #0]
 810d814:	1e10      	subs	r0, r2, #0
 810d816:	bf18      	it	ne
 810d818:	2001      	movne	r0, #1
 810d81a:	b002      	add	sp, #8
 810d81c:	4770      	bx	lr
 810d81e:	4610      	mov	r0, r2
 810d820:	e7fb      	b.n	810d81a <__ascii_mbtowc+0x16>
 810d822:	f06f 0001 	mvn.w	r0, #1
 810d826:	e7f8      	b.n	810d81a <__ascii_mbtowc+0x16>

0810d828 <__ascii_wctomb>:
 810d828:	4603      	mov	r3, r0
 810d82a:	4608      	mov	r0, r1
 810d82c:	b141      	cbz	r1, 810d840 <__ascii_wctomb+0x18>
 810d82e:	2aff      	cmp	r2, #255	@ 0xff
 810d830:	d904      	bls.n	810d83c <__ascii_wctomb+0x14>
 810d832:	228a      	movs	r2, #138	@ 0x8a
 810d834:	601a      	str	r2, [r3, #0]
 810d836:	f04f 30ff 	mov.w	r0, #4294967295
 810d83a:	4770      	bx	lr
 810d83c:	700a      	strb	r2, [r1, #0]
 810d83e:	2001      	movs	r0, #1
 810d840:	4770      	bx	lr
	...

0810d844 <fiprintf>:
 810d844:	b40e      	push	{r1, r2, r3}
 810d846:	b503      	push	{r0, r1, lr}
 810d848:	4601      	mov	r1, r0
 810d84a:	ab03      	add	r3, sp, #12
 810d84c:	4805      	ldr	r0, [pc, #20]	@ (810d864 <fiprintf+0x20>)
 810d84e:	f853 2b04 	ldr.w	r2, [r3], #4
 810d852:	6800      	ldr	r0, [r0, #0]
 810d854:	9301      	str	r3, [sp, #4]
 810d856:	f7ff fd3b 	bl	810d2d0 <_vfiprintf_r>
 810d85a:	b002      	add	sp, #8
 810d85c:	f85d eb04 	ldr.w	lr, [sp], #4
 810d860:	b003      	add	sp, #12
 810d862:	4770      	bx	lr
 810d864:	10000020 	.word	0x10000020

0810d868 <__swhatbuf_r>:
 810d868:	b570      	push	{r4, r5, r6, lr}
 810d86a:	460c      	mov	r4, r1
 810d86c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810d870:	2900      	cmp	r1, #0
 810d872:	b096      	sub	sp, #88	@ 0x58
 810d874:	4615      	mov	r5, r2
 810d876:	461e      	mov	r6, r3
 810d878:	da0d      	bge.n	810d896 <__swhatbuf_r+0x2e>
 810d87a:	89a3      	ldrh	r3, [r4, #12]
 810d87c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 810d880:	f04f 0100 	mov.w	r1, #0
 810d884:	bf14      	ite	ne
 810d886:	2340      	movne	r3, #64	@ 0x40
 810d888:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 810d88c:	2000      	movs	r0, #0
 810d88e:	6031      	str	r1, [r6, #0]
 810d890:	602b      	str	r3, [r5, #0]
 810d892:	b016      	add	sp, #88	@ 0x58
 810d894:	bd70      	pop	{r4, r5, r6, pc}
 810d896:	466a      	mov	r2, sp
 810d898:	f000 f848 	bl	810d92c <_fstat_r>
 810d89c:	2800      	cmp	r0, #0
 810d89e:	dbec      	blt.n	810d87a <__swhatbuf_r+0x12>
 810d8a0:	9901      	ldr	r1, [sp, #4]
 810d8a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 810d8a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 810d8aa:	4259      	negs	r1, r3
 810d8ac:	4159      	adcs	r1, r3
 810d8ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 810d8b2:	e7eb      	b.n	810d88c <__swhatbuf_r+0x24>

0810d8b4 <__smakebuf_r>:
 810d8b4:	898b      	ldrh	r3, [r1, #12]
 810d8b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810d8b8:	079d      	lsls	r5, r3, #30
 810d8ba:	4606      	mov	r6, r0
 810d8bc:	460c      	mov	r4, r1
 810d8be:	d507      	bpl.n	810d8d0 <__smakebuf_r+0x1c>
 810d8c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 810d8c4:	6023      	str	r3, [r4, #0]
 810d8c6:	6123      	str	r3, [r4, #16]
 810d8c8:	2301      	movs	r3, #1
 810d8ca:	6163      	str	r3, [r4, #20]
 810d8cc:	b003      	add	sp, #12
 810d8ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 810d8d0:	ab01      	add	r3, sp, #4
 810d8d2:	466a      	mov	r2, sp
 810d8d4:	f7ff ffc8 	bl	810d868 <__swhatbuf_r>
 810d8d8:	9f00      	ldr	r7, [sp, #0]
 810d8da:	4605      	mov	r5, r0
 810d8dc:	4639      	mov	r1, r7
 810d8de:	4630      	mov	r0, r6
 810d8e0:	f7ff f8c6 	bl	810ca70 <_malloc_r>
 810d8e4:	b948      	cbnz	r0, 810d8fa <__smakebuf_r+0x46>
 810d8e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810d8ea:	059a      	lsls	r2, r3, #22
 810d8ec:	d4ee      	bmi.n	810d8cc <__smakebuf_r+0x18>
 810d8ee:	f023 0303 	bic.w	r3, r3, #3
 810d8f2:	f043 0302 	orr.w	r3, r3, #2
 810d8f6:	81a3      	strh	r3, [r4, #12]
 810d8f8:	e7e2      	b.n	810d8c0 <__smakebuf_r+0xc>
 810d8fa:	89a3      	ldrh	r3, [r4, #12]
 810d8fc:	6020      	str	r0, [r4, #0]
 810d8fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 810d902:	81a3      	strh	r3, [r4, #12]
 810d904:	9b01      	ldr	r3, [sp, #4]
 810d906:	e9c4 0704 	strd	r0, r7, [r4, #16]
 810d90a:	b15b      	cbz	r3, 810d924 <__smakebuf_r+0x70>
 810d90c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810d910:	4630      	mov	r0, r6
 810d912:	f000 f81d 	bl	810d950 <_isatty_r>
 810d916:	b128      	cbz	r0, 810d924 <__smakebuf_r+0x70>
 810d918:	89a3      	ldrh	r3, [r4, #12]
 810d91a:	f023 0303 	bic.w	r3, r3, #3
 810d91e:	f043 0301 	orr.w	r3, r3, #1
 810d922:	81a3      	strh	r3, [r4, #12]
 810d924:	89a3      	ldrh	r3, [r4, #12]
 810d926:	431d      	orrs	r5, r3
 810d928:	81a5      	strh	r5, [r4, #12]
 810d92a:	e7cf      	b.n	810d8cc <__smakebuf_r+0x18>

0810d92c <_fstat_r>:
 810d92c:	b538      	push	{r3, r4, r5, lr}
 810d92e:	4d07      	ldr	r5, [pc, #28]	@ (810d94c <_fstat_r+0x20>)
 810d930:	2300      	movs	r3, #0
 810d932:	4604      	mov	r4, r0
 810d934:	4608      	mov	r0, r1
 810d936:	4611      	mov	r1, r2
 810d938:	602b      	str	r3, [r5, #0]
 810d93a:	f7f3 fe95 	bl	8101668 <_fstat>
 810d93e:	1c43      	adds	r3, r0, #1
 810d940:	d102      	bne.n	810d948 <_fstat_r+0x1c>
 810d942:	682b      	ldr	r3, [r5, #0]
 810d944:	b103      	cbz	r3, 810d948 <_fstat_r+0x1c>
 810d946:	6023      	str	r3, [r4, #0]
 810d948:	bd38      	pop	{r3, r4, r5, pc}
 810d94a:	bf00      	nop
 810d94c:	10004e18 	.word	0x10004e18

0810d950 <_isatty_r>:
 810d950:	b538      	push	{r3, r4, r5, lr}
 810d952:	4d06      	ldr	r5, [pc, #24]	@ (810d96c <_isatty_r+0x1c>)
 810d954:	2300      	movs	r3, #0
 810d956:	4604      	mov	r4, r0
 810d958:	4608      	mov	r0, r1
 810d95a:	602b      	str	r3, [r5, #0]
 810d95c:	f7f3 fe94 	bl	8101688 <_isatty>
 810d960:	1c43      	adds	r3, r0, #1
 810d962:	d102      	bne.n	810d96a <_isatty_r+0x1a>
 810d964:	682b      	ldr	r3, [r5, #0]
 810d966:	b103      	cbz	r3, 810d96a <_isatty_r+0x1a>
 810d968:	6023      	str	r3, [r4, #0]
 810d96a:	bd38      	pop	{r3, r4, r5, pc}
 810d96c:	10004e18 	.word	0x10004e18

0810d970 <abort>:
 810d970:	b508      	push	{r3, lr}
 810d972:	2006      	movs	r0, #6
 810d974:	f000 f82c 	bl	810d9d0 <raise>
 810d978:	2001      	movs	r0, #1
 810d97a:	f7f3 fe25 	bl	81015c8 <_exit>

0810d97e <_raise_r>:
 810d97e:	291f      	cmp	r1, #31
 810d980:	b538      	push	{r3, r4, r5, lr}
 810d982:	4605      	mov	r5, r0
 810d984:	460c      	mov	r4, r1
 810d986:	d904      	bls.n	810d992 <_raise_r+0x14>
 810d988:	2316      	movs	r3, #22
 810d98a:	6003      	str	r3, [r0, #0]
 810d98c:	f04f 30ff 	mov.w	r0, #4294967295
 810d990:	bd38      	pop	{r3, r4, r5, pc}
 810d992:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 810d994:	b112      	cbz	r2, 810d99c <_raise_r+0x1e>
 810d996:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810d99a:	b94b      	cbnz	r3, 810d9b0 <_raise_r+0x32>
 810d99c:	4628      	mov	r0, r5
 810d99e:	f000 f831 	bl	810da04 <_getpid_r>
 810d9a2:	4622      	mov	r2, r4
 810d9a4:	4601      	mov	r1, r0
 810d9a6:	4628      	mov	r0, r5
 810d9a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810d9ac:	f000 b818 	b.w	810d9e0 <_kill_r>
 810d9b0:	2b01      	cmp	r3, #1
 810d9b2:	d00a      	beq.n	810d9ca <_raise_r+0x4c>
 810d9b4:	1c59      	adds	r1, r3, #1
 810d9b6:	d103      	bne.n	810d9c0 <_raise_r+0x42>
 810d9b8:	2316      	movs	r3, #22
 810d9ba:	6003      	str	r3, [r0, #0]
 810d9bc:	2001      	movs	r0, #1
 810d9be:	e7e7      	b.n	810d990 <_raise_r+0x12>
 810d9c0:	2100      	movs	r1, #0
 810d9c2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 810d9c6:	4620      	mov	r0, r4
 810d9c8:	4798      	blx	r3
 810d9ca:	2000      	movs	r0, #0
 810d9cc:	e7e0      	b.n	810d990 <_raise_r+0x12>
	...

0810d9d0 <raise>:
 810d9d0:	4b02      	ldr	r3, [pc, #8]	@ (810d9dc <raise+0xc>)
 810d9d2:	4601      	mov	r1, r0
 810d9d4:	6818      	ldr	r0, [r3, #0]
 810d9d6:	f7ff bfd2 	b.w	810d97e <_raise_r>
 810d9da:	bf00      	nop
 810d9dc:	10000020 	.word	0x10000020

0810d9e0 <_kill_r>:
 810d9e0:	b538      	push	{r3, r4, r5, lr}
 810d9e2:	4d07      	ldr	r5, [pc, #28]	@ (810da00 <_kill_r+0x20>)
 810d9e4:	2300      	movs	r3, #0
 810d9e6:	4604      	mov	r4, r0
 810d9e8:	4608      	mov	r0, r1
 810d9ea:	4611      	mov	r1, r2
 810d9ec:	602b      	str	r3, [r5, #0]
 810d9ee:	f7f3 fddb 	bl	81015a8 <_kill>
 810d9f2:	1c43      	adds	r3, r0, #1
 810d9f4:	d102      	bne.n	810d9fc <_kill_r+0x1c>
 810d9f6:	682b      	ldr	r3, [r5, #0]
 810d9f8:	b103      	cbz	r3, 810d9fc <_kill_r+0x1c>
 810d9fa:	6023      	str	r3, [r4, #0]
 810d9fc:	bd38      	pop	{r3, r4, r5, pc}
 810d9fe:	bf00      	nop
 810da00:	10004e18 	.word	0x10004e18

0810da04 <_getpid_r>:
 810da04:	f7f3 bdc8 	b.w	8101598 <_getpid>

0810da08 <_init>:
 810da08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810da0a:	bf00      	nop
 810da0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810da0e:	bc08      	pop	{r3}
 810da10:	469e      	mov	lr, r3
 810da12:	4770      	bx	lr

0810da14 <_fini>:
 810da14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810da16:	bf00      	nop
 810da18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810da1a:	bc08      	pop	{r3}
 810da1c:	469e      	mov	lr, r3
 810da1e:	4770      	bx	lr
