
BR24L04W.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  24000000  24000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .init_array   00000004  240002cc  240002cc  000102cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .fini_array   00000004  240002d0  240002d0  000102d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .data         00000010  240002d4  240002d4  000102d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000074  240002e4  240002e4  000102e4  2**2
                  ALLOC
  5 .text         00004224  24000358  24000358  00010358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .Dev_Info     000000c8  2400457c  2400457c  0002457c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .rodata       00000010  24004644  24004644  00014644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 ._user_heap_stack 00000604  24004654  24004654  00014654  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00024644  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000d44f  00000000  00000000  00024672  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00001d2a  00000000  00000000  00031ac1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000aa8  00000000  00000000  000337f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00031894  00000000  00000000  00034298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000e164  00000000  00000000  00065b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0013c8a7  00000000  00000000  00073c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  001b0537  2**0
                  CONTENTS, READONLY
 17 .debug_ranges 000009a8  00000000  00000000  001b0588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00002a4c  00000000  00000000  001b0f30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

24000358 <__do_global_dtors_aux>:
24000358:	b510      	push	{r4, lr}
2400035a:	4c05      	ldr	r4, [pc, #20]	; (24000370 <__do_global_dtors_aux+0x18>)
2400035c:	7823      	ldrb	r3, [r4, #0]
2400035e:	b933      	cbnz	r3, 2400036e <__do_global_dtors_aux+0x16>
24000360:	4b04      	ldr	r3, [pc, #16]	; (24000374 <__do_global_dtors_aux+0x1c>)
24000362:	b113      	cbz	r3, 2400036a <__do_global_dtors_aux+0x12>
24000364:	4804      	ldr	r0, [pc, #16]	; (24000378 <__do_global_dtors_aux+0x20>)
24000366:	f3af 8000 	nop.w
2400036a:	2301      	movs	r3, #1
2400036c:	7023      	strb	r3, [r4, #0]
2400036e:	bd10      	pop	{r4, pc}
24000370:	240002e4 	.word	0x240002e4
24000374:	00000000 	.word	0x00000000
24000378:	24004564 	.word	0x24004564

2400037c <frame_dummy>:
2400037c:	b508      	push	{r3, lr}
2400037e:	4b03      	ldr	r3, [pc, #12]	; (2400038c <frame_dummy+0x10>)
24000380:	b11b      	cbz	r3, 2400038a <frame_dummy+0xe>
24000382:	4903      	ldr	r1, [pc, #12]	; (24000390 <frame_dummy+0x14>)
24000384:	4803      	ldr	r0, [pc, #12]	; (24000394 <frame_dummy+0x18>)
24000386:	f3af 8000 	nop.w
2400038a:	bd08      	pop	{r3, pc}
2400038c:	00000000 	.word	0x00000000
24000390:	240002e8 	.word	0x240002e8
24000394:	24004564 	.word	0x24004564

24000398 <Init>:

//=============================================================================
//  M E T H O D S
//-----------------------------------------------------------------------------
int Init(void)
{
24000398:	b580      	push	{r7, lr}
2400039a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
2400039c:	b672      	cpsid	i
}
2400039e:	bf00      	nop
	__disable_irq();
	MX_I2C2_Init_External();
240003a0:	f000 fa9e 	bl	240008e0 <MX_I2C2_Init_External>
  __ASM volatile ("cpsie i" : : : "memory");
240003a4:	b662      	cpsie	i
}
240003a6:	bf00      	nop
	__enable_irq();

	return 1;
240003a8:	2301      	movs	r3, #1
}
240003aa:	4618      	mov	r0, r3
240003ac:	bd80      	pop	{r7, pc}
	...

240003b0 <Write>:

//-----------------------------------------------------------------------------
int Write(uint32_t Address, uint32_t Size, uint8_t *Buffer)
{
240003b0:	b580      	push	{r7, lr}
240003b2:	b084      	sub	sp, #16
240003b4:	af00      	add	r7, sp, #0
240003b6:	60f8      	str	r0, [r7, #12]
240003b8:	60b9      	str	r1, [r7, #8]
240003ba:	607a      	str	r2, [r7, #4]
	if(E2_Write(Buffer, Address - StorageInfo.DeviceStartAddress, Size) == 0)
240003bc:	68fb      	ldr	r3, [r7, #12]
240003be:	b29a      	uxth	r2, r3
240003c0:	4b0a      	ldr	r3, [pc, #40]	; (240003ec <Write+0x3c>)
240003c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
240003c4:	b29b      	uxth	r3, r3
240003c6:	1ad3      	subs	r3, r2, r3
240003c8:	b29b      	uxth	r3, r3
240003ca:	68ba      	ldr	r2, [r7, #8]
240003cc:	b292      	uxth	r2, r2
240003ce:	4619      	mov	r1, r3
240003d0:	6878      	ldr	r0, [r7, #4]
240003d2:	f000 f8a7 	bl	24000524 <E2_Write>
240003d6:	4603      	mov	r3, r0
240003d8:	2b00      	cmp	r3, #0
240003da:	d101      	bne.n	240003e0 <Write+0x30>
		return 0;
240003dc:	2300      	movs	r3, #0
240003de:	e000      	b.n	240003e2 <Write+0x32>

	return 1;
240003e0:	2301      	movs	r3, #1
}
240003e2:	4618      	mov	r0, r3
240003e4:	3710      	adds	r7, #16
240003e6:	46bd      	mov	sp, r7
240003e8:	bd80      	pop	{r7, pc}
240003ea:	bf00      	nop
240003ec:	2400457c 	.word	0x2400457c

240003f0 <Read>:

//-----------------------------------------------------------------------------
int Read(uint32_t Address, uint32_t Size, uint8_t *Buffer)
{
240003f0:	b580      	push	{r7, lr}
240003f2:	b084      	sub	sp, #16
240003f4:	af00      	add	r7, sp, #0
240003f6:	60f8      	str	r0, [r7, #12]
240003f8:	60b9      	str	r1, [r7, #8]
240003fa:	607a      	str	r2, [r7, #4]
	if(E2_Read(Buffer, (uint16_t)(Address - StorageInfo.DeviceStartAddress), (uint16_t)Size) == 0)
240003fc:	68fb      	ldr	r3, [r7, #12]
240003fe:	b29a      	uxth	r2, r3
24000400:	4b0a      	ldr	r3, [pc, #40]	; (2400042c <Read+0x3c>)
24000402:	6e9b      	ldr	r3, [r3, #104]	; 0x68
24000404:	b29b      	uxth	r3, r3
24000406:	1ad3      	subs	r3, r2, r3
24000408:	b29b      	uxth	r3, r3
2400040a:	68ba      	ldr	r2, [r7, #8]
2400040c:	b292      	uxth	r2, r2
2400040e:	4619      	mov	r1, r3
24000410:	6878      	ldr	r0, [r7, #4]
24000412:	f000 f841 	bl	24000498 <E2_Read>
24000416:	4603      	mov	r3, r0
24000418:	2b00      	cmp	r3, #0
2400041a:	d101      	bne.n	24000420 <Read+0x30>
		return 0;
2400041c:	2300      	movs	r3, #0
2400041e:	e000      	b.n	24000422 <Read+0x32>

	return 1;
24000420:	2301      	movs	r3, #1
}
24000422:	4618      	mov	r0, r3
24000424:	3710      	adds	r7, #16
24000426:	46bd      	mov	sp, r7
24000428:	bd80      	pop	{r7, pc}
2400042a:	bf00      	nop
2400042c:	2400457c 	.word	0x2400457c

24000430 <SectorErase>:

//-----------------------------------------------------------------------------
int SectorErase(uint32_t EraseStartAddress ,uint32_t EraseEndAddress)
{
24000430:	b480      	push	{r7}
24000432:	b083      	sub	sp, #12
24000434:	af00      	add	r7, sp, #0
24000436:	6078      	str	r0, [r7, #4]
24000438:	6039      	str	r1, [r7, #0]
	return 1;
2400043a:	2301      	movs	r3, #1
}
2400043c:	4618      	mov	r0, r3
2400043e:	370c      	adds	r7, #12
24000440:	46bd      	mov	sp, r7
24000442:	f85d 7b04 	ldr.w	r7, [sp], #4
24000446:	4770      	bx	lr

24000448 <MassErase>:

//-----------------------------------------------------------------------------
int MassErase(void)
{
24000448:	b480      	push	{r7}
2400044a:	af00      	add	r7, sp, #0
	return 1;
2400044c:	2301      	movs	r3, #1
}
2400044e:	4618      	mov	r0, r3
24000450:	46bd      	mov	sp, r7
24000452:	f85d 7b04 	ldr.w	r7, [sp], #4
24000456:	4770      	bx	lr

24000458 <CheckSum>:

//-----------------------------------------------------------------------------
uint32_t CheckSum(uint32_t StartAddress, uint32_t Size, uint32_t InitVal)
{
24000458:	b480      	push	{r7}
2400045a:	b085      	sub	sp, #20
2400045c:	af00      	add	r7, sp, #0
2400045e:	60f8      	str	r0, [r7, #12]
24000460:	60b9      	str	r1, [r7, #8]
24000462:	607a      	str	r2, [r7, #4]
	return 0;
24000464:	2300      	movs	r3, #0
}
24000466:	4618      	mov	r0, r3
24000468:	3714      	adds	r7, #20
2400046a:	46bd      	mov	sp, r7
2400046c:	f85d 7b04 	ldr.w	r7, [sp], #4
24000470:	4770      	bx	lr

24000472 <Verify>:

//-----------------------------------------------------------------------------
uint64_t Verify(uint32_t MemoryAddr, uint32_t BufferAddr, uint32_t Size, uint32_t Missalignement)
{
24000472:	b480      	push	{r7}
24000474:	b085      	sub	sp, #20
24000476:	af00      	add	r7, sp, #0
24000478:	60f8      	str	r0, [r7, #12]
2400047a:	60b9      	str	r1, [r7, #8]
2400047c:	607a      	str	r2, [r7, #4]
2400047e:	603b      	str	r3, [r7, #0]
	return 0;
24000480:	f04f 0200 	mov.w	r2, #0
24000484:	f04f 0300 	mov.w	r3, #0
}
24000488:	4610      	mov	r0, r2
2400048a:	4619      	mov	r1, r3
2400048c:	3714      	adds	r7, #20
2400048e:	46bd      	mov	sp, r7
24000490:	f85d 7b04 	ldr.w	r7, [sp], #4
24000494:	4770      	bx	lr
	...

24000498 <E2_Read>:
//    or returns the actual number of bytes read on success
//  Note:
//    Blocking but times out after E2_TIMEOUT.
//-----------------------------------------------------------------------------
uint16_t E2_Read(void* pData, uint16_t Address, uint16_t Count)
{
24000498:	b580      	push	{r7, lr}
2400049a:	b086      	sub	sp, #24
2400049c:	af04      	add	r7, sp, #16
2400049e:	6078      	str	r0, [r7, #4]
240004a0:	460b      	mov	r3, r1
240004a2:	807b      	strh	r3, [r7, #2]
240004a4:	4613      	mov	r3, r2
240004a6:	803b      	strh	r3, [r7, #0]
	//Validate arguments
	if((pData == NULL) || (Address >= E2_SIZE) || (Count == 0))
240004a8:	687b      	ldr	r3, [r7, #4]
240004aa:	2b00      	cmp	r3, #0
240004ac:	d006      	beq.n	240004bc <E2_Read+0x24>
240004ae:	887b      	ldrh	r3, [r7, #2]
240004b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
240004b4:	d202      	bcs.n	240004bc <E2_Read+0x24>
240004b6:	883b      	ldrh	r3, [r7, #0]
240004b8:	2b00      	cmp	r3, #0
240004ba:	d101      	bne.n	240004c0 <E2_Read+0x28>
		return 0;
240004bc:	2300      	movs	r3, #0
240004be:	e029      	b.n	24000514 <E2_Read+0x7c>

	//Validate access range
	if((Address + Count) > E2_SIZE)
240004c0:	887a      	ldrh	r2, [r7, #2]
240004c2:	883b      	ldrh	r3, [r7, #0]
240004c4:	4413      	add	r3, r2
240004c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
240004ca:	dd01      	ble.n	240004d0 <E2_Read+0x38>
		return 0;
240004cc:	2300      	movs	r3, #0
240004ce:	e021      	b.n	24000514 <E2_Read+0x7c>

	//Make sure writing to device is disabled in case it was left enabled somehow
	E2_WRITE_DISABLE();
240004d0:	2201      	movs	r2, #1
240004d2:	2108      	movs	r1, #8
240004d4:	4811      	ldr	r0, [pc, #68]	; (2400051c <E2_Read+0x84>)
240004d6:	f000 fe81 	bl	240011dc <HAL_GPIO_WritePin>

	//Read data
	if(HAL_I2C_Mem_Read(&E2_I2C, E2_PHY_ADDRESS(Address), E2_MEM_ADDRESS(Address), 1, pData, Count, E2_TIMEOUT) != HAL_OK)
240004da:	887b      	ldrh	r3, [r7, #2]
240004dc:	09db      	lsrs	r3, r3, #7
240004de:	b29b      	uxth	r3, r3
240004e0:	f003 0302 	and.w	r3, r3, #2
240004e4:	b29b      	uxth	r3, r3
240004e6:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
240004ea:	b299      	uxth	r1, r3
240004ec:	887b      	ldrh	r3, [r7, #2]
240004ee:	b2db      	uxtb	r3, r3
240004f0:	b29a      	uxth	r2, r3
240004f2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
240004f6:	9302      	str	r3, [sp, #8]
240004f8:	883b      	ldrh	r3, [r7, #0]
240004fa:	9301      	str	r3, [sp, #4]
240004fc:	687b      	ldr	r3, [r7, #4]
240004fe:	9300      	str	r3, [sp, #0]
24000500:	2301      	movs	r3, #1
24000502:	4807      	ldr	r0, [pc, #28]	; (24000520 <E2_Read+0x88>)
24000504:	f001 f828 	bl	24001558 <HAL_I2C_Mem_Read>
24000508:	4603      	mov	r3, r0
2400050a:	2b00      	cmp	r3, #0
2400050c:	d001      	beq.n	24000512 <E2_Read+0x7a>
		return 0;
2400050e:	2300      	movs	r3, #0
24000510:	e000      	b.n	24000514 <E2_Read+0x7c>

	return Count;
24000512:	883b      	ldrh	r3, [r7, #0]
}
24000514:	4618      	mov	r0, r3
24000516:	3708      	adds	r7, #8
24000518:	46bd      	mov	sp, r7
2400051a:	bd80      	pop	{r7, pc}
2400051c:	58021000 	.word	0x58021000
24000520:	24000300 	.word	0x24000300

24000524 <E2_Write>:
//    Blocking but times out after E2_TIMEOUT.
//    Writing operations smaller than page size are managed without loss of data.
//    Writing operations across device pages are managed.
//-----------------------------------------------------------------------------
uint16_t E2_Write(void* pData, uint16_t Address, uint16_t Count)
{
24000524:	b580      	push	{r7, lr}
24000526:	b08e      	sub	sp, #56	; 0x38
24000528:	af04      	add	r7, sp, #16
2400052a:	6078      	str	r0, [r7, #4]
2400052c:	460b      	mov	r3, r1
2400052e:	807b      	strh	r3, [r7, #2]
24000530:	4613      	mov	r3, r2
24000532:	803b      	strh	r3, [r7, #0]
	uint8_t  TmpBuffer[E2_PAGE_SIZE];
	bool_t   Error;
	uint8_t* Data;

	//Validate arguments
	if((pData == NULL) || (Address >= E2_SIZE) || (Count == 0))
24000534:	687b      	ldr	r3, [r7, #4]
24000536:	2b00      	cmp	r3, #0
24000538:	d006      	beq.n	24000548 <E2_Write+0x24>
2400053a:	887b      	ldrh	r3, [r7, #2]
2400053c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
24000540:	d202      	bcs.n	24000548 <E2_Write+0x24>
24000542:	883b      	ldrh	r3, [r7, #0]
24000544:	2b00      	cmp	r3, #0
24000546:	d101      	bne.n	2400054c <E2_Write+0x28>
		return 0;
24000548:	2300      	movs	r3, #0
2400054a:	e093      	b.n	24000674 <E2_Write+0x150>

	//Validate access range
	if((Address + Count) > E2_SIZE)
2400054c:	887a      	ldrh	r2, [r7, #2]
2400054e:	883b      	ldrh	r3, [r7, #0]
24000550:	4413      	add	r3, r2
24000552:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
24000556:	dd01      	ble.n	2400055c <E2_Write+0x38>
		return 0;
24000558:	2300      	movs	r3, #0
2400055a:	e08b      	b.n	24000674 <E2_Write+0x150>

	Data = (uint8_t*)pData;
2400055c:	687b      	ldr	r3, [r7, #4]
2400055e:	61fb      	str	r3, [r7, #28]

	//Write data
	Index = 0;   //Pointer to data in input buffer
24000560:	2300      	movs	r3, #0
24000562:	84bb      	strh	r3, [r7, #36]	; 0x24
	Error = FALSE;
24000564:	2300      	movs	r3, #0
24000566:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	//Enable writing to device
	E2_WRITE_ENABLE();
2400056a:	2200      	movs	r2, #0
2400056c:	2108      	movs	r1, #8
2400056e:	4843      	ldr	r0, [pc, #268]	; (2400067c <E2_Write+0x158>)
24000570:	f000 fe34 	bl	240011dc <HAL_GPIO_WritePin>

	do
	{
		//Get base page address where to write data
		Page   = (Address / E2_PAGE_SIZE) * E2_PAGE_SIZE;
24000574:	887b      	ldrh	r3, [r7, #2]
24000576:	091b      	lsrs	r3, r3, #4
24000578:	b29b      	uxth	r3, r3
2400057a:	011b      	lsls	r3, r3, #4
2400057c:	837b      	strh	r3, [r7, #26]
		Offset = Address % E2_PAGE_SIZE;
2400057e:	887b      	ldrh	r3, [r7, #2]
24000580:	f003 030f 	and.w	r3, r3, #15
24000584:	84fb      	strh	r3, [r7, #38]	; 0x26

		//Read contents of that page in temporary buffer
		if(HAL_I2C_Mem_Read(&E2_I2C, E2_PHY_ADDRESS(Page), E2_MEM_ADDRESS(Page), 1, TmpBuffer, E2_PAGE_SIZE, E2_TIMEOUT) != HAL_OK)
24000586:	8b7b      	ldrh	r3, [r7, #26]
24000588:	09db      	lsrs	r3, r3, #7
2400058a:	b29b      	uxth	r3, r3
2400058c:	f003 0302 	and.w	r3, r3, #2
24000590:	b29b      	uxth	r3, r3
24000592:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
24000596:	b299      	uxth	r1, r3
24000598:	8b7b      	ldrh	r3, [r7, #26]
2400059a:	b2db      	uxtb	r3, r3
2400059c:	b29a      	uxth	r2, r3
2400059e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
240005a2:	9302      	str	r3, [sp, #8]
240005a4:	2310      	movs	r3, #16
240005a6:	9301      	str	r3, [sp, #4]
240005a8:	f107 0308 	add.w	r3, r7, #8
240005ac:	9300      	str	r3, [sp, #0]
240005ae:	2301      	movs	r3, #1
240005b0:	4833      	ldr	r0, [pc, #204]	; (24000680 <E2_Write+0x15c>)
240005b2:	f000 ffd1 	bl	24001558 <HAL_I2C_Mem_Read>
240005b6:	4603      	mov	r3, r0
240005b8:	2b00      	cmp	r3, #0
240005ba:	d002      	beq.n	240005c2 <E2_Write+0x9e>
			Error = TRUE;
240005bc:	2301      	movs	r3, #1
240005be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		//Write data from input buffer to current page range
		do
		{
			TmpBuffer[Offset] = Data[Index];
240005c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
240005c4:	69fa      	ldr	r2, [r7, #28]
240005c6:	441a      	add	r2, r3
240005c8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
240005ca:	7812      	ldrb	r2, [r2, #0]
240005cc:	3328      	adds	r3, #40	; 0x28
240005ce:	443b      	add	r3, r7
240005d0:	f803 2c20 	strb.w	r2, [r3, #-32]
			Offset++;
240005d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
240005d6:	3301      	adds	r3, #1
240005d8:	84fb      	strh	r3, [r7, #38]	; 0x26
			Index++;
240005da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
240005dc:	3301      	adds	r3, #1
240005de:	84bb      	strh	r3, [r7, #36]	; 0x24
			Address++;
240005e0:	887b      	ldrh	r3, [r7, #2]
240005e2:	3301      	adds	r3, #1
240005e4:	807b      	strh	r3, [r7, #2]
			Count--;
240005e6:	883b      	ldrh	r3, [r7, #0]
240005e8:	3b01      	subs	r3, #1
240005ea:	803b      	strh	r3, [r7, #0]
		}
		while((Offset < E2_PAGE_SIZE) && (Count > 0));
240005ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
240005ee:	2b0f      	cmp	r3, #15
240005f0:	d802      	bhi.n	240005f8 <E2_Write+0xd4>
240005f2:	883b      	ldrh	r3, [r7, #0]
240005f4:	2b00      	cmp	r3, #0
240005f6:	d1e4      	bne.n	240005c2 <E2_Write+0x9e>

		//Write page back to E2
		if(HAL_I2C_Mem_Write(&E2_I2C, E2_PHY_ADDRESS(Page), E2_MEM_ADDRESS(Page), 1, TmpBuffer, E2_PAGE_SIZE, E2_TIMEOUT) != HAL_OK)
240005f8:	8b7b      	ldrh	r3, [r7, #26]
240005fa:	09db      	lsrs	r3, r3, #7
240005fc:	b29b      	uxth	r3, r3
240005fe:	f003 0302 	and.w	r3, r3, #2
24000602:	b29b      	uxth	r3, r3
24000604:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
24000608:	b299      	uxth	r1, r3
2400060a:	8b7b      	ldrh	r3, [r7, #26]
2400060c:	b2db      	uxtb	r3, r3
2400060e:	b29a      	uxth	r2, r3
24000610:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
24000614:	9302      	str	r3, [sp, #8]
24000616:	2310      	movs	r3, #16
24000618:	9301      	str	r3, [sp, #4]
2400061a:	f107 0308 	add.w	r3, r7, #8
2400061e:	9300      	str	r3, [sp, #0]
24000620:	2301      	movs	r3, #1
24000622:	4817      	ldr	r0, [pc, #92]	; (24000680 <E2_Write+0x15c>)
24000624:	f000 fe84 	bl	24001330 <HAL_I2C_Mem_Write>
24000628:	4603      	mov	r3, r0
2400062a:	2b00      	cmp	r3, #0
2400062c:	d002      	beq.n	24000634 <E2_Write+0x110>
			Error = TRUE;
2400062e:	2301      	movs	r3, #1
24000630:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		//Wait for write cycle to complete
		if(HAL_I2C_IsDeviceReady(&E2_I2C, E2_ADDRESS, E2_BUSY_CHECK, E2_TIMEOUT) != HAL_OK)
24000634:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
24000638:	2264      	movs	r2, #100	; 0x64
2400063a:	21a0      	movs	r1, #160	; 0xa0
2400063c:	4810      	ldr	r0, [pc, #64]	; (24000680 <E2_Write+0x15c>)
2400063e:	f001 f8a5 	bl	2400178c <HAL_I2C_IsDeviceReady>
24000642:	4603      	mov	r3, r0
24000644:	2b00      	cmp	r3, #0
24000646:	d002      	beq.n	2400064e <E2_Write+0x12a>
			Error = TRUE;
24000648:	2301      	movs	r3, #1
2400064a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	}
	while((Count > 0) && (!Error));
2400064e:	883b      	ldrh	r3, [r7, #0]
24000650:	2b00      	cmp	r3, #0
24000652:	d003      	beq.n	2400065c <E2_Write+0x138>
24000654:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
24000658:	2b00      	cmp	r3, #0
2400065a:	d08b      	beq.n	24000574 <E2_Write+0x50>

	//Disable writing to device
	E2_WRITE_DISABLE();
2400065c:	2201      	movs	r2, #1
2400065e:	2108      	movs	r1, #8
24000660:	4806      	ldr	r0, [pc, #24]	; (2400067c <E2_Write+0x158>)
24000662:	f000 fdbb 	bl	240011dc <HAL_GPIO_WritePin>

	if(Error)
24000666:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
2400066a:	2b00      	cmp	r3, #0
2400066c:	d001      	beq.n	24000672 <E2_Write+0x14e>
		return 0;
2400066e:	2300      	movs	r3, #0
24000670:	e000      	b.n	24000674 <E2_Write+0x150>

	return Index;
24000672:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
}
24000674:	4618      	mov	r0, r3
24000676:	3728      	adds	r7, #40	; 0x28
24000678:	46bd      	mov	sp, r7
2400067a:	bd80      	pop	{r7, pc}
2400067c:	58021000 	.word	0x58021000
24000680:	24000300 	.word	0x24000300

24000684 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
24000684:	b580      	push	{r7, lr}
24000686:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
24000688:	f000 fa8a 	bl	24000ba0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
2400068c:	f000 f806 	bl	2400069c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
//  SCB->VTOR = 0x24000000;
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
24000690:	f000 f8b4 	bl	240007fc <MX_GPIO_Init>
  MX_I2C2_Init();
24000694:	f000 f872 	bl	2400077c <MX_I2C2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
24000698:	e7fe      	b.n	24000698 <main+0x14>
	...

2400069c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
2400069c:	b580      	push	{r7, lr}
2400069e:	b09c      	sub	sp, #112	; 0x70
240006a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
240006a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
240006a6:	224c      	movs	r2, #76	; 0x4c
240006a8:	2100      	movs	r1, #0
240006aa:	4618      	mov	r0, r3
240006ac:	f003 ff52 	bl	24004554 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
240006b0:	1d3b      	adds	r3, r7, #4
240006b2:	2220      	movs	r2, #32
240006b4:	2100      	movs	r1, #0
240006b6:	4618      	mov	r0, r3
240006b8:	f003 ff4c 	bl	24004554 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
240006bc:	2004      	movs	r0, #4
240006be:	f001 fcbd 	bl	2400203c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
240006c2:	2300      	movs	r3, #0
240006c4:	603b      	str	r3, [r7, #0]
240006c6:	4b2c      	ldr	r3, [pc, #176]	; (24000778 <SystemClock_Config+0xdc>)
240006c8:	699b      	ldr	r3, [r3, #24]
240006ca:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
240006ce:	4a2a      	ldr	r2, [pc, #168]	; (24000778 <SystemClock_Config+0xdc>)
240006d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
240006d4:	6193      	str	r3, [r2, #24]
240006d6:	4b28      	ldr	r3, [pc, #160]	; (24000778 <SystemClock_Config+0xdc>)
240006d8:	699b      	ldr	r3, [r3, #24]
240006da:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
240006de:	603b      	str	r3, [r7, #0]
240006e0:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
240006e2:	bf00      	nop
240006e4:	4b24      	ldr	r3, [pc, #144]	; (24000778 <SystemClock_Config+0xdc>)
240006e6:	699b      	ldr	r3, [r3, #24]
240006e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
240006ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
240006f0:	d1f8      	bne.n	240006e4 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
240006f2:	2301      	movs	r3, #1
240006f4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
240006f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
240006fa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
240006fc:	2302      	movs	r3, #2
240006fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
24000700:	2302      	movs	r3, #2
24000702:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
24000704:	2302      	movs	r3, #2
24000706:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 15;
24000708:	230f      	movs	r3, #15
2400070a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
2400070c:	2302      	movs	r3, #2
2400070e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
24000710:	2302      	movs	r3, #2
24000712:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
24000714:	2302      	movs	r3, #2
24000716:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
24000718:	230c      	movs	r3, #12
2400071a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
2400071c:	2300      	movs	r3, #0
2400071e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 2950;
24000720:	f640 3386 	movw	r3, #2950	; 0xb86
24000724:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
24000726:	f107 0324 	add.w	r3, r7, #36	; 0x24
2400072a:	4618      	mov	r0, r3
2400072c:	f001 fce0 	bl	240020f0 <HAL_RCC_OscConfig>
24000730:	4603      	mov	r3, r0
24000732:	2b00      	cmp	r3, #0
24000734:	d001      	beq.n	2400073a <SystemClock_Config+0x9e>
  {
    Error_Handler();
24000736:	f000 f8d9 	bl	240008ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
2400073a:	233f      	movs	r3, #63	; 0x3f
2400073c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
2400073e:	2303      	movs	r3, #3
24000740:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
24000742:	2300      	movs	r3, #0
24000744:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
24000746:	2308      	movs	r3, #8
24000748:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
2400074a:	2340      	movs	r3, #64	; 0x40
2400074c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
2400074e:	2340      	movs	r3, #64	; 0x40
24000750:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
24000752:	f44f 6380 	mov.w	r3, #1024	; 0x400
24000756:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
24000758:	2340      	movs	r3, #64	; 0x40
2400075a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
2400075c:	1d3b      	adds	r3, r7, #4
2400075e:	2101      	movs	r1, #1
24000760:	4618      	mov	r0, r3
24000762:	f002 f89f 	bl	240028a4 <HAL_RCC_ClockConfig>
24000766:	4603      	mov	r3, r0
24000768:	2b00      	cmp	r3, #0
2400076a:	d001      	beq.n	24000770 <SystemClock_Config+0xd4>
  {
    Error_Handler();
2400076c:	f000 f8be 	bl	240008ec <Error_Handler>
  }
}
24000770:	bf00      	nop
24000772:	3770      	adds	r7, #112	; 0x70
24000774:	46bd      	mov	sp, r7
24000776:	bd80      	pop	{r7, pc}
24000778:	58024800 	.word	0x58024800

2400077c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
2400077c:	b580      	push	{r7, lr}
2400077e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
24000780:	4b1b      	ldr	r3, [pc, #108]	; (240007f0 <MX_I2C2_Init+0x74>)
24000782:	4a1c      	ldr	r2, [pc, #112]	; (240007f4 <MX_I2C2_Init+0x78>)
24000784:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0xC0000709;
24000786:	4b1a      	ldr	r3, [pc, #104]	; (240007f0 <MX_I2C2_Init+0x74>)
24000788:	4a1b      	ldr	r2, [pc, #108]	; (240007f8 <MX_I2C2_Init+0x7c>)
2400078a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
2400078c:	4b18      	ldr	r3, [pc, #96]	; (240007f0 <MX_I2C2_Init+0x74>)
2400078e:	2200      	movs	r2, #0
24000790:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
24000792:	4b17      	ldr	r3, [pc, #92]	; (240007f0 <MX_I2C2_Init+0x74>)
24000794:	2201      	movs	r2, #1
24000796:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
24000798:	4b15      	ldr	r3, [pc, #84]	; (240007f0 <MX_I2C2_Init+0x74>)
2400079a:	2200      	movs	r2, #0
2400079c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
2400079e:	4b14      	ldr	r3, [pc, #80]	; (240007f0 <MX_I2C2_Init+0x74>)
240007a0:	2200      	movs	r2, #0
240007a2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
240007a4:	4b12      	ldr	r3, [pc, #72]	; (240007f0 <MX_I2C2_Init+0x74>)
240007a6:	2200      	movs	r2, #0
240007a8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
240007aa:	4b11      	ldr	r3, [pc, #68]	; (240007f0 <MX_I2C2_Init+0x74>)
240007ac:	2200      	movs	r2, #0
240007ae:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
240007b0:	4b0f      	ldr	r3, [pc, #60]	; (240007f0 <MX_I2C2_Init+0x74>)
240007b2:	2200      	movs	r2, #0
240007b4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
240007b6:	480e      	ldr	r0, [pc, #56]	; (240007f0 <MX_I2C2_Init+0x74>)
240007b8:	f000 fd2a 	bl	24001210 <HAL_I2C_Init>
240007bc:	4603      	mov	r3, r0
240007be:	2b00      	cmp	r3, #0
240007c0:	d001      	beq.n	240007c6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
240007c2:	f000 f893 	bl	240008ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
240007c6:	2100      	movs	r1, #0
240007c8:	4809      	ldr	r0, [pc, #36]	; (240007f0 <MX_I2C2_Init+0x74>)
240007ca:	f001 fb9f 	bl	24001f0c <HAL_I2CEx_ConfigAnalogFilter>
240007ce:	4603      	mov	r3, r0
240007d0:	2b00      	cmp	r3, #0
240007d2:	d001      	beq.n	240007d8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
240007d4:	f000 f88a 	bl	240008ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
240007d8:	2100      	movs	r1, #0
240007da:	4805      	ldr	r0, [pc, #20]	; (240007f0 <MX_I2C2_Init+0x74>)
240007dc:	f001 fbe1 	bl	24001fa2 <HAL_I2CEx_ConfigDigitalFilter>
240007e0:	4603      	mov	r3, r0
240007e2:	2b00      	cmp	r3, #0
240007e4:	d001      	beq.n	240007ea <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
240007e6:	f000 f881 	bl	240008ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
240007ea:	bf00      	nop
240007ec:	bd80      	pop	{r7, pc}
240007ee:	bf00      	nop
240007f0:	24000300 	.word	0x24000300
240007f4:	40005800 	.word	0x40005800
240007f8:	c0000709 	.word	0xc0000709

240007fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
240007fc:	b580      	push	{r7, lr}
240007fe:	b08a      	sub	sp, #40	; 0x28
24000800:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
24000802:	f107 0314 	add.w	r3, r7, #20
24000806:	2200      	movs	r2, #0
24000808:	601a      	str	r2, [r3, #0]
2400080a:	605a      	str	r2, [r3, #4]
2400080c:	609a      	str	r2, [r3, #8]
2400080e:	60da      	str	r2, [r3, #12]
24000810:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
24000812:	4b31      	ldr	r3, [pc, #196]	; (240008d8 <MX_GPIO_Init+0xdc>)
24000814:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000818:	4a2f      	ldr	r2, [pc, #188]	; (240008d8 <MX_GPIO_Init+0xdc>)
2400081a:	f043 0301 	orr.w	r3, r3, #1
2400081e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
24000822:	4b2d      	ldr	r3, [pc, #180]	; (240008d8 <MX_GPIO_Init+0xdc>)
24000824:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000828:	f003 0301 	and.w	r3, r3, #1
2400082c:	613b      	str	r3, [r7, #16]
2400082e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
24000830:	4b29      	ldr	r3, [pc, #164]	; (240008d8 <MX_GPIO_Init+0xdc>)
24000832:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000836:	4a28      	ldr	r2, [pc, #160]	; (240008d8 <MX_GPIO_Init+0xdc>)
24000838:	f043 0310 	orr.w	r3, r3, #16
2400083c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
24000840:	4b25      	ldr	r3, [pc, #148]	; (240008d8 <MX_GPIO_Init+0xdc>)
24000842:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000846:	f003 0310 	and.w	r3, r3, #16
2400084a:	60fb      	str	r3, [r7, #12]
2400084c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
2400084e:	4b22      	ldr	r3, [pc, #136]	; (240008d8 <MX_GPIO_Init+0xdc>)
24000850:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000854:	4a20      	ldr	r2, [pc, #128]	; (240008d8 <MX_GPIO_Init+0xdc>)
24000856:	f043 0304 	orr.w	r3, r3, #4
2400085a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
2400085e:	4b1e      	ldr	r3, [pc, #120]	; (240008d8 <MX_GPIO_Init+0xdc>)
24000860:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000864:	f003 0304 	and.w	r3, r3, #4
24000868:	60bb      	str	r3, [r7, #8]
2400086a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
2400086c:	4b1a      	ldr	r3, [pc, #104]	; (240008d8 <MX_GPIO_Init+0xdc>)
2400086e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000872:	4a19      	ldr	r2, [pc, #100]	; (240008d8 <MX_GPIO_Init+0xdc>)
24000874:	f043 0380 	orr.w	r3, r3, #128	; 0x80
24000878:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
2400087c:	4b16      	ldr	r3, [pc, #88]	; (240008d8 <MX_GPIO_Init+0xdc>)
2400087e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000882:	f003 0380 	and.w	r3, r3, #128	; 0x80
24000886:	607b      	str	r3, [r7, #4]
24000888:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
2400088a:	4b13      	ldr	r3, [pc, #76]	; (240008d8 <MX_GPIO_Init+0xdc>)
2400088c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000890:	4a11      	ldr	r2, [pc, #68]	; (240008d8 <MX_GPIO_Init+0xdc>)
24000892:	f043 0302 	orr.w	r3, r3, #2
24000896:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
2400089a:	4b0f      	ldr	r3, [pc, #60]	; (240008d8 <MX_GPIO_Init+0xdc>)
2400089c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
240008a0:	f003 0302 	and.w	r3, r3, #2
240008a4:	603b      	str	r3, [r7, #0]
240008a6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(E2_WP_GPIO_Port, E2_WP_Pin, GPIO_PIN_RESET);
240008a8:	2200      	movs	r2, #0
240008aa:	2108      	movs	r1, #8
240008ac:	480b      	ldr	r0, [pc, #44]	; (240008dc <MX_GPIO_Init+0xe0>)
240008ae:	f000 fc95 	bl	240011dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : E2_WP_Pin */
  GPIO_InitStruct.Pin = E2_WP_Pin;
240008b2:	2308      	movs	r3, #8
240008b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
240008b6:	2301      	movs	r3, #1
240008b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
240008ba:	2300      	movs	r3, #0
240008bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
240008be:	2300      	movs	r3, #0
240008c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(E2_WP_GPIO_Port, &GPIO_InitStruct);
240008c2:	f107 0314 	add.w	r3, r7, #20
240008c6:	4619      	mov	r1, r3
240008c8:	4804      	ldr	r0, [pc, #16]	; (240008dc <MX_GPIO_Init+0xe0>)
240008ca:	f000 fadf 	bl	24000e8c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
240008ce:	bf00      	nop
240008d0:	3728      	adds	r7, #40	; 0x28
240008d2:	46bd      	mov	sp, r7
240008d4:	bd80      	pop	{r7, pc}
240008d6:	bf00      	nop
240008d8:	58024400 	.word	0x58024400
240008dc:	58021000 	.word	0x58021000

240008e0 <MX_I2C2_Init_External>:

/* USER CODE BEGIN 4 */
void MX_I2C2_Init_External(void)
{
240008e0:	b580      	push	{r7, lr}
240008e2:	af00      	add	r7, sp, #0
	MX_I2C2_Init();
240008e4:	f7ff ff4a 	bl	2400077c <MX_I2C2_Init>
}
240008e8:	bf00      	nop
240008ea:	bd80      	pop	{r7, pc}

240008ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
240008ec:	b480      	push	{r7}
240008ee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
240008f0:	b672      	cpsid	i
}
240008f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
240008f4:	e7fe      	b.n	240008f4 <Error_Handler+0x8>
	...

240008f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
240008f8:	b480      	push	{r7}
240008fa:	b083      	sub	sp, #12
240008fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
240008fe:	4b0a      	ldr	r3, [pc, #40]	; (24000928 <HAL_MspInit+0x30>)
24000900:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
24000904:	4a08      	ldr	r2, [pc, #32]	; (24000928 <HAL_MspInit+0x30>)
24000906:	f043 0302 	orr.w	r3, r3, #2
2400090a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
2400090e:	4b06      	ldr	r3, [pc, #24]	; (24000928 <HAL_MspInit+0x30>)
24000910:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
24000914:	f003 0302 	and.w	r3, r3, #2
24000918:	607b      	str	r3, [r7, #4]
2400091a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
2400091c:	bf00      	nop
2400091e:	370c      	adds	r7, #12
24000920:	46bd      	mov	sp, r7
24000922:	f85d 7b04 	ldr.w	r7, [sp], #4
24000926:	4770      	bx	lr
24000928:	58024400 	.word	0x58024400

2400092c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
2400092c:	b580      	push	{r7, lr}
2400092e:	b0b8      	sub	sp, #224	; 0xe0
24000930:	af00      	add	r7, sp, #0
24000932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
24000934:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
24000938:	2200      	movs	r2, #0
2400093a:	601a      	str	r2, [r3, #0]
2400093c:	605a      	str	r2, [r3, #4]
2400093e:	609a      	str	r2, [r3, #8]
24000940:	60da      	str	r2, [r3, #12]
24000942:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
24000944:	f107 0310 	add.w	r3, r7, #16
24000948:	22b8      	movs	r2, #184	; 0xb8
2400094a:	2100      	movs	r1, #0
2400094c:	4618      	mov	r0, r3
2400094e:	f003 fe01 	bl	24004554 <memset>
  if(hi2c->Instance==I2C2)
24000952:	687b      	ldr	r3, [r7, #4]
24000954:	681b      	ldr	r3, [r3, #0]
24000956:	4a27      	ldr	r2, [pc, #156]	; (240009f4 <HAL_I2C_MspInit+0xc8>)
24000958:	4293      	cmp	r3, r2
2400095a:	d146      	bne.n	240009ea <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
2400095c:	f04f 0208 	mov.w	r2, #8
24000960:	f04f 0300 	mov.w	r3, #0
24000964:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
24000968:	2300      	movs	r3, #0
2400096a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
2400096e:	f107 0310 	add.w	r3, r7, #16
24000972:	4618      	mov	r0, r3
24000974:	f002 fac6 	bl	24002f04 <HAL_RCCEx_PeriphCLKConfig>
24000978:	4603      	mov	r3, r0
2400097a:	2b00      	cmp	r3, #0
2400097c:	d001      	beq.n	24000982 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
2400097e:	f7ff ffb5 	bl	240008ec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
24000982:	4b1d      	ldr	r3, [pc, #116]	; (240009f8 <HAL_I2C_MspInit+0xcc>)
24000984:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000988:	4a1b      	ldr	r2, [pc, #108]	; (240009f8 <HAL_I2C_MspInit+0xcc>)
2400098a:	f043 0302 	orr.w	r3, r3, #2
2400098e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
24000992:	4b19      	ldr	r3, [pc, #100]	; (240009f8 <HAL_I2C_MspInit+0xcc>)
24000994:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000998:	f003 0302 	and.w	r3, r3, #2
2400099c:	60fb      	str	r3, [r7, #12]
2400099e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
240009a0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
240009a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
240009a8:	2312      	movs	r3, #18
240009aa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
240009ae:	2300      	movs	r3, #0
240009b0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
240009b4:	2300      	movs	r3, #0
240009b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
240009ba:	2304      	movs	r3, #4
240009bc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
240009c0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
240009c4:	4619      	mov	r1, r3
240009c6:	480d      	ldr	r0, [pc, #52]	; (240009fc <HAL_I2C_MspInit+0xd0>)
240009c8:	f000 fa60 	bl	24000e8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
240009cc:	4b0a      	ldr	r3, [pc, #40]	; (240009f8 <HAL_I2C_MspInit+0xcc>)
240009ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
240009d2:	4a09      	ldr	r2, [pc, #36]	; (240009f8 <HAL_I2C_MspInit+0xcc>)
240009d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
240009d8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
240009dc:	4b06      	ldr	r3, [pc, #24]	; (240009f8 <HAL_I2C_MspInit+0xcc>)
240009de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
240009e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
240009e6:	60bb      	str	r3, [r7, #8]
240009e8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
240009ea:	bf00      	nop
240009ec:	37e0      	adds	r7, #224	; 0xe0
240009ee:	46bd      	mov	sp, r7
240009f0:	bd80      	pop	{r7, pc}
240009f2:	bf00      	nop
240009f4:	40005800 	.word	0x40005800
240009f8:	58024400 	.word	0x58024400
240009fc:	58020400 	.word	0x58020400

24000a00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
24000a00:	b480      	push	{r7}
24000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
24000a04:	e7fe      	b.n	24000a04 <NMI_Handler+0x4>

24000a06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
24000a06:	b480      	push	{r7}
24000a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
24000a0a:	e7fe      	b.n	24000a0a <HardFault_Handler+0x4>

24000a0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
24000a0c:	b480      	push	{r7}
24000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
24000a10:	e7fe      	b.n	24000a10 <MemManage_Handler+0x4>

24000a12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
24000a12:	b480      	push	{r7}
24000a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
24000a16:	e7fe      	b.n	24000a16 <BusFault_Handler+0x4>

24000a18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
24000a18:	b480      	push	{r7}
24000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
24000a1c:	e7fe      	b.n	24000a1c <UsageFault_Handler+0x4>

24000a1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
24000a1e:	b480      	push	{r7}
24000a20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
24000a22:	bf00      	nop
24000a24:	46bd      	mov	sp, r7
24000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
24000a2a:	4770      	bx	lr

24000a2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
24000a2c:	b480      	push	{r7}
24000a2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
24000a30:	bf00      	nop
24000a32:	46bd      	mov	sp, r7
24000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
24000a38:	4770      	bx	lr

24000a3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
24000a3a:	b480      	push	{r7}
24000a3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
24000a3e:	bf00      	nop
24000a40:	46bd      	mov	sp, r7
24000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
24000a46:	4770      	bx	lr

24000a48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
24000a48:	b580      	push	{r7, lr}
24000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
24000a4c:	f000 f91a 	bl	24000c84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
24000a50:	bf00      	nop
24000a52:	bd80      	pop	{r7, pc}

24000a54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
24000a54:	b480      	push	{r7}
24000a56:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
24000a58:	4b34      	ldr	r3, [pc, #208]	; (24000b2c <SystemInit+0xd8>)
24000a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
24000a5e:	4a33      	ldr	r2, [pc, #204]	; (24000b2c <SystemInit+0xd8>)
24000a60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
24000a64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
24000a68:	4b31      	ldr	r3, [pc, #196]	; (24000b30 <SystemInit+0xdc>)
24000a6a:	681b      	ldr	r3, [r3, #0]
24000a6c:	f003 030f 	and.w	r3, r3, #15
24000a70:	2b06      	cmp	r3, #6
24000a72:	d807      	bhi.n	24000a84 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
24000a74:	4b2e      	ldr	r3, [pc, #184]	; (24000b30 <SystemInit+0xdc>)
24000a76:	681b      	ldr	r3, [r3, #0]
24000a78:	f023 030f 	bic.w	r3, r3, #15
24000a7c:	4a2c      	ldr	r2, [pc, #176]	; (24000b30 <SystemInit+0xdc>)
24000a7e:	f043 0307 	orr.w	r3, r3, #7
24000a82:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
24000a84:	4b2b      	ldr	r3, [pc, #172]	; (24000b34 <SystemInit+0xe0>)
24000a86:	681b      	ldr	r3, [r3, #0]
24000a88:	4a2a      	ldr	r2, [pc, #168]	; (24000b34 <SystemInit+0xe0>)
24000a8a:	f043 0301 	orr.w	r3, r3, #1
24000a8e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
24000a90:	4b28      	ldr	r3, [pc, #160]	; (24000b34 <SystemInit+0xe0>)
24000a92:	2200      	movs	r2, #0
24000a94:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
24000a96:	4b27      	ldr	r3, [pc, #156]	; (24000b34 <SystemInit+0xe0>)
24000a98:	681a      	ldr	r2, [r3, #0]
24000a9a:	4926      	ldr	r1, [pc, #152]	; (24000b34 <SystemInit+0xe0>)
24000a9c:	4b26      	ldr	r3, [pc, #152]	; (24000b38 <SystemInit+0xe4>)
24000a9e:	4013      	ands	r3, r2
24000aa0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
24000aa2:	4b23      	ldr	r3, [pc, #140]	; (24000b30 <SystemInit+0xdc>)
24000aa4:	681b      	ldr	r3, [r3, #0]
24000aa6:	f003 0308 	and.w	r3, r3, #8
24000aaa:	2b00      	cmp	r3, #0
24000aac:	d007      	beq.n	24000abe <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
24000aae:	4b20      	ldr	r3, [pc, #128]	; (24000b30 <SystemInit+0xdc>)
24000ab0:	681b      	ldr	r3, [r3, #0]
24000ab2:	f023 030f 	bic.w	r3, r3, #15
24000ab6:	4a1e      	ldr	r2, [pc, #120]	; (24000b30 <SystemInit+0xdc>)
24000ab8:	f043 0307 	orr.w	r3, r3, #7
24000abc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
24000abe:	4b1d      	ldr	r3, [pc, #116]	; (24000b34 <SystemInit+0xe0>)
24000ac0:	2200      	movs	r2, #0
24000ac2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
24000ac4:	4b1b      	ldr	r3, [pc, #108]	; (24000b34 <SystemInit+0xe0>)
24000ac6:	2200      	movs	r2, #0
24000ac8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
24000aca:	4b1a      	ldr	r3, [pc, #104]	; (24000b34 <SystemInit+0xe0>)
24000acc:	2200      	movs	r2, #0
24000ace:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
24000ad0:	4b18      	ldr	r3, [pc, #96]	; (24000b34 <SystemInit+0xe0>)
24000ad2:	4a1a      	ldr	r2, [pc, #104]	; (24000b3c <SystemInit+0xe8>)
24000ad4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
24000ad6:	4b17      	ldr	r3, [pc, #92]	; (24000b34 <SystemInit+0xe0>)
24000ad8:	4a19      	ldr	r2, [pc, #100]	; (24000b40 <SystemInit+0xec>)
24000ada:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
24000adc:	4b15      	ldr	r3, [pc, #84]	; (24000b34 <SystemInit+0xe0>)
24000ade:	4a19      	ldr	r2, [pc, #100]	; (24000b44 <SystemInit+0xf0>)
24000ae0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
24000ae2:	4b14      	ldr	r3, [pc, #80]	; (24000b34 <SystemInit+0xe0>)
24000ae4:	2200      	movs	r2, #0
24000ae6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
24000ae8:	4b12      	ldr	r3, [pc, #72]	; (24000b34 <SystemInit+0xe0>)
24000aea:	4a16      	ldr	r2, [pc, #88]	; (24000b44 <SystemInit+0xf0>)
24000aec:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
24000aee:	4b11      	ldr	r3, [pc, #68]	; (24000b34 <SystemInit+0xe0>)
24000af0:	2200      	movs	r2, #0
24000af2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
24000af4:	4b0f      	ldr	r3, [pc, #60]	; (24000b34 <SystemInit+0xe0>)
24000af6:	4a13      	ldr	r2, [pc, #76]	; (24000b44 <SystemInit+0xf0>)
24000af8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
24000afa:	4b0e      	ldr	r3, [pc, #56]	; (24000b34 <SystemInit+0xe0>)
24000afc:	2200      	movs	r2, #0
24000afe:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
24000b00:	4b0c      	ldr	r3, [pc, #48]	; (24000b34 <SystemInit+0xe0>)
24000b02:	681b      	ldr	r3, [r3, #0]
24000b04:	4a0b      	ldr	r2, [pc, #44]	; (24000b34 <SystemInit+0xe0>)
24000b06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
24000b0a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
24000b0c:	4b09      	ldr	r3, [pc, #36]	; (24000b34 <SystemInit+0xe0>)
24000b0e:	2200      	movs	r2, #0
24000b10:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
24000b12:	4b0d      	ldr	r3, [pc, #52]	; (24000b48 <SystemInit+0xf4>)
24000b14:	f243 02d2 	movw	r2, #12498	; 0x30d2
24000b18:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
24000b1a:	4b04      	ldr	r3, [pc, #16]	; (24000b2c <SystemInit+0xd8>)
24000b1c:	f04f 5210 	mov.w	r2, #603979776	; 0x24000000
24000b20:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
24000b22:	bf00      	nop
24000b24:	46bd      	mov	sp, r7
24000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
24000b2a:	4770      	bx	lr
24000b2c:	e000ed00 	.word	0xe000ed00
24000b30:	52002000 	.word	0x52002000
24000b34:	58024400 	.word	0x58024400
24000b38:	eaf6ed7f 	.word	0xeaf6ed7f
24000b3c:	02020200 	.word	0x02020200
24000b40:	01ff0000 	.word	0x01ff0000
24000b44:	01010280 	.word	0x01010280
24000b48:	52004000 	.word	0x52004000

24000b4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
24000b4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 24000b84 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
24000b50:	f7ff ff80 	bl	24000a54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
24000b54:	480c      	ldr	r0, [pc, #48]	; (24000b88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
24000b56:	490d      	ldr	r1, [pc, #52]	; (24000b8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
24000b58:	4a0d      	ldr	r2, [pc, #52]	; (24000b90 <LoopFillZerobss+0x1a>)
  movs r3, #0
24000b5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
24000b5c:	e002      	b.n	24000b64 <LoopCopyDataInit>

24000b5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
24000b5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
24000b60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
24000b62:	3304      	adds	r3, #4

24000b64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
24000b64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
24000b66:	428c      	cmp	r4, r1
  bcc CopyDataInit
24000b68:	d3f9      	bcc.n	24000b5e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
24000b6a:	4a0a      	ldr	r2, [pc, #40]	; (24000b94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
24000b6c:	4c0a      	ldr	r4, [pc, #40]	; (24000b98 <LoopFillZerobss+0x22>)
  movs r3, #0
24000b6e:	2300      	movs	r3, #0
  b LoopFillZerobss
24000b70:	e001      	b.n	24000b76 <LoopFillZerobss>

24000b72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
24000b72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
24000b74:	3204      	adds	r2, #4

24000b76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
24000b76:	42a2      	cmp	r2, r4
  bcc FillZerobss
24000b78:	d3fb      	bcc.n	24000b72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
24000b7a:	f003 fcc7 	bl	2400450c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
24000b7e:	f7ff fd81 	bl	24000684 <main>
  bx  lr
24000b82:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
24000b84:	24009000 	.word	0x24009000
  ldr r0, =_sdata
24000b88:	240002d4 	.word	0x240002d4
  ldr r1, =_edata
24000b8c:	240002e4 	.word	0x240002e4
  ldr r2, =_sidata
24000b90:	240002d4 	.word	0x240002d4
  ldr r2, =_sbss
24000b94:	240002e4 	.word	0x240002e4
  ldr r4, =_ebss
24000b98:	24000358 	.word	0x24000358

24000b9c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
24000b9c:	e7fe      	b.n	24000b9c <ADC3_IRQHandler>
	...

24000ba0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
24000ba0:	b580      	push	{r7, lr}
24000ba2:	b082      	sub	sp, #8
24000ba4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
24000ba6:	2003      	movs	r0, #3
24000ba8:	f000 f93e 	bl	24000e28 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
24000bac:	f002 f830 	bl	24002c10 <HAL_RCC_GetSysClockFreq>
24000bb0:	4602      	mov	r2, r0
24000bb2:	4b15      	ldr	r3, [pc, #84]	; (24000c08 <HAL_Init+0x68>)
24000bb4:	699b      	ldr	r3, [r3, #24]
24000bb6:	0a1b      	lsrs	r3, r3, #8
24000bb8:	f003 030f 	and.w	r3, r3, #15
24000bbc:	4913      	ldr	r1, [pc, #76]	; (24000c0c <HAL_Init+0x6c>)
24000bbe:	5ccb      	ldrb	r3, [r1, r3]
24000bc0:	f003 031f 	and.w	r3, r3, #31
24000bc4:	fa22 f303 	lsr.w	r3, r2, r3
24000bc8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
24000bca:	4b0f      	ldr	r3, [pc, #60]	; (24000c08 <HAL_Init+0x68>)
24000bcc:	699b      	ldr	r3, [r3, #24]
24000bce:	f003 030f 	and.w	r3, r3, #15
24000bd2:	4a0e      	ldr	r2, [pc, #56]	; (24000c0c <HAL_Init+0x6c>)
24000bd4:	5cd3      	ldrb	r3, [r2, r3]
24000bd6:	f003 031f 	and.w	r3, r3, #31
24000bda:	687a      	ldr	r2, [r7, #4]
24000bdc:	fa22 f303 	lsr.w	r3, r2, r3
24000be0:	4a0b      	ldr	r2, [pc, #44]	; (24000c10 <HAL_Init+0x70>)
24000be2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
24000be4:	4a0b      	ldr	r2, [pc, #44]	; (24000c14 <HAL_Init+0x74>)
24000be6:	687b      	ldr	r3, [r7, #4]
24000be8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
24000bea:	200f      	movs	r0, #15
24000bec:	f000 f814 	bl	24000c18 <HAL_InitTick>
24000bf0:	4603      	mov	r3, r0
24000bf2:	2b00      	cmp	r3, #0
24000bf4:	d001      	beq.n	24000bfa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
24000bf6:	2301      	movs	r3, #1
24000bf8:	e002      	b.n	24000c00 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
24000bfa:	f7ff fe7d 	bl	240008f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
24000bfe:	2300      	movs	r3, #0
}
24000c00:	4618      	mov	r0, r3
24000c02:	3708      	adds	r7, #8
24000c04:	46bd      	mov	sp, r7
24000c06:	bd80      	pop	{r7, pc}
24000c08:	58024400 	.word	0x58024400
24000c0c:	24004644 	.word	0x24004644
24000c10:	240002d8 	.word	0x240002d8
24000c14:	240002d4 	.word	0x240002d4

24000c18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
24000c18:	b580      	push	{r7, lr}
24000c1a:	b082      	sub	sp, #8
24000c1c:	af00      	add	r7, sp, #0
24000c1e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
24000c20:	4b15      	ldr	r3, [pc, #84]	; (24000c78 <HAL_InitTick+0x60>)
24000c22:	781b      	ldrb	r3, [r3, #0]
24000c24:	2b00      	cmp	r3, #0
24000c26:	d101      	bne.n	24000c2c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
24000c28:	2301      	movs	r3, #1
24000c2a:	e021      	b.n	24000c70 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
24000c2c:	4b13      	ldr	r3, [pc, #76]	; (24000c7c <HAL_InitTick+0x64>)
24000c2e:	681a      	ldr	r2, [r3, #0]
24000c30:	4b11      	ldr	r3, [pc, #68]	; (24000c78 <HAL_InitTick+0x60>)
24000c32:	781b      	ldrb	r3, [r3, #0]
24000c34:	4619      	mov	r1, r3
24000c36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
24000c3a:	fbb3 f3f1 	udiv	r3, r3, r1
24000c3e:	fbb2 f3f3 	udiv	r3, r2, r3
24000c42:	4618      	mov	r0, r3
24000c44:	f000 f915 	bl	24000e72 <HAL_SYSTICK_Config>
24000c48:	4603      	mov	r3, r0
24000c4a:	2b00      	cmp	r3, #0
24000c4c:	d001      	beq.n	24000c52 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
24000c4e:	2301      	movs	r3, #1
24000c50:	e00e      	b.n	24000c70 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
24000c52:	687b      	ldr	r3, [r7, #4]
24000c54:	2b0f      	cmp	r3, #15
24000c56:	d80a      	bhi.n	24000c6e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
24000c58:	2200      	movs	r2, #0
24000c5a:	6879      	ldr	r1, [r7, #4]
24000c5c:	f04f 30ff 	mov.w	r0, #4294967295
24000c60:	f000 f8ed 	bl	24000e3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
24000c64:	4a06      	ldr	r2, [pc, #24]	; (24000c80 <HAL_InitTick+0x68>)
24000c66:	687b      	ldr	r3, [r7, #4]
24000c68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
24000c6a:	2300      	movs	r3, #0
24000c6c:	e000      	b.n	24000c70 <HAL_InitTick+0x58>
    return HAL_ERROR;
24000c6e:	2301      	movs	r3, #1
}
24000c70:	4618      	mov	r0, r3
24000c72:	3708      	adds	r7, #8
24000c74:	46bd      	mov	sp, r7
24000c76:	bd80      	pop	{r7, pc}
24000c78:	240002e0 	.word	0x240002e0
24000c7c:	240002d4 	.word	0x240002d4
24000c80:	240002dc 	.word	0x240002dc

24000c84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
24000c84:	b480      	push	{r7}
24000c86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
24000c88:	4b06      	ldr	r3, [pc, #24]	; (24000ca4 <HAL_IncTick+0x20>)
24000c8a:	781b      	ldrb	r3, [r3, #0]
24000c8c:	461a      	mov	r2, r3
24000c8e:	4b06      	ldr	r3, [pc, #24]	; (24000ca8 <HAL_IncTick+0x24>)
24000c90:	681b      	ldr	r3, [r3, #0]
24000c92:	4413      	add	r3, r2
24000c94:	4a04      	ldr	r2, [pc, #16]	; (24000ca8 <HAL_IncTick+0x24>)
24000c96:	6013      	str	r3, [r2, #0]
}
24000c98:	bf00      	nop
24000c9a:	46bd      	mov	sp, r7
24000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
24000ca0:	4770      	bx	lr
24000ca2:	bf00      	nop
24000ca4:	240002e0 	.word	0x240002e0
24000ca8:	24000354 	.word	0x24000354

24000cac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
24000cac:	b480      	push	{r7}
24000cae:	af00      	add	r7, sp, #0
  return uwTick;
24000cb0:	4b03      	ldr	r3, [pc, #12]	; (24000cc0 <HAL_GetTick+0x14>)
24000cb2:	681b      	ldr	r3, [r3, #0]
}
24000cb4:	4618      	mov	r0, r3
24000cb6:	46bd      	mov	sp, r7
24000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
24000cbc:	4770      	bx	lr
24000cbe:	bf00      	nop
24000cc0:	24000354 	.word	0x24000354

24000cc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
24000cc4:	b480      	push	{r7}
24000cc6:	b085      	sub	sp, #20
24000cc8:	af00      	add	r7, sp, #0
24000cca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
24000ccc:	687b      	ldr	r3, [r7, #4]
24000cce:	f003 0307 	and.w	r3, r3, #7
24000cd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
24000cd4:	4b0b      	ldr	r3, [pc, #44]	; (24000d04 <__NVIC_SetPriorityGrouping+0x40>)
24000cd6:	68db      	ldr	r3, [r3, #12]
24000cd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
24000cda:	68ba      	ldr	r2, [r7, #8]
24000cdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
24000ce0:	4013      	ands	r3, r2
24000ce2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
24000ce4:	68fb      	ldr	r3, [r7, #12]
24000ce6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
24000ce8:	68bb      	ldr	r3, [r7, #8]
24000cea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
24000cec:	4b06      	ldr	r3, [pc, #24]	; (24000d08 <__NVIC_SetPriorityGrouping+0x44>)
24000cee:	4313      	orrs	r3, r2
24000cf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
24000cf2:	4a04      	ldr	r2, [pc, #16]	; (24000d04 <__NVIC_SetPriorityGrouping+0x40>)
24000cf4:	68bb      	ldr	r3, [r7, #8]
24000cf6:	60d3      	str	r3, [r2, #12]
}
24000cf8:	bf00      	nop
24000cfa:	3714      	adds	r7, #20
24000cfc:	46bd      	mov	sp, r7
24000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
24000d02:	4770      	bx	lr
24000d04:	e000ed00 	.word	0xe000ed00
24000d08:	05fa0000 	.word	0x05fa0000

24000d0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
24000d0c:	b480      	push	{r7}
24000d0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
24000d10:	4b04      	ldr	r3, [pc, #16]	; (24000d24 <__NVIC_GetPriorityGrouping+0x18>)
24000d12:	68db      	ldr	r3, [r3, #12]
24000d14:	0a1b      	lsrs	r3, r3, #8
24000d16:	f003 0307 	and.w	r3, r3, #7
}
24000d1a:	4618      	mov	r0, r3
24000d1c:	46bd      	mov	sp, r7
24000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
24000d22:	4770      	bx	lr
24000d24:	e000ed00 	.word	0xe000ed00

24000d28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
24000d28:	b480      	push	{r7}
24000d2a:	b083      	sub	sp, #12
24000d2c:	af00      	add	r7, sp, #0
24000d2e:	4603      	mov	r3, r0
24000d30:	6039      	str	r1, [r7, #0]
24000d32:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
24000d34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
24000d38:	2b00      	cmp	r3, #0
24000d3a:	db0a      	blt.n	24000d52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
24000d3c:	683b      	ldr	r3, [r7, #0]
24000d3e:	b2da      	uxtb	r2, r3
24000d40:	490c      	ldr	r1, [pc, #48]	; (24000d74 <__NVIC_SetPriority+0x4c>)
24000d42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
24000d46:	0112      	lsls	r2, r2, #4
24000d48:	b2d2      	uxtb	r2, r2
24000d4a:	440b      	add	r3, r1
24000d4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
24000d50:	e00a      	b.n	24000d68 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
24000d52:	683b      	ldr	r3, [r7, #0]
24000d54:	b2da      	uxtb	r2, r3
24000d56:	4908      	ldr	r1, [pc, #32]	; (24000d78 <__NVIC_SetPriority+0x50>)
24000d58:	88fb      	ldrh	r3, [r7, #6]
24000d5a:	f003 030f 	and.w	r3, r3, #15
24000d5e:	3b04      	subs	r3, #4
24000d60:	0112      	lsls	r2, r2, #4
24000d62:	b2d2      	uxtb	r2, r2
24000d64:	440b      	add	r3, r1
24000d66:	761a      	strb	r2, [r3, #24]
}
24000d68:	bf00      	nop
24000d6a:	370c      	adds	r7, #12
24000d6c:	46bd      	mov	sp, r7
24000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
24000d72:	4770      	bx	lr
24000d74:	e000e100 	.word	0xe000e100
24000d78:	e000ed00 	.word	0xe000ed00

24000d7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
24000d7c:	b480      	push	{r7}
24000d7e:	b089      	sub	sp, #36	; 0x24
24000d80:	af00      	add	r7, sp, #0
24000d82:	60f8      	str	r0, [r7, #12]
24000d84:	60b9      	str	r1, [r7, #8]
24000d86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
24000d88:	68fb      	ldr	r3, [r7, #12]
24000d8a:	f003 0307 	and.w	r3, r3, #7
24000d8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
24000d90:	69fb      	ldr	r3, [r7, #28]
24000d92:	f1c3 0307 	rsb	r3, r3, #7
24000d96:	2b04      	cmp	r3, #4
24000d98:	bf28      	it	cs
24000d9a:	2304      	movcs	r3, #4
24000d9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
24000d9e:	69fb      	ldr	r3, [r7, #28]
24000da0:	3304      	adds	r3, #4
24000da2:	2b06      	cmp	r3, #6
24000da4:	d902      	bls.n	24000dac <NVIC_EncodePriority+0x30>
24000da6:	69fb      	ldr	r3, [r7, #28]
24000da8:	3b03      	subs	r3, #3
24000daa:	e000      	b.n	24000dae <NVIC_EncodePriority+0x32>
24000dac:	2300      	movs	r3, #0
24000dae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
24000db0:	f04f 32ff 	mov.w	r2, #4294967295
24000db4:	69bb      	ldr	r3, [r7, #24]
24000db6:	fa02 f303 	lsl.w	r3, r2, r3
24000dba:	43da      	mvns	r2, r3
24000dbc:	68bb      	ldr	r3, [r7, #8]
24000dbe:	401a      	ands	r2, r3
24000dc0:	697b      	ldr	r3, [r7, #20]
24000dc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
24000dc4:	f04f 31ff 	mov.w	r1, #4294967295
24000dc8:	697b      	ldr	r3, [r7, #20]
24000dca:	fa01 f303 	lsl.w	r3, r1, r3
24000dce:	43d9      	mvns	r1, r3
24000dd0:	687b      	ldr	r3, [r7, #4]
24000dd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
24000dd4:	4313      	orrs	r3, r2
         );
}
24000dd6:	4618      	mov	r0, r3
24000dd8:	3724      	adds	r7, #36	; 0x24
24000dda:	46bd      	mov	sp, r7
24000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
24000de0:	4770      	bx	lr
	...

24000de4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
24000de4:	b580      	push	{r7, lr}
24000de6:	b082      	sub	sp, #8
24000de8:	af00      	add	r7, sp, #0
24000dea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
24000dec:	687b      	ldr	r3, [r7, #4]
24000dee:	3b01      	subs	r3, #1
24000df0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
24000df4:	d301      	bcc.n	24000dfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
24000df6:	2301      	movs	r3, #1
24000df8:	e00f      	b.n	24000e1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
24000dfa:	4a0a      	ldr	r2, [pc, #40]	; (24000e24 <SysTick_Config+0x40>)
24000dfc:	687b      	ldr	r3, [r7, #4]
24000dfe:	3b01      	subs	r3, #1
24000e00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
24000e02:	210f      	movs	r1, #15
24000e04:	f04f 30ff 	mov.w	r0, #4294967295
24000e08:	f7ff ff8e 	bl	24000d28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
24000e0c:	4b05      	ldr	r3, [pc, #20]	; (24000e24 <SysTick_Config+0x40>)
24000e0e:	2200      	movs	r2, #0
24000e10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
24000e12:	4b04      	ldr	r3, [pc, #16]	; (24000e24 <SysTick_Config+0x40>)
24000e14:	2207      	movs	r2, #7
24000e16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
24000e18:	2300      	movs	r3, #0
}
24000e1a:	4618      	mov	r0, r3
24000e1c:	3708      	adds	r7, #8
24000e1e:	46bd      	mov	sp, r7
24000e20:	bd80      	pop	{r7, pc}
24000e22:	bf00      	nop
24000e24:	e000e010 	.word	0xe000e010

24000e28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
24000e28:	b580      	push	{r7, lr}
24000e2a:	b082      	sub	sp, #8
24000e2c:	af00      	add	r7, sp, #0
24000e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
24000e30:	6878      	ldr	r0, [r7, #4]
24000e32:	f7ff ff47 	bl	24000cc4 <__NVIC_SetPriorityGrouping>
}
24000e36:	bf00      	nop
24000e38:	3708      	adds	r7, #8
24000e3a:	46bd      	mov	sp, r7
24000e3c:	bd80      	pop	{r7, pc}

24000e3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
24000e3e:	b580      	push	{r7, lr}
24000e40:	b086      	sub	sp, #24
24000e42:	af00      	add	r7, sp, #0
24000e44:	4603      	mov	r3, r0
24000e46:	60b9      	str	r1, [r7, #8]
24000e48:	607a      	str	r2, [r7, #4]
24000e4a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
24000e4c:	f7ff ff5e 	bl	24000d0c <__NVIC_GetPriorityGrouping>
24000e50:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
24000e52:	687a      	ldr	r2, [r7, #4]
24000e54:	68b9      	ldr	r1, [r7, #8]
24000e56:	6978      	ldr	r0, [r7, #20]
24000e58:	f7ff ff90 	bl	24000d7c <NVIC_EncodePriority>
24000e5c:	4602      	mov	r2, r0
24000e5e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
24000e62:	4611      	mov	r1, r2
24000e64:	4618      	mov	r0, r3
24000e66:	f7ff ff5f 	bl	24000d28 <__NVIC_SetPriority>
}
24000e6a:	bf00      	nop
24000e6c:	3718      	adds	r7, #24
24000e6e:	46bd      	mov	sp, r7
24000e70:	bd80      	pop	{r7, pc}

24000e72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
24000e72:	b580      	push	{r7, lr}
24000e74:	b082      	sub	sp, #8
24000e76:	af00      	add	r7, sp, #0
24000e78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
24000e7a:	6878      	ldr	r0, [r7, #4]
24000e7c:	f7ff ffb2 	bl	24000de4 <SysTick_Config>
24000e80:	4603      	mov	r3, r0
}
24000e82:	4618      	mov	r0, r3
24000e84:	3708      	adds	r7, #8
24000e86:	46bd      	mov	sp, r7
24000e88:	bd80      	pop	{r7, pc}
	...

24000e8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
24000e8c:	b480      	push	{r7}
24000e8e:	b089      	sub	sp, #36	; 0x24
24000e90:	af00      	add	r7, sp, #0
24000e92:	6078      	str	r0, [r7, #4]
24000e94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
24000e96:	2300      	movs	r3, #0
24000e98:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
24000e9a:	4b86      	ldr	r3, [pc, #536]	; (240010b4 <HAL_GPIO_Init+0x228>)
24000e9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
24000e9e:	e18c      	b.n	240011ba <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
24000ea0:	683b      	ldr	r3, [r7, #0]
24000ea2:	681a      	ldr	r2, [r3, #0]
24000ea4:	2101      	movs	r1, #1
24000ea6:	69fb      	ldr	r3, [r7, #28]
24000ea8:	fa01 f303 	lsl.w	r3, r1, r3
24000eac:	4013      	ands	r3, r2
24000eae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
24000eb0:	693b      	ldr	r3, [r7, #16]
24000eb2:	2b00      	cmp	r3, #0
24000eb4:	f000 817e 	beq.w	240011b4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
24000eb8:	683b      	ldr	r3, [r7, #0]
24000eba:	685b      	ldr	r3, [r3, #4]
24000ebc:	f003 0303 	and.w	r3, r3, #3
24000ec0:	2b01      	cmp	r3, #1
24000ec2:	d005      	beq.n	24000ed0 <HAL_GPIO_Init+0x44>
24000ec4:	683b      	ldr	r3, [r7, #0]
24000ec6:	685b      	ldr	r3, [r3, #4]
24000ec8:	f003 0303 	and.w	r3, r3, #3
24000ecc:	2b02      	cmp	r3, #2
24000ece:	d130      	bne.n	24000f32 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
24000ed0:	687b      	ldr	r3, [r7, #4]
24000ed2:	689b      	ldr	r3, [r3, #8]
24000ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
24000ed6:	69fb      	ldr	r3, [r7, #28]
24000ed8:	005b      	lsls	r3, r3, #1
24000eda:	2203      	movs	r2, #3
24000edc:	fa02 f303 	lsl.w	r3, r2, r3
24000ee0:	43db      	mvns	r3, r3
24000ee2:	69ba      	ldr	r2, [r7, #24]
24000ee4:	4013      	ands	r3, r2
24000ee6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
24000ee8:	683b      	ldr	r3, [r7, #0]
24000eea:	68da      	ldr	r2, [r3, #12]
24000eec:	69fb      	ldr	r3, [r7, #28]
24000eee:	005b      	lsls	r3, r3, #1
24000ef0:	fa02 f303 	lsl.w	r3, r2, r3
24000ef4:	69ba      	ldr	r2, [r7, #24]
24000ef6:	4313      	orrs	r3, r2
24000ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
24000efa:	687b      	ldr	r3, [r7, #4]
24000efc:	69ba      	ldr	r2, [r7, #24]
24000efe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
24000f00:	687b      	ldr	r3, [r7, #4]
24000f02:	685b      	ldr	r3, [r3, #4]
24000f04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
24000f06:	2201      	movs	r2, #1
24000f08:	69fb      	ldr	r3, [r7, #28]
24000f0a:	fa02 f303 	lsl.w	r3, r2, r3
24000f0e:	43db      	mvns	r3, r3
24000f10:	69ba      	ldr	r2, [r7, #24]
24000f12:	4013      	ands	r3, r2
24000f14:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
24000f16:	683b      	ldr	r3, [r7, #0]
24000f18:	685b      	ldr	r3, [r3, #4]
24000f1a:	091b      	lsrs	r3, r3, #4
24000f1c:	f003 0201 	and.w	r2, r3, #1
24000f20:	69fb      	ldr	r3, [r7, #28]
24000f22:	fa02 f303 	lsl.w	r3, r2, r3
24000f26:	69ba      	ldr	r2, [r7, #24]
24000f28:	4313      	orrs	r3, r2
24000f2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
24000f2c:	687b      	ldr	r3, [r7, #4]
24000f2e:	69ba      	ldr	r2, [r7, #24]
24000f30:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
24000f32:	683b      	ldr	r3, [r7, #0]
24000f34:	685b      	ldr	r3, [r3, #4]
24000f36:	f003 0303 	and.w	r3, r3, #3
24000f3a:	2b03      	cmp	r3, #3
24000f3c:	d017      	beq.n	24000f6e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
24000f3e:	687b      	ldr	r3, [r7, #4]
24000f40:	68db      	ldr	r3, [r3, #12]
24000f42:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
24000f44:	69fb      	ldr	r3, [r7, #28]
24000f46:	005b      	lsls	r3, r3, #1
24000f48:	2203      	movs	r2, #3
24000f4a:	fa02 f303 	lsl.w	r3, r2, r3
24000f4e:	43db      	mvns	r3, r3
24000f50:	69ba      	ldr	r2, [r7, #24]
24000f52:	4013      	ands	r3, r2
24000f54:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
24000f56:	683b      	ldr	r3, [r7, #0]
24000f58:	689a      	ldr	r2, [r3, #8]
24000f5a:	69fb      	ldr	r3, [r7, #28]
24000f5c:	005b      	lsls	r3, r3, #1
24000f5e:	fa02 f303 	lsl.w	r3, r2, r3
24000f62:	69ba      	ldr	r2, [r7, #24]
24000f64:	4313      	orrs	r3, r2
24000f66:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
24000f68:	687b      	ldr	r3, [r7, #4]
24000f6a:	69ba      	ldr	r2, [r7, #24]
24000f6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
24000f6e:	683b      	ldr	r3, [r7, #0]
24000f70:	685b      	ldr	r3, [r3, #4]
24000f72:	f003 0303 	and.w	r3, r3, #3
24000f76:	2b02      	cmp	r3, #2
24000f78:	d123      	bne.n	24000fc2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
24000f7a:	69fb      	ldr	r3, [r7, #28]
24000f7c:	08da      	lsrs	r2, r3, #3
24000f7e:	687b      	ldr	r3, [r7, #4]
24000f80:	3208      	adds	r2, #8
24000f82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
24000f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
24000f88:	69fb      	ldr	r3, [r7, #28]
24000f8a:	f003 0307 	and.w	r3, r3, #7
24000f8e:	009b      	lsls	r3, r3, #2
24000f90:	220f      	movs	r2, #15
24000f92:	fa02 f303 	lsl.w	r3, r2, r3
24000f96:	43db      	mvns	r3, r3
24000f98:	69ba      	ldr	r2, [r7, #24]
24000f9a:	4013      	ands	r3, r2
24000f9c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
24000f9e:	683b      	ldr	r3, [r7, #0]
24000fa0:	691a      	ldr	r2, [r3, #16]
24000fa2:	69fb      	ldr	r3, [r7, #28]
24000fa4:	f003 0307 	and.w	r3, r3, #7
24000fa8:	009b      	lsls	r3, r3, #2
24000faa:	fa02 f303 	lsl.w	r3, r2, r3
24000fae:	69ba      	ldr	r2, [r7, #24]
24000fb0:	4313      	orrs	r3, r2
24000fb2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
24000fb4:	69fb      	ldr	r3, [r7, #28]
24000fb6:	08da      	lsrs	r2, r3, #3
24000fb8:	687b      	ldr	r3, [r7, #4]
24000fba:	3208      	adds	r2, #8
24000fbc:	69b9      	ldr	r1, [r7, #24]
24000fbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
24000fc2:	687b      	ldr	r3, [r7, #4]
24000fc4:	681b      	ldr	r3, [r3, #0]
24000fc6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
24000fc8:	69fb      	ldr	r3, [r7, #28]
24000fca:	005b      	lsls	r3, r3, #1
24000fcc:	2203      	movs	r2, #3
24000fce:	fa02 f303 	lsl.w	r3, r2, r3
24000fd2:	43db      	mvns	r3, r3
24000fd4:	69ba      	ldr	r2, [r7, #24]
24000fd6:	4013      	ands	r3, r2
24000fd8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
24000fda:	683b      	ldr	r3, [r7, #0]
24000fdc:	685b      	ldr	r3, [r3, #4]
24000fde:	f003 0203 	and.w	r2, r3, #3
24000fe2:	69fb      	ldr	r3, [r7, #28]
24000fe4:	005b      	lsls	r3, r3, #1
24000fe6:	fa02 f303 	lsl.w	r3, r2, r3
24000fea:	69ba      	ldr	r2, [r7, #24]
24000fec:	4313      	orrs	r3, r2
24000fee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
24000ff0:	687b      	ldr	r3, [r7, #4]
24000ff2:	69ba      	ldr	r2, [r7, #24]
24000ff4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
24000ff6:	683b      	ldr	r3, [r7, #0]
24000ff8:	685b      	ldr	r3, [r3, #4]
24000ffa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
24000ffe:	2b00      	cmp	r3, #0
24001000:	f000 80d8 	beq.w	240011b4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
24001004:	4b2c      	ldr	r3, [pc, #176]	; (240010b8 <HAL_GPIO_Init+0x22c>)
24001006:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
2400100a:	4a2b      	ldr	r2, [pc, #172]	; (240010b8 <HAL_GPIO_Init+0x22c>)
2400100c:	f043 0302 	orr.w	r3, r3, #2
24001010:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
24001014:	4b28      	ldr	r3, [pc, #160]	; (240010b8 <HAL_GPIO_Init+0x22c>)
24001016:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
2400101a:	f003 0302 	and.w	r3, r3, #2
2400101e:	60fb      	str	r3, [r7, #12]
24001020:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
24001022:	4a26      	ldr	r2, [pc, #152]	; (240010bc <HAL_GPIO_Init+0x230>)
24001024:	69fb      	ldr	r3, [r7, #28]
24001026:	089b      	lsrs	r3, r3, #2
24001028:	3302      	adds	r3, #2
2400102a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2400102e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
24001030:	69fb      	ldr	r3, [r7, #28]
24001032:	f003 0303 	and.w	r3, r3, #3
24001036:	009b      	lsls	r3, r3, #2
24001038:	220f      	movs	r2, #15
2400103a:	fa02 f303 	lsl.w	r3, r2, r3
2400103e:	43db      	mvns	r3, r3
24001040:	69ba      	ldr	r2, [r7, #24]
24001042:	4013      	ands	r3, r2
24001044:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
24001046:	687b      	ldr	r3, [r7, #4]
24001048:	4a1d      	ldr	r2, [pc, #116]	; (240010c0 <HAL_GPIO_Init+0x234>)
2400104a:	4293      	cmp	r3, r2
2400104c:	d04a      	beq.n	240010e4 <HAL_GPIO_Init+0x258>
2400104e:	687b      	ldr	r3, [r7, #4]
24001050:	4a1c      	ldr	r2, [pc, #112]	; (240010c4 <HAL_GPIO_Init+0x238>)
24001052:	4293      	cmp	r3, r2
24001054:	d02b      	beq.n	240010ae <HAL_GPIO_Init+0x222>
24001056:	687b      	ldr	r3, [r7, #4]
24001058:	4a1b      	ldr	r2, [pc, #108]	; (240010c8 <HAL_GPIO_Init+0x23c>)
2400105a:	4293      	cmp	r3, r2
2400105c:	d025      	beq.n	240010aa <HAL_GPIO_Init+0x21e>
2400105e:	687b      	ldr	r3, [r7, #4]
24001060:	4a1a      	ldr	r2, [pc, #104]	; (240010cc <HAL_GPIO_Init+0x240>)
24001062:	4293      	cmp	r3, r2
24001064:	d01f      	beq.n	240010a6 <HAL_GPIO_Init+0x21a>
24001066:	687b      	ldr	r3, [r7, #4]
24001068:	4a19      	ldr	r2, [pc, #100]	; (240010d0 <HAL_GPIO_Init+0x244>)
2400106a:	4293      	cmp	r3, r2
2400106c:	d019      	beq.n	240010a2 <HAL_GPIO_Init+0x216>
2400106e:	687b      	ldr	r3, [r7, #4]
24001070:	4a18      	ldr	r2, [pc, #96]	; (240010d4 <HAL_GPIO_Init+0x248>)
24001072:	4293      	cmp	r3, r2
24001074:	d013      	beq.n	2400109e <HAL_GPIO_Init+0x212>
24001076:	687b      	ldr	r3, [r7, #4]
24001078:	4a17      	ldr	r2, [pc, #92]	; (240010d8 <HAL_GPIO_Init+0x24c>)
2400107a:	4293      	cmp	r3, r2
2400107c:	d00d      	beq.n	2400109a <HAL_GPIO_Init+0x20e>
2400107e:	687b      	ldr	r3, [r7, #4]
24001080:	4a16      	ldr	r2, [pc, #88]	; (240010dc <HAL_GPIO_Init+0x250>)
24001082:	4293      	cmp	r3, r2
24001084:	d007      	beq.n	24001096 <HAL_GPIO_Init+0x20a>
24001086:	687b      	ldr	r3, [r7, #4]
24001088:	4a15      	ldr	r2, [pc, #84]	; (240010e0 <HAL_GPIO_Init+0x254>)
2400108a:	4293      	cmp	r3, r2
2400108c:	d101      	bne.n	24001092 <HAL_GPIO_Init+0x206>
2400108e:	2309      	movs	r3, #9
24001090:	e029      	b.n	240010e6 <HAL_GPIO_Init+0x25a>
24001092:	230a      	movs	r3, #10
24001094:	e027      	b.n	240010e6 <HAL_GPIO_Init+0x25a>
24001096:	2307      	movs	r3, #7
24001098:	e025      	b.n	240010e6 <HAL_GPIO_Init+0x25a>
2400109a:	2306      	movs	r3, #6
2400109c:	e023      	b.n	240010e6 <HAL_GPIO_Init+0x25a>
2400109e:	2305      	movs	r3, #5
240010a0:	e021      	b.n	240010e6 <HAL_GPIO_Init+0x25a>
240010a2:	2304      	movs	r3, #4
240010a4:	e01f      	b.n	240010e6 <HAL_GPIO_Init+0x25a>
240010a6:	2303      	movs	r3, #3
240010a8:	e01d      	b.n	240010e6 <HAL_GPIO_Init+0x25a>
240010aa:	2302      	movs	r3, #2
240010ac:	e01b      	b.n	240010e6 <HAL_GPIO_Init+0x25a>
240010ae:	2301      	movs	r3, #1
240010b0:	e019      	b.n	240010e6 <HAL_GPIO_Init+0x25a>
240010b2:	bf00      	nop
240010b4:	58000080 	.word	0x58000080
240010b8:	58024400 	.word	0x58024400
240010bc:	58000400 	.word	0x58000400
240010c0:	58020000 	.word	0x58020000
240010c4:	58020400 	.word	0x58020400
240010c8:	58020800 	.word	0x58020800
240010cc:	58020c00 	.word	0x58020c00
240010d0:	58021000 	.word	0x58021000
240010d4:	58021400 	.word	0x58021400
240010d8:	58021800 	.word	0x58021800
240010dc:	58021c00 	.word	0x58021c00
240010e0:	58022400 	.word	0x58022400
240010e4:	2300      	movs	r3, #0
240010e6:	69fa      	ldr	r2, [r7, #28]
240010e8:	f002 0203 	and.w	r2, r2, #3
240010ec:	0092      	lsls	r2, r2, #2
240010ee:	4093      	lsls	r3, r2
240010f0:	69ba      	ldr	r2, [r7, #24]
240010f2:	4313      	orrs	r3, r2
240010f4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
240010f6:	4938      	ldr	r1, [pc, #224]	; (240011d8 <HAL_GPIO_Init+0x34c>)
240010f8:	69fb      	ldr	r3, [r7, #28]
240010fa:	089b      	lsrs	r3, r3, #2
240010fc:	3302      	adds	r3, #2
240010fe:	69ba      	ldr	r2, [r7, #24]
24001100:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
24001104:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
24001108:	681b      	ldr	r3, [r3, #0]
2400110a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
2400110c:	693b      	ldr	r3, [r7, #16]
2400110e:	43db      	mvns	r3, r3
24001110:	69ba      	ldr	r2, [r7, #24]
24001112:	4013      	ands	r3, r2
24001114:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
24001116:	683b      	ldr	r3, [r7, #0]
24001118:	685b      	ldr	r3, [r3, #4]
2400111a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
2400111e:	2b00      	cmp	r3, #0
24001120:	d003      	beq.n	2400112a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
24001122:	69ba      	ldr	r2, [r7, #24]
24001124:	693b      	ldr	r3, [r7, #16]
24001126:	4313      	orrs	r3, r2
24001128:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
2400112a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
2400112e:	69bb      	ldr	r3, [r7, #24]
24001130:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
24001132:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
24001136:	685b      	ldr	r3, [r3, #4]
24001138:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
2400113a:	693b      	ldr	r3, [r7, #16]
2400113c:	43db      	mvns	r3, r3
2400113e:	69ba      	ldr	r2, [r7, #24]
24001140:	4013      	ands	r3, r2
24001142:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
24001144:	683b      	ldr	r3, [r7, #0]
24001146:	685b      	ldr	r3, [r3, #4]
24001148:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
2400114c:	2b00      	cmp	r3, #0
2400114e:	d003      	beq.n	24001158 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
24001150:	69ba      	ldr	r2, [r7, #24]
24001152:	693b      	ldr	r3, [r7, #16]
24001154:	4313      	orrs	r3, r2
24001156:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
24001158:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
2400115c:	69bb      	ldr	r3, [r7, #24]
2400115e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
24001160:	697b      	ldr	r3, [r7, #20]
24001162:	685b      	ldr	r3, [r3, #4]
24001164:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
24001166:	693b      	ldr	r3, [r7, #16]
24001168:	43db      	mvns	r3, r3
2400116a:	69ba      	ldr	r2, [r7, #24]
2400116c:	4013      	ands	r3, r2
2400116e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
24001170:	683b      	ldr	r3, [r7, #0]
24001172:	685b      	ldr	r3, [r3, #4]
24001174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
24001178:	2b00      	cmp	r3, #0
2400117a:	d003      	beq.n	24001184 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
2400117c:	69ba      	ldr	r2, [r7, #24]
2400117e:	693b      	ldr	r3, [r7, #16]
24001180:	4313      	orrs	r3, r2
24001182:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
24001184:	697b      	ldr	r3, [r7, #20]
24001186:	69ba      	ldr	r2, [r7, #24]
24001188:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
2400118a:	697b      	ldr	r3, [r7, #20]
2400118c:	681b      	ldr	r3, [r3, #0]
2400118e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
24001190:	693b      	ldr	r3, [r7, #16]
24001192:	43db      	mvns	r3, r3
24001194:	69ba      	ldr	r2, [r7, #24]
24001196:	4013      	ands	r3, r2
24001198:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
2400119a:	683b      	ldr	r3, [r7, #0]
2400119c:	685b      	ldr	r3, [r3, #4]
2400119e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
240011a2:	2b00      	cmp	r3, #0
240011a4:	d003      	beq.n	240011ae <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
240011a6:	69ba      	ldr	r2, [r7, #24]
240011a8:	693b      	ldr	r3, [r7, #16]
240011aa:	4313      	orrs	r3, r2
240011ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
240011ae:	697b      	ldr	r3, [r7, #20]
240011b0:	69ba      	ldr	r2, [r7, #24]
240011b2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
240011b4:	69fb      	ldr	r3, [r7, #28]
240011b6:	3301      	adds	r3, #1
240011b8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
240011ba:	683b      	ldr	r3, [r7, #0]
240011bc:	681a      	ldr	r2, [r3, #0]
240011be:	69fb      	ldr	r3, [r7, #28]
240011c0:	fa22 f303 	lsr.w	r3, r2, r3
240011c4:	2b00      	cmp	r3, #0
240011c6:	f47f ae6b 	bne.w	24000ea0 <HAL_GPIO_Init+0x14>
  }
}
240011ca:	bf00      	nop
240011cc:	bf00      	nop
240011ce:	3724      	adds	r7, #36	; 0x24
240011d0:	46bd      	mov	sp, r7
240011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
240011d6:	4770      	bx	lr
240011d8:	58000400 	.word	0x58000400

240011dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
240011dc:	b480      	push	{r7}
240011de:	b083      	sub	sp, #12
240011e0:	af00      	add	r7, sp, #0
240011e2:	6078      	str	r0, [r7, #4]
240011e4:	460b      	mov	r3, r1
240011e6:	807b      	strh	r3, [r7, #2]
240011e8:	4613      	mov	r3, r2
240011ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
240011ec:	787b      	ldrb	r3, [r7, #1]
240011ee:	2b00      	cmp	r3, #0
240011f0:	d003      	beq.n	240011fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
240011f2:	887a      	ldrh	r2, [r7, #2]
240011f4:	687b      	ldr	r3, [r7, #4]
240011f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
240011f8:	e003      	b.n	24001202 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
240011fa:	887b      	ldrh	r3, [r7, #2]
240011fc:	041a      	lsls	r2, r3, #16
240011fe:	687b      	ldr	r3, [r7, #4]
24001200:	619a      	str	r2, [r3, #24]
}
24001202:	bf00      	nop
24001204:	370c      	adds	r7, #12
24001206:	46bd      	mov	sp, r7
24001208:	f85d 7b04 	ldr.w	r7, [sp], #4
2400120c:	4770      	bx	lr
	...

24001210 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
24001210:	b580      	push	{r7, lr}
24001212:	b082      	sub	sp, #8
24001214:	af00      	add	r7, sp, #0
24001216:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
24001218:	687b      	ldr	r3, [r7, #4]
2400121a:	2b00      	cmp	r3, #0
2400121c:	d101      	bne.n	24001222 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
2400121e:	2301      	movs	r3, #1
24001220:	e07f      	b.n	24001322 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
24001222:	687b      	ldr	r3, [r7, #4]
24001224:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
24001228:	b2db      	uxtb	r3, r3
2400122a:	2b00      	cmp	r3, #0
2400122c:	d106      	bne.n	2400123c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
2400122e:	687b      	ldr	r3, [r7, #4]
24001230:	2200      	movs	r2, #0
24001232:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
24001236:	6878      	ldr	r0, [r7, #4]
24001238:	f7ff fb78 	bl	2400092c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
2400123c:	687b      	ldr	r3, [r7, #4]
2400123e:	2224      	movs	r2, #36	; 0x24
24001240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
24001244:	687b      	ldr	r3, [r7, #4]
24001246:	681b      	ldr	r3, [r3, #0]
24001248:	681a      	ldr	r2, [r3, #0]
2400124a:	687b      	ldr	r3, [r7, #4]
2400124c:	681b      	ldr	r3, [r3, #0]
2400124e:	f022 0201 	bic.w	r2, r2, #1
24001252:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
24001254:	687b      	ldr	r3, [r7, #4]
24001256:	685a      	ldr	r2, [r3, #4]
24001258:	687b      	ldr	r3, [r7, #4]
2400125a:	681b      	ldr	r3, [r3, #0]
2400125c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
24001260:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
24001262:	687b      	ldr	r3, [r7, #4]
24001264:	681b      	ldr	r3, [r3, #0]
24001266:	689a      	ldr	r2, [r3, #8]
24001268:	687b      	ldr	r3, [r7, #4]
2400126a:	681b      	ldr	r3, [r3, #0]
2400126c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
24001270:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
24001272:	687b      	ldr	r3, [r7, #4]
24001274:	68db      	ldr	r3, [r3, #12]
24001276:	2b01      	cmp	r3, #1
24001278:	d107      	bne.n	2400128a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
2400127a:	687b      	ldr	r3, [r7, #4]
2400127c:	689a      	ldr	r2, [r3, #8]
2400127e:	687b      	ldr	r3, [r7, #4]
24001280:	681b      	ldr	r3, [r3, #0]
24001282:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
24001286:	609a      	str	r2, [r3, #8]
24001288:	e006      	b.n	24001298 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
2400128a:	687b      	ldr	r3, [r7, #4]
2400128c:	689a      	ldr	r2, [r3, #8]
2400128e:	687b      	ldr	r3, [r7, #4]
24001290:	681b      	ldr	r3, [r3, #0]
24001292:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
24001296:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
24001298:	687b      	ldr	r3, [r7, #4]
2400129a:	68db      	ldr	r3, [r3, #12]
2400129c:	2b02      	cmp	r3, #2
2400129e:	d104      	bne.n	240012aa <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
240012a0:	687b      	ldr	r3, [r7, #4]
240012a2:	681b      	ldr	r3, [r3, #0]
240012a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
240012a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
240012aa:	687b      	ldr	r3, [r7, #4]
240012ac:	681b      	ldr	r3, [r3, #0]
240012ae:	6859      	ldr	r1, [r3, #4]
240012b0:	687b      	ldr	r3, [r7, #4]
240012b2:	681a      	ldr	r2, [r3, #0]
240012b4:	4b1d      	ldr	r3, [pc, #116]	; (2400132c <HAL_I2C_Init+0x11c>)
240012b6:	430b      	orrs	r3, r1
240012b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
240012ba:	687b      	ldr	r3, [r7, #4]
240012bc:	681b      	ldr	r3, [r3, #0]
240012be:	68da      	ldr	r2, [r3, #12]
240012c0:	687b      	ldr	r3, [r7, #4]
240012c2:	681b      	ldr	r3, [r3, #0]
240012c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
240012c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
240012ca:	687b      	ldr	r3, [r7, #4]
240012cc:	691a      	ldr	r2, [r3, #16]
240012ce:	687b      	ldr	r3, [r7, #4]
240012d0:	695b      	ldr	r3, [r3, #20]
240012d2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
240012d6:	687b      	ldr	r3, [r7, #4]
240012d8:	699b      	ldr	r3, [r3, #24]
240012da:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
240012dc:	687b      	ldr	r3, [r7, #4]
240012de:	681b      	ldr	r3, [r3, #0]
240012e0:	430a      	orrs	r2, r1
240012e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
240012e4:	687b      	ldr	r3, [r7, #4]
240012e6:	69d9      	ldr	r1, [r3, #28]
240012e8:	687b      	ldr	r3, [r7, #4]
240012ea:	6a1a      	ldr	r2, [r3, #32]
240012ec:	687b      	ldr	r3, [r7, #4]
240012ee:	681b      	ldr	r3, [r3, #0]
240012f0:	430a      	orrs	r2, r1
240012f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
240012f4:	687b      	ldr	r3, [r7, #4]
240012f6:	681b      	ldr	r3, [r3, #0]
240012f8:	681a      	ldr	r2, [r3, #0]
240012fa:	687b      	ldr	r3, [r7, #4]
240012fc:	681b      	ldr	r3, [r3, #0]
240012fe:	f042 0201 	orr.w	r2, r2, #1
24001302:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
24001304:	687b      	ldr	r3, [r7, #4]
24001306:	2200      	movs	r2, #0
24001308:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
2400130a:	687b      	ldr	r3, [r7, #4]
2400130c:	2220      	movs	r2, #32
2400130e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
24001312:	687b      	ldr	r3, [r7, #4]
24001314:	2200      	movs	r2, #0
24001316:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
24001318:	687b      	ldr	r3, [r7, #4]
2400131a:	2200      	movs	r2, #0
2400131c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
24001320:	2300      	movs	r3, #0
}
24001322:	4618      	mov	r0, r3
24001324:	3708      	adds	r7, #8
24001326:	46bd      	mov	sp, r7
24001328:	bd80      	pop	{r7, pc}
2400132a:	bf00      	nop
2400132c:	02008000 	.word	0x02008000

24001330 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
24001330:	b580      	push	{r7, lr}
24001332:	b088      	sub	sp, #32
24001334:	af02      	add	r7, sp, #8
24001336:	60f8      	str	r0, [r7, #12]
24001338:	4608      	mov	r0, r1
2400133a:	4611      	mov	r1, r2
2400133c:	461a      	mov	r2, r3
2400133e:	4603      	mov	r3, r0
24001340:	817b      	strh	r3, [r7, #10]
24001342:	460b      	mov	r3, r1
24001344:	813b      	strh	r3, [r7, #8]
24001346:	4613      	mov	r3, r2
24001348:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
2400134a:	68fb      	ldr	r3, [r7, #12]
2400134c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
24001350:	b2db      	uxtb	r3, r3
24001352:	2b20      	cmp	r3, #32
24001354:	f040 80f9 	bne.w	2400154a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
24001358:	6a3b      	ldr	r3, [r7, #32]
2400135a:	2b00      	cmp	r3, #0
2400135c:	d002      	beq.n	24001364 <HAL_I2C_Mem_Write+0x34>
2400135e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
24001360:	2b00      	cmp	r3, #0
24001362:	d105      	bne.n	24001370 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
24001364:	68fb      	ldr	r3, [r7, #12]
24001366:	f44f 7200 	mov.w	r2, #512	; 0x200
2400136a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
2400136c:	2301      	movs	r3, #1
2400136e:	e0ed      	b.n	2400154c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
24001370:	68fb      	ldr	r3, [r7, #12]
24001372:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
24001376:	2b01      	cmp	r3, #1
24001378:	d101      	bne.n	2400137e <HAL_I2C_Mem_Write+0x4e>
2400137a:	2302      	movs	r3, #2
2400137c:	e0e6      	b.n	2400154c <HAL_I2C_Mem_Write+0x21c>
2400137e:	68fb      	ldr	r3, [r7, #12]
24001380:	2201      	movs	r2, #1
24001382:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
24001386:	f7ff fc91 	bl	24000cac <HAL_GetTick>
2400138a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
2400138c:	697b      	ldr	r3, [r7, #20]
2400138e:	9300      	str	r3, [sp, #0]
24001390:	2319      	movs	r3, #25
24001392:	2201      	movs	r2, #1
24001394:	f44f 4100 	mov.w	r1, #32768	; 0x8000
24001398:	68f8      	ldr	r0, [r7, #12]
2400139a:	f000 fbcb 	bl	24001b34 <I2C_WaitOnFlagUntilTimeout>
2400139e:	4603      	mov	r3, r0
240013a0:	2b00      	cmp	r3, #0
240013a2:	d001      	beq.n	240013a8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
240013a4:	2301      	movs	r3, #1
240013a6:	e0d1      	b.n	2400154c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
240013a8:	68fb      	ldr	r3, [r7, #12]
240013aa:	2221      	movs	r2, #33	; 0x21
240013ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
240013b0:	68fb      	ldr	r3, [r7, #12]
240013b2:	2240      	movs	r2, #64	; 0x40
240013b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
240013b8:	68fb      	ldr	r3, [r7, #12]
240013ba:	2200      	movs	r2, #0
240013bc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
240013be:	68fb      	ldr	r3, [r7, #12]
240013c0:	6a3a      	ldr	r2, [r7, #32]
240013c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
240013c4:	68fb      	ldr	r3, [r7, #12]
240013c6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
240013c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
240013ca:	68fb      	ldr	r3, [r7, #12]
240013cc:	2200      	movs	r2, #0
240013ce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
240013d0:	88f8      	ldrh	r0, [r7, #6]
240013d2:	893a      	ldrh	r2, [r7, #8]
240013d4:	8979      	ldrh	r1, [r7, #10]
240013d6:	697b      	ldr	r3, [r7, #20]
240013d8:	9301      	str	r3, [sp, #4]
240013da:	6abb      	ldr	r3, [r7, #40]	; 0x28
240013dc:	9300      	str	r3, [sp, #0]
240013de:	4603      	mov	r3, r0
240013e0:	68f8      	ldr	r0, [r7, #12]
240013e2:	f000 fadb 	bl	2400199c <I2C_RequestMemoryWrite>
240013e6:	4603      	mov	r3, r0
240013e8:	2b00      	cmp	r3, #0
240013ea:	d005      	beq.n	240013f8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
240013ec:	68fb      	ldr	r3, [r7, #12]
240013ee:	2200      	movs	r2, #0
240013f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
240013f4:	2301      	movs	r3, #1
240013f6:	e0a9      	b.n	2400154c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
240013f8:	68fb      	ldr	r3, [r7, #12]
240013fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
240013fc:	b29b      	uxth	r3, r3
240013fe:	2bff      	cmp	r3, #255	; 0xff
24001400:	d90e      	bls.n	24001420 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
24001402:	68fb      	ldr	r3, [r7, #12]
24001404:	22ff      	movs	r2, #255	; 0xff
24001406:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
24001408:	68fb      	ldr	r3, [r7, #12]
2400140a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
2400140c:	b2da      	uxtb	r2, r3
2400140e:	8979      	ldrh	r1, [r7, #10]
24001410:	2300      	movs	r3, #0
24001412:	9300      	str	r3, [sp, #0]
24001414:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
24001418:	68f8      	ldr	r0, [r7, #12]
2400141a:	f000 fd45 	bl	24001ea8 <I2C_TransferConfig>
2400141e:	e00f      	b.n	24001440 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
24001420:	68fb      	ldr	r3, [r7, #12]
24001422:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
24001424:	b29a      	uxth	r2, r3
24001426:	68fb      	ldr	r3, [r7, #12]
24001428:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
2400142a:	68fb      	ldr	r3, [r7, #12]
2400142c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
2400142e:	b2da      	uxtb	r2, r3
24001430:	8979      	ldrh	r1, [r7, #10]
24001432:	2300      	movs	r3, #0
24001434:	9300      	str	r3, [sp, #0]
24001436:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
2400143a:	68f8      	ldr	r0, [r7, #12]
2400143c:	f000 fd34 	bl	24001ea8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
24001440:	697a      	ldr	r2, [r7, #20]
24001442:	6ab9      	ldr	r1, [r7, #40]	; 0x28
24001444:	68f8      	ldr	r0, [r7, #12]
24001446:	f000 fbc4 	bl	24001bd2 <I2C_WaitOnTXISFlagUntilTimeout>
2400144a:	4603      	mov	r3, r0
2400144c:	2b00      	cmp	r3, #0
2400144e:	d001      	beq.n	24001454 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
24001450:	2301      	movs	r3, #1
24001452:	e07b      	b.n	2400154c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
24001454:	68fb      	ldr	r3, [r7, #12]
24001456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
24001458:	781a      	ldrb	r2, [r3, #0]
2400145a:	68fb      	ldr	r3, [r7, #12]
2400145c:	681b      	ldr	r3, [r3, #0]
2400145e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
24001460:	68fb      	ldr	r3, [r7, #12]
24001462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
24001464:	1c5a      	adds	r2, r3, #1
24001466:	68fb      	ldr	r3, [r7, #12]
24001468:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
2400146a:	68fb      	ldr	r3, [r7, #12]
2400146c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
2400146e:	b29b      	uxth	r3, r3
24001470:	3b01      	subs	r3, #1
24001472:	b29a      	uxth	r2, r3
24001474:	68fb      	ldr	r3, [r7, #12]
24001476:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
24001478:	68fb      	ldr	r3, [r7, #12]
2400147a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
2400147c:	3b01      	subs	r3, #1
2400147e:	b29a      	uxth	r2, r3
24001480:	68fb      	ldr	r3, [r7, #12]
24001482:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
24001484:	68fb      	ldr	r3, [r7, #12]
24001486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
24001488:	b29b      	uxth	r3, r3
2400148a:	2b00      	cmp	r3, #0
2400148c:	d034      	beq.n	240014f8 <HAL_I2C_Mem_Write+0x1c8>
2400148e:	68fb      	ldr	r3, [r7, #12]
24001490:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
24001492:	2b00      	cmp	r3, #0
24001494:	d130      	bne.n	240014f8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
24001496:	697b      	ldr	r3, [r7, #20]
24001498:	9300      	str	r3, [sp, #0]
2400149a:	6abb      	ldr	r3, [r7, #40]	; 0x28
2400149c:	2200      	movs	r2, #0
2400149e:	2180      	movs	r1, #128	; 0x80
240014a0:	68f8      	ldr	r0, [r7, #12]
240014a2:	f000 fb47 	bl	24001b34 <I2C_WaitOnFlagUntilTimeout>
240014a6:	4603      	mov	r3, r0
240014a8:	2b00      	cmp	r3, #0
240014aa:	d001      	beq.n	240014b0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
240014ac:	2301      	movs	r3, #1
240014ae:	e04d      	b.n	2400154c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
240014b0:	68fb      	ldr	r3, [r7, #12]
240014b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
240014b4:	b29b      	uxth	r3, r3
240014b6:	2bff      	cmp	r3, #255	; 0xff
240014b8:	d90e      	bls.n	240014d8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
240014ba:	68fb      	ldr	r3, [r7, #12]
240014bc:	22ff      	movs	r2, #255	; 0xff
240014be:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
240014c0:	68fb      	ldr	r3, [r7, #12]
240014c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
240014c4:	b2da      	uxtb	r2, r3
240014c6:	8979      	ldrh	r1, [r7, #10]
240014c8:	2300      	movs	r3, #0
240014ca:	9300      	str	r3, [sp, #0]
240014cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
240014d0:	68f8      	ldr	r0, [r7, #12]
240014d2:	f000 fce9 	bl	24001ea8 <I2C_TransferConfig>
240014d6:	e00f      	b.n	240014f8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
240014d8:	68fb      	ldr	r3, [r7, #12]
240014da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
240014dc:	b29a      	uxth	r2, r3
240014de:	68fb      	ldr	r3, [r7, #12]
240014e0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
240014e2:	68fb      	ldr	r3, [r7, #12]
240014e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
240014e6:	b2da      	uxtb	r2, r3
240014e8:	8979      	ldrh	r1, [r7, #10]
240014ea:	2300      	movs	r3, #0
240014ec:	9300      	str	r3, [sp, #0]
240014ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
240014f2:	68f8      	ldr	r0, [r7, #12]
240014f4:	f000 fcd8 	bl	24001ea8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
240014f8:	68fb      	ldr	r3, [r7, #12]
240014fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
240014fc:	b29b      	uxth	r3, r3
240014fe:	2b00      	cmp	r3, #0
24001500:	d19e      	bne.n	24001440 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
24001502:	697a      	ldr	r2, [r7, #20]
24001504:	6ab9      	ldr	r1, [r7, #40]	; 0x28
24001506:	68f8      	ldr	r0, [r7, #12]
24001508:	f000 fbaa 	bl	24001c60 <I2C_WaitOnSTOPFlagUntilTimeout>
2400150c:	4603      	mov	r3, r0
2400150e:	2b00      	cmp	r3, #0
24001510:	d001      	beq.n	24001516 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
24001512:	2301      	movs	r3, #1
24001514:	e01a      	b.n	2400154c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
24001516:	68fb      	ldr	r3, [r7, #12]
24001518:	681b      	ldr	r3, [r3, #0]
2400151a:	2220      	movs	r2, #32
2400151c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
2400151e:	68fb      	ldr	r3, [r7, #12]
24001520:	681b      	ldr	r3, [r3, #0]
24001522:	6859      	ldr	r1, [r3, #4]
24001524:	68fb      	ldr	r3, [r7, #12]
24001526:	681a      	ldr	r2, [r3, #0]
24001528:	4b0a      	ldr	r3, [pc, #40]	; (24001554 <HAL_I2C_Mem_Write+0x224>)
2400152a:	400b      	ands	r3, r1
2400152c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
2400152e:	68fb      	ldr	r3, [r7, #12]
24001530:	2220      	movs	r2, #32
24001532:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
24001536:	68fb      	ldr	r3, [r7, #12]
24001538:	2200      	movs	r2, #0
2400153a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
2400153e:	68fb      	ldr	r3, [r7, #12]
24001540:	2200      	movs	r2, #0
24001542:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
24001546:	2300      	movs	r3, #0
24001548:	e000      	b.n	2400154c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
2400154a:	2302      	movs	r3, #2
  }
}
2400154c:	4618      	mov	r0, r3
2400154e:	3718      	adds	r7, #24
24001550:	46bd      	mov	sp, r7
24001552:	bd80      	pop	{r7, pc}
24001554:	fe00e800 	.word	0xfe00e800

24001558 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
24001558:	b580      	push	{r7, lr}
2400155a:	b088      	sub	sp, #32
2400155c:	af02      	add	r7, sp, #8
2400155e:	60f8      	str	r0, [r7, #12]
24001560:	4608      	mov	r0, r1
24001562:	4611      	mov	r1, r2
24001564:	461a      	mov	r2, r3
24001566:	4603      	mov	r3, r0
24001568:	817b      	strh	r3, [r7, #10]
2400156a:	460b      	mov	r3, r1
2400156c:	813b      	strh	r3, [r7, #8]
2400156e:	4613      	mov	r3, r2
24001570:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
24001572:	68fb      	ldr	r3, [r7, #12]
24001574:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
24001578:	b2db      	uxtb	r3, r3
2400157a:	2b20      	cmp	r3, #32
2400157c:	f040 80fd 	bne.w	2400177a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
24001580:	6a3b      	ldr	r3, [r7, #32]
24001582:	2b00      	cmp	r3, #0
24001584:	d002      	beq.n	2400158c <HAL_I2C_Mem_Read+0x34>
24001586:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
24001588:	2b00      	cmp	r3, #0
2400158a:	d105      	bne.n	24001598 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2400158c:	68fb      	ldr	r3, [r7, #12]
2400158e:	f44f 7200 	mov.w	r2, #512	; 0x200
24001592:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
24001594:	2301      	movs	r3, #1
24001596:	e0f1      	b.n	2400177c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
24001598:	68fb      	ldr	r3, [r7, #12]
2400159a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
2400159e:	2b01      	cmp	r3, #1
240015a0:	d101      	bne.n	240015a6 <HAL_I2C_Mem_Read+0x4e>
240015a2:	2302      	movs	r3, #2
240015a4:	e0ea      	b.n	2400177c <HAL_I2C_Mem_Read+0x224>
240015a6:	68fb      	ldr	r3, [r7, #12]
240015a8:	2201      	movs	r2, #1
240015aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
240015ae:	f7ff fb7d 	bl	24000cac <HAL_GetTick>
240015b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
240015b4:	697b      	ldr	r3, [r7, #20]
240015b6:	9300      	str	r3, [sp, #0]
240015b8:	2319      	movs	r3, #25
240015ba:	2201      	movs	r2, #1
240015bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
240015c0:	68f8      	ldr	r0, [r7, #12]
240015c2:	f000 fab7 	bl	24001b34 <I2C_WaitOnFlagUntilTimeout>
240015c6:	4603      	mov	r3, r0
240015c8:	2b00      	cmp	r3, #0
240015ca:	d001      	beq.n	240015d0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
240015cc:	2301      	movs	r3, #1
240015ce:	e0d5      	b.n	2400177c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
240015d0:	68fb      	ldr	r3, [r7, #12]
240015d2:	2222      	movs	r2, #34	; 0x22
240015d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
240015d8:	68fb      	ldr	r3, [r7, #12]
240015da:	2240      	movs	r2, #64	; 0x40
240015dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
240015e0:	68fb      	ldr	r3, [r7, #12]
240015e2:	2200      	movs	r2, #0
240015e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
240015e6:	68fb      	ldr	r3, [r7, #12]
240015e8:	6a3a      	ldr	r2, [r7, #32]
240015ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
240015ec:	68fb      	ldr	r3, [r7, #12]
240015ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
240015f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
240015f2:	68fb      	ldr	r3, [r7, #12]
240015f4:	2200      	movs	r2, #0
240015f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
240015f8:	88f8      	ldrh	r0, [r7, #6]
240015fa:	893a      	ldrh	r2, [r7, #8]
240015fc:	8979      	ldrh	r1, [r7, #10]
240015fe:	697b      	ldr	r3, [r7, #20]
24001600:	9301      	str	r3, [sp, #4]
24001602:	6abb      	ldr	r3, [r7, #40]	; 0x28
24001604:	9300      	str	r3, [sp, #0]
24001606:	4603      	mov	r3, r0
24001608:	68f8      	ldr	r0, [r7, #12]
2400160a:	f000 fa1b 	bl	24001a44 <I2C_RequestMemoryRead>
2400160e:	4603      	mov	r3, r0
24001610:	2b00      	cmp	r3, #0
24001612:	d005      	beq.n	24001620 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
24001614:	68fb      	ldr	r3, [r7, #12]
24001616:	2200      	movs	r2, #0
24001618:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
2400161c:	2301      	movs	r3, #1
2400161e:	e0ad      	b.n	2400177c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
24001620:	68fb      	ldr	r3, [r7, #12]
24001622:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
24001624:	b29b      	uxth	r3, r3
24001626:	2bff      	cmp	r3, #255	; 0xff
24001628:	d90e      	bls.n	24001648 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
2400162a:	68fb      	ldr	r3, [r7, #12]
2400162c:	22ff      	movs	r2, #255	; 0xff
2400162e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
24001630:	68fb      	ldr	r3, [r7, #12]
24001632:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
24001634:	b2da      	uxtb	r2, r3
24001636:	8979      	ldrh	r1, [r7, #10]
24001638:	4b52      	ldr	r3, [pc, #328]	; (24001784 <HAL_I2C_Mem_Read+0x22c>)
2400163a:	9300      	str	r3, [sp, #0]
2400163c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
24001640:	68f8      	ldr	r0, [r7, #12]
24001642:	f000 fc31 	bl	24001ea8 <I2C_TransferConfig>
24001646:	e00f      	b.n	24001668 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
24001648:	68fb      	ldr	r3, [r7, #12]
2400164a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
2400164c:	b29a      	uxth	r2, r3
2400164e:	68fb      	ldr	r3, [r7, #12]
24001650:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
24001652:	68fb      	ldr	r3, [r7, #12]
24001654:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
24001656:	b2da      	uxtb	r2, r3
24001658:	8979      	ldrh	r1, [r7, #10]
2400165a:	4b4a      	ldr	r3, [pc, #296]	; (24001784 <HAL_I2C_Mem_Read+0x22c>)
2400165c:	9300      	str	r3, [sp, #0]
2400165e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
24001662:	68f8      	ldr	r0, [r7, #12]
24001664:	f000 fc20 	bl	24001ea8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
24001668:	697b      	ldr	r3, [r7, #20]
2400166a:	9300      	str	r3, [sp, #0]
2400166c:	6abb      	ldr	r3, [r7, #40]	; 0x28
2400166e:	2200      	movs	r2, #0
24001670:	2104      	movs	r1, #4
24001672:	68f8      	ldr	r0, [r7, #12]
24001674:	f000 fa5e 	bl	24001b34 <I2C_WaitOnFlagUntilTimeout>
24001678:	4603      	mov	r3, r0
2400167a:	2b00      	cmp	r3, #0
2400167c:	d001      	beq.n	24001682 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
2400167e:	2301      	movs	r3, #1
24001680:	e07c      	b.n	2400177c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
24001682:	68fb      	ldr	r3, [r7, #12]
24001684:	681b      	ldr	r3, [r3, #0]
24001686:	6a5a      	ldr	r2, [r3, #36]	; 0x24
24001688:	68fb      	ldr	r3, [r7, #12]
2400168a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2400168c:	b2d2      	uxtb	r2, r2
2400168e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
24001690:	68fb      	ldr	r3, [r7, #12]
24001692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
24001694:	1c5a      	adds	r2, r3, #1
24001696:	68fb      	ldr	r3, [r7, #12]
24001698:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
2400169a:	68fb      	ldr	r3, [r7, #12]
2400169c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
2400169e:	3b01      	subs	r3, #1
240016a0:	b29a      	uxth	r2, r3
240016a2:	68fb      	ldr	r3, [r7, #12]
240016a4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
240016a6:	68fb      	ldr	r3, [r7, #12]
240016a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
240016aa:	b29b      	uxth	r3, r3
240016ac:	3b01      	subs	r3, #1
240016ae:	b29a      	uxth	r2, r3
240016b0:	68fb      	ldr	r3, [r7, #12]
240016b2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
240016b4:	68fb      	ldr	r3, [r7, #12]
240016b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
240016b8:	b29b      	uxth	r3, r3
240016ba:	2b00      	cmp	r3, #0
240016bc:	d034      	beq.n	24001728 <HAL_I2C_Mem_Read+0x1d0>
240016be:	68fb      	ldr	r3, [r7, #12]
240016c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
240016c2:	2b00      	cmp	r3, #0
240016c4:	d130      	bne.n	24001728 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
240016c6:	697b      	ldr	r3, [r7, #20]
240016c8:	9300      	str	r3, [sp, #0]
240016ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
240016cc:	2200      	movs	r2, #0
240016ce:	2180      	movs	r1, #128	; 0x80
240016d0:	68f8      	ldr	r0, [r7, #12]
240016d2:	f000 fa2f 	bl	24001b34 <I2C_WaitOnFlagUntilTimeout>
240016d6:	4603      	mov	r3, r0
240016d8:	2b00      	cmp	r3, #0
240016da:	d001      	beq.n	240016e0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
240016dc:	2301      	movs	r3, #1
240016de:	e04d      	b.n	2400177c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
240016e0:	68fb      	ldr	r3, [r7, #12]
240016e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
240016e4:	b29b      	uxth	r3, r3
240016e6:	2bff      	cmp	r3, #255	; 0xff
240016e8:	d90e      	bls.n	24001708 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
240016ea:	68fb      	ldr	r3, [r7, #12]
240016ec:	22ff      	movs	r2, #255	; 0xff
240016ee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
240016f0:	68fb      	ldr	r3, [r7, #12]
240016f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
240016f4:	b2da      	uxtb	r2, r3
240016f6:	8979      	ldrh	r1, [r7, #10]
240016f8:	2300      	movs	r3, #0
240016fa:	9300      	str	r3, [sp, #0]
240016fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
24001700:	68f8      	ldr	r0, [r7, #12]
24001702:	f000 fbd1 	bl	24001ea8 <I2C_TransferConfig>
24001706:	e00f      	b.n	24001728 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
24001708:	68fb      	ldr	r3, [r7, #12]
2400170a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
2400170c:	b29a      	uxth	r2, r3
2400170e:	68fb      	ldr	r3, [r7, #12]
24001710:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
24001712:	68fb      	ldr	r3, [r7, #12]
24001714:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
24001716:	b2da      	uxtb	r2, r3
24001718:	8979      	ldrh	r1, [r7, #10]
2400171a:	2300      	movs	r3, #0
2400171c:	9300      	str	r3, [sp, #0]
2400171e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
24001722:	68f8      	ldr	r0, [r7, #12]
24001724:	f000 fbc0 	bl	24001ea8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
24001728:	68fb      	ldr	r3, [r7, #12]
2400172a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
2400172c:	b29b      	uxth	r3, r3
2400172e:	2b00      	cmp	r3, #0
24001730:	d19a      	bne.n	24001668 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
24001732:	697a      	ldr	r2, [r7, #20]
24001734:	6ab9      	ldr	r1, [r7, #40]	; 0x28
24001736:	68f8      	ldr	r0, [r7, #12]
24001738:	f000 fa92 	bl	24001c60 <I2C_WaitOnSTOPFlagUntilTimeout>
2400173c:	4603      	mov	r3, r0
2400173e:	2b00      	cmp	r3, #0
24001740:	d001      	beq.n	24001746 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
24001742:	2301      	movs	r3, #1
24001744:	e01a      	b.n	2400177c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
24001746:	68fb      	ldr	r3, [r7, #12]
24001748:	681b      	ldr	r3, [r3, #0]
2400174a:	2220      	movs	r2, #32
2400174c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
2400174e:	68fb      	ldr	r3, [r7, #12]
24001750:	681b      	ldr	r3, [r3, #0]
24001752:	6859      	ldr	r1, [r3, #4]
24001754:	68fb      	ldr	r3, [r7, #12]
24001756:	681a      	ldr	r2, [r3, #0]
24001758:	4b0b      	ldr	r3, [pc, #44]	; (24001788 <HAL_I2C_Mem_Read+0x230>)
2400175a:	400b      	ands	r3, r1
2400175c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
2400175e:	68fb      	ldr	r3, [r7, #12]
24001760:	2220      	movs	r2, #32
24001762:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
24001766:	68fb      	ldr	r3, [r7, #12]
24001768:	2200      	movs	r2, #0
2400176a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
2400176e:	68fb      	ldr	r3, [r7, #12]
24001770:	2200      	movs	r2, #0
24001772:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
24001776:	2300      	movs	r3, #0
24001778:	e000      	b.n	2400177c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
2400177a:	2302      	movs	r3, #2
  }
}
2400177c:	4618      	mov	r0, r3
2400177e:	3718      	adds	r7, #24
24001780:	46bd      	mov	sp, r7
24001782:	bd80      	pop	{r7, pc}
24001784:	80002400 	.word	0x80002400
24001788:	fe00e800 	.word	0xfe00e800

2400178c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
2400178c:	b580      	push	{r7, lr}
2400178e:	b08a      	sub	sp, #40	; 0x28
24001790:	af02      	add	r7, sp, #8
24001792:	60f8      	str	r0, [r7, #12]
24001794:	607a      	str	r2, [r7, #4]
24001796:	603b      	str	r3, [r7, #0]
24001798:	460b      	mov	r3, r1
2400179a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
2400179c:	2300      	movs	r3, #0
2400179e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
240017a0:	68fb      	ldr	r3, [r7, #12]
240017a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
240017a6:	b2db      	uxtb	r3, r3
240017a8:	2b20      	cmp	r3, #32
240017aa:	f040 80ef 	bne.w	2400198c <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
240017ae:	68fb      	ldr	r3, [r7, #12]
240017b0:	681b      	ldr	r3, [r3, #0]
240017b2:	699b      	ldr	r3, [r3, #24]
240017b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
240017b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
240017bc:	d101      	bne.n	240017c2 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
240017be:	2302      	movs	r3, #2
240017c0:	e0e5      	b.n	2400198e <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
240017c2:	68fb      	ldr	r3, [r7, #12]
240017c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
240017c8:	2b01      	cmp	r3, #1
240017ca:	d101      	bne.n	240017d0 <HAL_I2C_IsDeviceReady+0x44>
240017cc:	2302      	movs	r3, #2
240017ce:	e0de      	b.n	2400198e <HAL_I2C_IsDeviceReady+0x202>
240017d0:	68fb      	ldr	r3, [r7, #12]
240017d2:	2201      	movs	r2, #1
240017d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
240017d8:	68fb      	ldr	r3, [r7, #12]
240017da:	2224      	movs	r2, #36	; 0x24
240017dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
240017e0:	68fb      	ldr	r3, [r7, #12]
240017e2:	2200      	movs	r2, #0
240017e4:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
240017e6:	68fb      	ldr	r3, [r7, #12]
240017e8:	68db      	ldr	r3, [r3, #12]
240017ea:	2b01      	cmp	r3, #1
240017ec:	d105      	bne.n	240017fa <HAL_I2C_IsDeviceReady+0x6e>
240017ee:	897b      	ldrh	r3, [r7, #10]
240017f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
240017f4:	4b68      	ldr	r3, [pc, #416]	; (24001998 <HAL_I2C_IsDeviceReady+0x20c>)
240017f6:	4313      	orrs	r3, r2
240017f8:	e004      	b.n	24001804 <HAL_I2C_IsDeviceReady+0x78>
240017fa:	897b      	ldrh	r3, [r7, #10]
240017fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
24001800:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
24001804:	68fa      	ldr	r2, [r7, #12]
24001806:	6812      	ldr	r2, [r2, #0]
24001808:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
2400180a:	f7ff fa4f 	bl	24000cac <HAL_GetTick>
2400180e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
24001810:	68fb      	ldr	r3, [r7, #12]
24001812:	681b      	ldr	r3, [r3, #0]
24001814:	699b      	ldr	r3, [r3, #24]
24001816:	f003 0320 	and.w	r3, r3, #32
2400181a:	2b20      	cmp	r3, #32
2400181c:	bf0c      	ite	eq
2400181e:	2301      	moveq	r3, #1
24001820:	2300      	movne	r3, #0
24001822:	b2db      	uxtb	r3, r3
24001824:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
24001826:	68fb      	ldr	r3, [r7, #12]
24001828:	681b      	ldr	r3, [r3, #0]
2400182a:	699b      	ldr	r3, [r3, #24]
2400182c:	f003 0310 	and.w	r3, r3, #16
24001830:	2b10      	cmp	r3, #16
24001832:	bf0c      	ite	eq
24001834:	2301      	moveq	r3, #1
24001836:	2300      	movne	r3, #0
24001838:	b2db      	uxtb	r3, r3
2400183a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
2400183c:	e034      	b.n	240018a8 <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
2400183e:	683b      	ldr	r3, [r7, #0]
24001840:	f1b3 3fff 	cmp.w	r3, #4294967295
24001844:	d01a      	beq.n	2400187c <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
24001846:	f7ff fa31 	bl	24000cac <HAL_GetTick>
2400184a:	4602      	mov	r2, r0
2400184c:	69bb      	ldr	r3, [r7, #24]
2400184e:	1ad3      	subs	r3, r2, r3
24001850:	683a      	ldr	r2, [r7, #0]
24001852:	429a      	cmp	r2, r3
24001854:	d302      	bcc.n	2400185c <HAL_I2C_IsDeviceReady+0xd0>
24001856:	683b      	ldr	r3, [r7, #0]
24001858:	2b00      	cmp	r3, #0
2400185a:	d10f      	bne.n	2400187c <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
2400185c:	68fb      	ldr	r3, [r7, #12]
2400185e:	2220      	movs	r2, #32
24001860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
24001864:	68fb      	ldr	r3, [r7, #12]
24001866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
24001868:	f043 0220 	orr.w	r2, r3, #32
2400186c:	68fb      	ldr	r3, [r7, #12]
2400186e:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
24001870:	68fb      	ldr	r3, [r7, #12]
24001872:	2200      	movs	r2, #0
24001874:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
24001878:	2301      	movs	r3, #1
2400187a:	e088      	b.n	2400198e <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
2400187c:	68fb      	ldr	r3, [r7, #12]
2400187e:	681b      	ldr	r3, [r3, #0]
24001880:	699b      	ldr	r3, [r3, #24]
24001882:	f003 0320 	and.w	r3, r3, #32
24001886:	2b20      	cmp	r3, #32
24001888:	bf0c      	ite	eq
2400188a:	2301      	moveq	r3, #1
2400188c:	2300      	movne	r3, #0
2400188e:	b2db      	uxtb	r3, r3
24001890:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
24001892:	68fb      	ldr	r3, [r7, #12]
24001894:	681b      	ldr	r3, [r3, #0]
24001896:	699b      	ldr	r3, [r3, #24]
24001898:	f003 0310 	and.w	r3, r3, #16
2400189c:	2b10      	cmp	r3, #16
2400189e:	bf0c      	ite	eq
240018a0:	2301      	moveq	r3, #1
240018a2:	2300      	movne	r3, #0
240018a4:	b2db      	uxtb	r3, r3
240018a6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
240018a8:	7ffb      	ldrb	r3, [r7, #31]
240018aa:	2b00      	cmp	r3, #0
240018ac:	d102      	bne.n	240018b4 <HAL_I2C_IsDeviceReady+0x128>
240018ae:	7fbb      	ldrb	r3, [r7, #30]
240018b0:	2b00      	cmp	r3, #0
240018b2:	d0c4      	beq.n	2400183e <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
240018b4:	68fb      	ldr	r3, [r7, #12]
240018b6:	681b      	ldr	r3, [r3, #0]
240018b8:	699b      	ldr	r3, [r3, #24]
240018ba:	f003 0310 	and.w	r3, r3, #16
240018be:	2b10      	cmp	r3, #16
240018c0:	d01a      	beq.n	240018f8 <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
240018c2:	69bb      	ldr	r3, [r7, #24]
240018c4:	9300      	str	r3, [sp, #0]
240018c6:	683b      	ldr	r3, [r7, #0]
240018c8:	2200      	movs	r2, #0
240018ca:	2120      	movs	r1, #32
240018cc:	68f8      	ldr	r0, [r7, #12]
240018ce:	f000 f931 	bl	24001b34 <I2C_WaitOnFlagUntilTimeout>
240018d2:	4603      	mov	r3, r0
240018d4:	2b00      	cmp	r3, #0
240018d6:	d001      	beq.n	240018dc <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
240018d8:	2301      	movs	r3, #1
240018da:	e058      	b.n	2400198e <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
240018dc:	68fb      	ldr	r3, [r7, #12]
240018de:	681b      	ldr	r3, [r3, #0]
240018e0:	2220      	movs	r2, #32
240018e2:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
240018e4:	68fb      	ldr	r3, [r7, #12]
240018e6:	2220      	movs	r2, #32
240018e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
240018ec:	68fb      	ldr	r3, [r7, #12]
240018ee:	2200      	movs	r2, #0
240018f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
240018f4:	2300      	movs	r3, #0
240018f6:	e04a      	b.n	2400198e <HAL_I2C_IsDeviceReady+0x202>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
240018f8:	69bb      	ldr	r3, [r7, #24]
240018fa:	9300      	str	r3, [sp, #0]
240018fc:	683b      	ldr	r3, [r7, #0]
240018fe:	2200      	movs	r2, #0
24001900:	2120      	movs	r1, #32
24001902:	68f8      	ldr	r0, [r7, #12]
24001904:	f000 f916 	bl	24001b34 <I2C_WaitOnFlagUntilTimeout>
24001908:	4603      	mov	r3, r0
2400190a:	2b00      	cmp	r3, #0
2400190c:	d001      	beq.n	24001912 <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
2400190e:	2301      	movs	r3, #1
24001910:	e03d      	b.n	2400198e <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
24001912:	68fb      	ldr	r3, [r7, #12]
24001914:	681b      	ldr	r3, [r3, #0]
24001916:	2210      	movs	r2, #16
24001918:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
2400191a:	68fb      	ldr	r3, [r7, #12]
2400191c:	681b      	ldr	r3, [r3, #0]
2400191e:	2220      	movs	r2, #32
24001920:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
24001922:	697b      	ldr	r3, [r7, #20]
24001924:	687a      	ldr	r2, [r7, #4]
24001926:	429a      	cmp	r2, r3
24001928:	d118      	bne.n	2400195c <HAL_I2C_IsDeviceReady+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
2400192a:	68fb      	ldr	r3, [r7, #12]
2400192c:	681b      	ldr	r3, [r3, #0]
2400192e:	685a      	ldr	r2, [r3, #4]
24001930:	68fb      	ldr	r3, [r7, #12]
24001932:	681b      	ldr	r3, [r3, #0]
24001934:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
24001938:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
2400193a:	69bb      	ldr	r3, [r7, #24]
2400193c:	9300      	str	r3, [sp, #0]
2400193e:	683b      	ldr	r3, [r7, #0]
24001940:	2200      	movs	r2, #0
24001942:	2120      	movs	r1, #32
24001944:	68f8      	ldr	r0, [r7, #12]
24001946:	f000 f8f5 	bl	24001b34 <I2C_WaitOnFlagUntilTimeout>
2400194a:	4603      	mov	r3, r0
2400194c:	2b00      	cmp	r3, #0
2400194e:	d001      	beq.n	24001954 <HAL_I2C_IsDeviceReady+0x1c8>
        {
          return HAL_ERROR;
24001950:	2301      	movs	r3, #1
24001952:	e01c      	b.n	2400198e <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
24001954:	68fb      	ldr	r3, [r7, #12]
24001956:	681b      	ldr	r3, [r3, #0]
24001958:	2220      	movs	r2, #32
2400195a:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
2400195c:	697b      	ldr	r3, [r7, #20]
2400195e:	3301      	adds	r3, #1
24001960:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
24001962:	697b      	ldr	r3, [r7, #20]
24001964:	687a      	ldr	r2, [r7, #4]
24001966:	429a      	cmp	r2, r3
24001968:	f63f af3d 	bhi.w	240017e6 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
2400196c:	68fb      	ldr	r3, [r7, #12]
2400196e:	2220      	movs	r2, #32
24001970:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
24001974:	68fb      	ldr	r3, [r7, #12]
24001976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
24001978:	f043 0220 	orr.w	r2, r3, #32
2400197c:	68fb      	ldr	r3, [r7, #12]
2400197e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
24001980:	68fb      	ldr	r3, [r7, #12]
24001982:	2200      	movs	r2, #0
24001984:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
24001988:	2301      	movs	r3, #1
2400198a:	e000      	b.n	2400198e <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
2400198c:	2302      	movs	r3, #2
  }
}
2400198e:	4618      	mov	r0, r3
24001990:	3720      	adds	r7, #32
24001992:	46bd      	mov	sp, r7
24001994:	bd80      	pop	{r7, pc}
24001996:	bf00      	nop
24001998:	02002000 	.word	0x02002000

2400199c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
2400199c:	b580      	push	{r7, lr}
2400199e:	b086      	sub	sp, #24
240019a0:	af02      	add	r7, sp, #8
240019a2:	60f8      	str	r0, [r7, #12]
240019a4:	4608      	mov	r0, r1
240019a6:	4611      	mov	r1, r2
240019a8:	461a      	mov	r2, r3
240019aa:	4603      	mov	r3, r0
240019ac:	817b      	strh	r3, [r7, #10]
240019ae:	460b      	mov	r3, r1
240019b0:	813b      	strh	r3, [r7, #8]
240019b2:	4613      	mov	r3, r2
240019b4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
240019b6:	88fb      	ldrh	r3, [r7, #6]
240019b8:	b2da      	uxtb	r2, r3
240019ba:	8979      	ldrh	r1, [r7, #10]
240019bc:	4b20      	ldr	r3, [pc, #128]	; (24001a40 <I2C_RequestMemoryWrite+0xa4>)
240019be:	9300      	str	r3, [sp, #0]
240019c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
240019c4:	68f8      	ldr	r0, [r7, #12]
240019c6:	f000 fa6f 	bl	24001ea8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
240019ca:	69fa      	ldr	r2, [r7, #28]
240019cc:	69b9      	ldr	r1, [r7, #24]
240019ce:	68f8      	ldr	r0, [r7, #12]
240019d0:	f000 f8ff 	bl	24001bd2 <I2C_WaitOnTXISFlagUntilTimeout>
240019d4:	4603      	mov	r3, r0
240019d6:	2b00      	cmp	r3, #0
240019d8:	d001      	beq.n	240019de <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
240019da:	2301      	movs	r3, #1
240019dc:	e02c      	b.n	24001a38 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
240019de:	88fb      	ldrh	r3, [r7, #6]
240019e0:	2b01      	cmp	r3, #1
240019e2:	d105      	bne.n	240019f0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
240019e4:	893b      	ldrh	r3, [r7, #8]
240019e6:	b2da      	uxtb	r2, r3
240019e8:	68fb      	ldr	r3, [r7, #12]
240019ea:	681b      	ldr	r3, [r3, #0]
240019ec:	629a      	str	r2, [r3, #40]	; 0x28
240019ee:	e015      	b.n	24001a1c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
240019f0:	893b      	ldrh	r3, [r7, #8]
240019f2:	0a1b      	lsrs	r3, r3, #8
240019f4:	b29b      	uxth	r3, r3
240019f6:	b2da      	uxtb	r2, r3
240019f8:	68fb      	ldr	r3, [r7, #12]
240019fa:	681b      	ldr	r3, [r3, #0]
240019fc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
240019fe:	69fa      	ldr	r2, [r7, #28]
24001a00:	69b9      	ldr	r1, [r7, #24]
24001a02:	68f8      	ldr	r0, [r7, #12]
24001a04:	f000 f8e5 	bl	24001bd2 <I2C_WaitOnTXISFlagUntilTimeout>
24001a08:	4603      	mov	r3, r0
24001a0a:	2b00      	cmp	r3, #0
24001a0c:	d001      	beq.n	24001a12 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
24001a0e:	2301      	movs	r3, #1
24001a10:	e012      	b.n	24001a38 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
24001a12:	893b      	ldrh	r3, [r7, #8]
24001a14:	b2da      	uxtb	r2, r3
24001a16:	68fb      	ldr	r3, [r7, #12]
24001a18:	681b      	ldr	r3, [r3, #0]
24001a1a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
24001a1c:	69fb      	ldr	r3, [r7, #28]
24001a1e:	9300      	str	r3, [sp, #0]
24001a20:	69bb      	ldr	r3, [r7, #24]
24001a22:	2200      	movs	r2, #0
24001a24:	2180      	movs	r1, #128	; 0x80
24001a26:	68f8      	ldr	r0, [r7, #12]
24001a28:	f000 f884 	bl	24001b34 <I2C_WaitOnFlagUntilTimeout>
24001a2c:	4603      	mov	r3, r0
24001a2e:	2b00      	cmp	r3, #0
24001a30:	d001      	beq.n	24001a36 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
24001a32:	2301      	movs	r3, #1
24001a34:	e000      	b.n	24001a38 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
24001a36:	2300      	movs	r3, #0
}
24001a38:	4618      	mov	r0, r3
24001a3a:	3710      	adds	r7, #16
24001a3c:	46bd      	mov	sp, r7
24001a3e:	bd80      	pop	{r7, pc}
24001a40:	80002000 	.word	0x80002000

24001a44 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
24001a44:	b580      	push	{r7, lr}
24001a46:	b086      	sub	sp, #24
24001a48:	af02      	add	r7, sp, #8
24001a4a:	60f8      	str	r0, [r7, #12]
24001a4c:	4608      	mov	r0, r1
24001a4e:	4611      	mov	r1, r2
24001a50:	461a      	mov	r2, r3
24001a52:	4603      	mov	r3, r0
24001a54:	817b      	strh	r3, [r7, #10]
24001a56:	460b      	mov	r3, r1
24001a58:	813b      	strh	r3, [r7, #8]
24001a5a:	4613      	mov	r3, r2
24001a5c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
24001a5e:	88fb      	ldrh	r3, [r7, #6]
24001a60:	b2da      	uxtb	r2, r3
24001a62:	8979      	ldrh	r1, [r7, #10]
24001a64:	4b20      	ldr	r3, [pc, #128]	; (24001ae8 <I2C_RequestMemoryRead+0xa4>)
24001a66:	9300      	str	r3, [sp, #0]
24001a68:	2300      	movs	r3, #0
24001a6a:	68f8      	ldr	r0, [r7, #12]
24001a6c:	f000 fa1c 	bl	24001ea8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
24001a70:	69fa      	ldr	r2, [r7, #28]
24001a72:	69b9      	ldr	r1, [r7, #24]
24001a74:	68f8      	ldr	r0, [r7, #12]
24001a76:	f000 f8ac 	bl	24001bd2 <I2C_WaitOnTXISFlagUntilTimeout>
24001a7a:	4603      	mov	r3, r0
24001a7c:	2b00      	cmp	r3, #0
24001a7e:	d001      	beq.n	24001a84 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
24001a80:	2301      	movs	r3, #1
24001a82:	e02c      	b.n	24001ade <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
24001a84:	88fb      	ldrh	r3, [r7, #6]
24001a86:	2b01      	cmp	r3, #1
24001a88:	d105      	bne.n	24001a96 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
24001a8a:	893b      	ldrh	r3, [r7, #8]
24001a8c:	b2da      	uxtb	r2, r3
24001a8e:	68fb      	ldr	r3, [r7, #12]
24001a90:	681b      	ldr	r3, [r3, #0]
24001a92:	629a      	str	r2, [r3, #40]	; 0x28
24001a94:	e015      	b.n	24001ac2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
24001a96:	893b      	ldrh	r3, [r7, #8]
24001a98:	0a1b      	lsrs	r3, r3, #8
24001a9a:	b29b      	uxth	r3, r3
24001a9c:	b2da      	uxtb	r2, r3
24001a9e:	68fb      	ldr	r3, [r7, #12]
24001aa0:	681b      	ldr	r3, [r3, #0]
24001aa2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
24001aa4:	69fa      	ldr	r2, [r7, #28]
24001aa6:	69b9      	ldr	r1, [r7, #24]
24001aa8:	68f8      	ldr	r0, [r7, #12]
24001aaa:	f000 f892 	bl	24001bd2 <I2C_WaitOnTXISFlagUntilTimeout>
24001aae:	4603      	mov	r3, r0
24001ab0:	2b00      	cmp	r3, #0
24001ab2:	d001      	beq.n	24001ab8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
24001ab4:	2301      	movs	r3, #1
24001ab6:	e012      	b.n	24001ade <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
24001ab8:	893b      	ldrh	r3, [r7, #8]
24001aba:	b2da      	uxtb	r2, r3
24001abc:	68fb      	ldr	r3, [r7, #12]
24001abe:	681b      	ldr	r3, [r3, #0]
24001ac0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
24001ac2:	69fb      	ldr	r3, [r7, #28]
24001ac4:	9300      	str	r3, [sp, #0]
24001ac6:	69bb      	ldr	r3, [r7, #24]
24001ac8:	2200      	movs	r2, #0
24001aca:	2140      	movs	r1, #64	; 0x40
24001acc:	68f8      	ldr	r0, [r7, #12]
24001ace:	f000 f831 	bl	24001b34 <I2C_WaitOnFlagUntilTimeout>
24001ad2:	4603      	mov	r3, r0
24001ad4:	2b00      	cmp	r3, #0
24001ad6:	d001      	beq.n	24001adc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
24001ad8:	2301      	movs	r3, #1
24001ada:	e000      	b.n	24001ade <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
24001adc:	2300      	movs	r3, #0
}
24001ade:	4618      	mov	r0, r3
24001ae0:	3710      	adds	r7, #16
24001ae2:	46bd      	mov	sp, r7
24001ae4:	bd80      	pop	{r7, pc}
24001ae6:	bf00      	nop
24001ae8:	80002000 	.word	0x80002000

24001aec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
24001aec:	b480      	push	{r7}
24001aee:	b083      	sub	sp, #12
24001af0:	af00      	add	r7, sp, #0
24001af2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
24001af4:	687b      	ldr	r3, [r7, #4]
24001af6:	681b      	ldr	r3, [r3, #0]
24001af8:	699b      	ldr	r3, [r3, #24]
24001afa:	f003 0302 	and.w	r3, r3, #2
24001afe:	2b02      	cmp	r3, #2
24001b00:	d103      	bne.n	24001b0a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
24001b02:	687b      	ldr	r3, [r7, #4]
24001b04:	681b      	ldr	r3, [r3, #0]
24001b06:	2200      	movs	r2, #0
24001b08:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
24001b0a:	687b      	ldr	r3, [r7, #4]
24001b0c:	681b      	ldr	r3, [r3, #0]
24001b0e:	699b      	ldr	r3, [r3, #24]
24001b10:	f003 0301 	and.w	r3, r3, #1
24001b14:	2b01      	cmp	r3, #1
24001b16:	d007      	beq.n	24001b28 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
24001b18:	687b      	ldr	r3, [r7, #4]
24001b1a:	681b      	ldr	r3, [r3, #0]
24001b1c:	699a      	ldr	r2, [r3, #24]
24001b1e:	687b      	ldr	r3, [r7, #4]
24001b20:	681b      	ldr	r3, [r3, #0]
24001b22:	f042 0201 	orr.w	r2, r2, #1
24001b26:	619a      	str	r2, [r3, #24]
  }
}
24001b28:	bf00      	nop
24001b2a:	370c      	adds	r7, #12
24001b2c:	46bd      	mov	sp, r7
24001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
24001b32:	4770      	bx	lr

24001b34 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
24001b34:	b580      	push	{r7, lr}
24001b36:	b084      	sub	sp, #16
24001b38:	af00      	add	r7, sp, #0
24001b3a:	60f8      	str	r0, [r7, #12]
24001b3c:	60b9      	str	r1, [r7, #8]
24001b3e:	603b      	str	r3, [r7, #0]
24001b40:	4613      	mov	r3, r2
24001b42:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
24001b44:	e031      	b.n	24001baa <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
24001b46:	683b      	ldr	r3, [r7, #0]
24001b48:	f1b3 3fff 	cmp.w	r3, #4294967295
24001b4c:	d02d      	beq.n	24001baa <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
24001b4e:	f7ff f8ad 	bl	24000cac <HAL_GetTick>
24001b52:	4602      	mov	r2, r0
24001b54:	69bb      	ldr	r3, [r7, #24]
24001b56:	1ad3      	subs	r3, r2, r3
24001b58:	683a      	ldr	r2, [r7, #0]
24001b5a:	429a      	cmp	r2, r3
24001b5c:	d302      	bcc.n	24001b64 <I2C_WaitOnFlagUntilTimeout+0x30>
24001b5e:	683b      	ldr	r3, [r7, #0]
24001b60:	2b00      	cmp	r3, #0
24001b62:	d122      	bne.n	24001baa <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
24001b64:	68fb      	ldr	r3, [r7, #12]
24001b66:	681b      	ldr	r3, [r3, #0]
24001b68:	699a      	ldr	r2, [r3, #24]
24001b6a:	68bb      	ldr	r3, [r7, #8]
24001b6c:	4013      	ands	r3, r2
24001b6e:	68ba      	ldr	r2, [r7, #8]
24001b70:	429a      	cmp	r2, r3
24001b72:	bf0c      	ite	eq
24001b74:	2301      	moveq	r3, #1
24001b76:	2300      	movne	r3, #0
24001b78:	b2db      	uxtb	r3, r3
24001b7a:	461a      	mov	r2, r3
24001b7c:	79fb      	ldrb	r3, [r7, #7]
24001b7e:	429a      	cmp	r2, r3
24001b80:	d113      	bne.n	24001baa <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
24001b82:	68fb      	ldr	r3, [r7, #12]
24001b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
24001b86:	f043 0220 	orr.w	r2, r3, #32
24001b8a:	68fb      	ldr	r3, [r7, #12]
24001b8c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
24001b8e:	68fb      	ldr	r3, [r7, #12]
24001b90:	2220      	movs	r2, #32
24001b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
24001b96:	68fb      	ldr	r3, [r7, #12]
24001b98:	2200      	movs	r2, #0
24001b9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
24001b9e:	68fb      	ldr	r3, [r7, #12]
24001ba0:	2200      	movs	r2, #0
24001ba2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
24001ba6:	2301      	movs	r3, #1
24001ba8:	e00f      	b.n	24001bca <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
24001baa:	68fb      	ldr	r3, [r7, #12]
24001bac:	681b      	ldr	r3, [r3, #0]
24001bae:	699a      	ldr	r2, [r3, #24]
24001bb0:	68bb      	ldr	r3, [r7, #8]
24001bb2:	4013      	ands	r3, r2
24001bb4:	68ba      	ldr	r2, [r7, #8]
24001bb6:	429a      	cmp	r2, r3
24001bb8:	bf0c      	ite	eq
24001bba:	2301      	moveq	r3, #1
24001bbc:	2300      	movne	r3, #0
24001bbe:	b2db      	uxtb	r3, r3
24001bc0:	461a      	mov	r2, r3
24001bc2:	79fb      	ldrb	r3, [r7, #7]
24001bc4:	429a      	cmp	r2, r3
24001bc6:	d0be      	beq.n	24001b46 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
24001bc8:	2300      	movs	r3, #0
}
24001bca:	4618      	mov	r0, r3
24001bcc:	3710      	adds	r7, #16
24001bce:	46bd      	mov	sp, r7
24001bd0:	bd80      	pop	{r7, pc}

24001bd2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
24001bd2:	b580      	push	{r7, lr}
24001bd4:	b084      	sub	sp, #16
24001bd6:	af00      	add	r7, sp, #0
24001bd8:	60f8      	str	r0, [r7, #12]
24001bda:	60b9      	str	r1, [r7, #8]
24001bdc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
24001bde:	e033      	b.n	24001c48 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
24001be0:	687a      	ldr	r2, [r7, #4]
24001be2:	68b9      	ldr	r1, [r7, #8]
24001be4:	68f8      	ldr	r0, [r7, #12]
24001be6:	f000 f87f 	bl	24001ce8 <I2C_IsErrorOccurred>
24001bea:	4603      	mov	r3, r0
24001bec:	2b00      	cmp	r3, #0
24001bee:	d001      	beq.n	24001bf4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
24001bf0:	2301      	movs	r3, #1
24001bf2:	e031      	b.n	24001c58 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
24001bf4:	68bb      	ldr	r3, [r7, #8]
24001bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
24001bfa:	d025      	beq.n	24001c48 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
24001bfc:	f7ff f856 	bl	24000cac <HAL_GetTick>
24001c00:	4602      	mov	r2, r0
24001c02:	687b      	ldr	r3, [r7, #4]
24001c04:	1ad3      	subs	r3, r2, r3
24001c06:	68ba      	ldr	r2, [r7, #8]
24001c08:	429a      	cmp	r2, r3
24001c0a:	d302      	bcc.n	24001c12 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
24001c0c:	68bb      	ldr	r3, [r7, #8]
24001c0e:	2b00      	cmp	r3, #0
24001c10:	d11a      	bne.n	24001c48 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
24001c12:	68fb      	ldr	r3, [r7, #12]
24001c14:	681b      	ldr	r3, [r3, #0]
24001c16:	699b      	ldr	r3, [r3, #24]
24001c18:	f003 0302 	and.w	r3, r3, #2
24001c1c:	2b02      	cmp	r3, #2
24001c1e:	d013      	beq.n	24001c48 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
24001c20:	68fb      	ldr	r3, [r7, #12]
24001c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
24001c24:	f043 0220 	orr.w	r2, r3, #32
24001c28:	68fb      	ldr	r3, [r7, #12]
24001c2a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
24001c2c:	68fb      	ldr	r3, [r7, #12]
24001c2e:	2220      	movs	r2, #32
24001c30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
24001c34:	68fb      	ldr	r3, [r7, #12]
24001c36:	2200      	movs	r2, #0
24001c38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
24001c3c:	68fb      	ldr	r3, [r7, #12]
24001c3e:	2200      	movs	r2, #0
24001c40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
24001c44:	2301      	movs	r3, #1
24001c46:	e007      	b.n	24001c58 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
24001c48:	68fb      	ldr	r3, [r7, #12]
24001c4a:	681b      	ldr	r3, [r3, #0]
24001c4c:	699b      	ldr	r3, [r3, #24]
24001c4e:	f003 0302 	and.w	r3, r3, #2
24001c52:	2b02      	cmp	r3, #2
24001c54:	d1c4      	bne.n	24001be0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
24001c56:	2300      	movs	r3, #0
}
24001c58:	4618      	mov	r0, r3
24001c5a:	3710      	adds	r7, #16
24001c5c:	46bd      	mov	sp, r7
24001c5e:	bd80      	pop	{r7, pc}

24001c60 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
24001c60:	b580      	push	{r7, lr}
24001c62:	b084      	sub	sp, #16
24001c64:	af00      	add	r7, sp, #0
24001c66:	60f8      	str	r0, [r7, #12]
24001c68:	60b9      	str	r1, [r7, #8]
24001c6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
24001c6c:	e02f      	b.n	24001cce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
24001c6e:	687a      	ldr	r2, [r7, #4]
24001c70:	68b9      	ldr	r1, [r7, #8]
24001c72:	68f8      	ldr	r0, [r7, #12]
24001c74:	f000 f838 	bl	24001ce8 <I2C_IsErrorOccurred>
24001c78:	4603      	mov	r3, r0
24001c7a:	2b00      	cmp	r3, #0
24001c7c:	d001      	beq.n	24001c82 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
24001c7e:	2301      	movs	r3, #1
24001c80:	e02d      	b.n	24001cde <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
24001c82:	f7ff f813 	bl	24000cac <HAL_GetTick>
24001c86:	4602      	mov	r2, r0
24001c88:	687b      	ldr	r3, [r7, #4]
24001c8a:	1ad3      	subs	r3, r2, r3
24001c8c:	68ba      	ldr	r2, [r7, #8]
24001c8e:	429a      	cmp	r2, r3
24001c90:	d302      	bcc.n	24001c98 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
24001c92:	68bb      	ldr	r3, [r7, #8]
24001c94:	2b00      	cmp	r3, #0
24001c96:	d11a      	bne.n	24001cce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
24001c98:	68fb      	ldr	r3, [r7, #12]
24001c9a:	681b      	ldr	r3, [r3, #0]
24001c9c:	699b      	ldr	r3, [r3, #24]
24001c9e:	f003 0320 	and.w	r3, r3, #32
24001ca2:	2b20      	cmp	r3, #32
24001ca4:	d013      	beq.n	24001cce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
24001ca6:	68fb      	ldr	r3, [r7, #12]
24001ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
24001caa:	f043 0220 	orr.w	r2, r3, #32
24001cae:	68fb      	ldr	r3, [r7, #12]
24001cb0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
24001cb2:	68fb      	ldr	r3, [r7, #12]
24001cb4:	2220      	movs	r2, #32
24001cb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
24001cba:	68fb      	ldr	r3, [r7, #12]
24001cbc:	2200      	movs	r2, #0
24001cbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
24001cc2:	68fb      	ldr	r3, [r7, #12]
24001cc4:	2200      	movs	r2, #0
24001cc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
24001cca:	2301      	movs	r3, #1
24001ccc:	e007      	b.n	24001cde <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
24001cce:	68fb      	ldr	r3, [r7, #12]
24001cd0:	681b      	ldr	r3, [r3, #0]
24001cd2:	699b      	ldr	r3, [r3, #24]
24001cd4:	f003 0320 	and.w	r3, r3, #32
24001cd8:	2b20      	cmp	r3, #32
24001cda:	d1c8      	bne.n	24001c6e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
24001cdc:	2300      	movs	r3, #0
}
24001cde:	4618      	mov	r0, r3
24001ce0:	3710      	adds	r7, #16
24001ce2:	46bd      	mov	sp, r7
24001ce4:	bd80      	pop	{r7, pc}
	...

24001ce8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
24001ce8:	b580      	push	{r7, lr}
24001cea:	b08a      	sub	sp, #40	; 0x28
24001cec:	af00      	add	r7, sp, #0
24001cee:	60f8      	str	r0, [r7, #12]
24001cf0:	60b9      	str	r1, [r7, #8]
24001cf2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
24001cf4:	2300      	movs	r3, #0
24001cf6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
24001cfa:	68fb      	ldr	r3, [r7, #12]
24001cfc:	681b      	ldr	r3, [r3, #0]
24001cfe:	699b      	ldr	r3, [r3, #24]
24001d00:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
24001d02:	2300      	movs	r3, #0
24001d04:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
24001d06:	687b      	ldr	r3, [r7, #4]
24001d08:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
24001d0a:	69bb      	ldr	r3, [r7, #24]
24001d0c:	f003 0310 	and.w	r3, r3, #16
24001d10:	2b00      	cmp	r3, #0
24001d12:	d068      	beq.n	24001de6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
24001d14:	68fb      	ldr	r3, [r7, #12]
24001d16:	681b      	ldr	r3, [r3, #0]
24001d18:	2210      	movs	r2, #16
24001d1a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
24001d1c:	e049      	b.n	24001db2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
24001d1e:	68bb      	ldr	r3, [r7, #8]
24001d20:	f1b3 3fff 	cmp.w	r3, #4294967295
24001d24:	d045      	beq.n	24001db2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
24001d26:	f7fe ffc1 	bl	24000cac <HAL_GetTick>
24001d2a:	4602      	mov	r2, r0
24001d2c:	69fb      	ldr	r3, [r7, #28]
24001d2e:	1ad3      	subs	r3, r2, r3
24001d30:	68ba      	ldr	r2, [r7, #8]
24001d32:	429a      	cmp	r2, r3
24001d34:	d302      	bcc.n	24001d3c <I2C_IsErrorOccurred+0x54>
24001d36:	68bb      	ldr	r3, [r7, #8]
24001d38:	2b00      	cmp	r3, #0
24001d3a:	d13a      	bne.n	24001db2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
24001d3c:	68fb      	ldr	r3, [r7, #12]
24001d3e:	681b      	ldr	r3, [r3, #0]
24001d40:	685b      	ldr	r3, [r3, #4]
24001d42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
24001d46:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
24001d48:	68fb      	ldr	r3, [r7, #12]
24001d4a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
24001d4e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
24001d50:	68fb      	ldr	r3, [r7, #12]
24001d52:	681b      	ldr	r3, [r3, #0]
24001d54:	699b      	ldr	r3, [r3, #24]
24001d56:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
24001d5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
24001d5e:	d121      	bne.n	24001da4 <I2C_IsErrorOccurred+0xbc>
24001d60:	697b      	ldr	r3, [r7, #20]
24001d62:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
24001d66:	d01d      	beq.n	24001da4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
24001d68:	7cfb      	ldrb	r3, [r7, #19]
24001d6a:	2b20      	cmp	r3, #32
24001d6c:	d01a      	beq.n	24001da4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
24001d6e:	68fb      	ldr	r3, [r7, #12]
24001d70:	681b      	ldr	r3, [r3, #0]
24001d72:	685a      	ldr	r2, [r3, #4]
24001d74:	68fb      	ldr	r3, [r7, #12]
24001d76:	681b      	ldr	r3, [r3, #0]
24001d78:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
24001d7c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
24001d7e:	f7fe ff95 	bl	24000cac <HAL_GetTick>
24001d82:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
24001d84:	e00e      	b.n	24001da4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
24001d86:	f7fe ff91 	bl	24000cac <HAL_GetTick>
24001d8a:	4602      	mov	r2, r0
24001d8c:	69fb      	ldr	r3, [r7, #28]
24001d8e:	1ad3      	subs	r3, r2, r3
24001d90:	2b19      	cmp	r3, #25
24001d92:	d907      	bls.n	24001da4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
24001d94:	6a3b      	ldr	r3, [r7, #32]
24001d96:	f043 0320 	orr.w	r3, r3, #32
24001d9a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
24001d9c:	2301      	movs	r3, #1
24001d9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
24001da2:	e006      	b.n	24001db2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
24001da4:	68fb      	ldr	r3, [r7, #12]
24001da6:	681b      	ldr	r3, [r3, #0]
24001da8:	699b      	ldr	r3, [r3, #24]
24001daa:	f003 0320 	and.w	r3, r3, #32
24001dae:	2b20      	cmp	r3, #32
24001db0:	d1e9      	bne.n	24001d86 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
24001db2:	68fb      	ldr	r3, [r7, #12]
24001db4:	681b      	ldr	r3, [r3, #0]
24001db6:	699b      	ldr	r3, [r3, #24]
24001db8:	f003 0320 	and.w	r3, r3, #32
24001dbc:	2b20      	cmp	r3, #32
24001dbe:	d003      	beq.n	24001dc8 <I2C_IsErrorOccurred+0xe0>
24001dc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
24001dc4:	2b00      	cmp	r3, #0
24001dc6:	d0aa      	beq.n	24001d1e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
24001dc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
24001dcc:	2b00      	cmp	r3, #0
24001dce:	d103      	bne.n	24001dd8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
24001dd0:	68fb      	ldr	r3, [r7, #12]
24001dd2:	681b      	ldr	r3, [r3, #0]
24001dd4:	2220      	movs	r2, #32
24001dd6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
24001dd8:	6a3b      	ldr	r3, [r7, #32]
24001dda:	f043 0304 	orr.w	r3, r3, #4
24001dde:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
24001de0:	2301      	movs	r3, #1
24001de2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
24001de6:	68fb      	ldr	r3, [r7, #12]
24001de8:	681b      	ldr	r3, [r3, #0]
24001dea:	699b      	ldr	r3, [r3, #24]
24001dec:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
24001dee:	69bb      	ldr	r3, [r7, #24]
24001df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
24001df4:	2b00      	cmp	r3, #0
24001df6:	d00b      	beq.n	24001e10 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
24001df8:	6a3b      	ldr	r3, [r7, #32]
24001dfa:	f043 0301 	orr.w	r3, r3, #1
24001dfe:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
24001e00:	68fb      	ldr	r3, [r7, #12]
24001e02:	681b      	ldr	r3, [r3, #0]
24001e04:	f44f 7280 	mov.w	r2, #256	; 0x100
24001e08:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
24001e0a:	2301      	movs	r3, #1
24001e0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
24001e10:	69bb      	ldr	r3, [r7, #24]
24001e12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
24001e16:	2b00      	cmp	r3, #0
24001e18:	d00b      	beq.n	24001e32 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
24001e1a:	6a3b      	ldr	r3, [r7, #32]
24001e1c:	f043 0308 	orr.w	r3, r3, #8
24001e20:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
24001e22:	68fb      	ldr	r3, [r7, #12]
24001e24:	681b      	ldr	r3, [r3, #0]
24001e26:	f44f 6280 	mov.w	r2, #1024	; 0x400
24001e2a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
24001e2c:	2301      	movs	r3, #1
24001e2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
24001e32:	69bb      	ldr	r3, [r7, #24]
24001e34:	f403 7300 	and.w	r3, r3, #512	; 0x200
24001e38:	2b00      	cmp	r3, #0
24001e3a:	d00b      	beq.n	24001e54 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
24001e3c:	6a3b      	ldr	r3, [r7, #32]
24001e3e:	f043 0302 	orr.w	r3, r3, #2
24001e42:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
24001e44:	68fb      	ldr	r3, [r7, #12]
24001e46:	681b      	ldr	r3, [r3, #0]
24001e48:	f44f 7200 	mov.w	r2, #512	; 0x200
24001e4c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
24001e4e:	2301      	movs	r3, #1
24001e50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
24001e54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
24001e58:	2b00      	cmp	r3, #0
24001e5a:	d01c      	beq.n	24001e96 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
24001e5c:	68f8      	ldr	r0, [r7, #12]
24001e5e:	f7ff fe45 	bl	24001aec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
24001e62:	68fb      	ldr	r3, [r7, #12]
24001e64:	681b      	ldr	r3, [r3, #0]
24001e66:	6859      	ldr	r1, [r3, #4]
24001e68:	68fb      	ldr	r3, [r7, #12]
24001e6a:	681a      	ldr	r2, [r3, #0]
24001e6c:	4b0d      	ldr	r3, [pc, #52]	; (24001ea4 <I2C_IsErrorOccurred+0x1bc>)
24001e6e:	400b      	ands	r3, r1
24001e70:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
24001e72:	68fb      	ldr	r3, [r7, #12]
24001e74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
24001e76:	6a3b      	ldr	r3, [r7, #32]
24001e78:	431a      	orrs	r2, r3
24001e7a:	68fb      	ldr	r3, [r7, #12]
24001e7c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
24001e7e:	68fb      	ldr	r3, [r7, #12]
24001e80:	2220      	movs	r2, #32
24001e82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
24001e86:	68fb      	ldr	r3, [r7, #12]
24001e88:	2200      	movs	r2, #0
24001e8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
24001e8e:	68fb      	ldr	r3, [r7, #12]
24001e90:	2200      	movs	r2, #0
24001e92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
24001e96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
24001e9a:	4618      	mov	r0, r3
24001e9c:	3728      	adds	r7, #40	; 0x28
24001e9e:	46bd      	mov	sp, r7
24001ea0:	bd80      	pop	{r7, pc}
24001ea2:	bf00      	nop
24001ea4:	fe00e800 	.word	0xfe00e800

24001ea8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
24001ea8:	b480      	push	{r7}
24001eaa:	b087      	sub	sp, #28
24001eac:	af00      	add	r7, sp, #0
24001eae:	60f8      	str	r0, [r7, #12]
24001eb0:	607b      	str	r3, [r7, #4]
24001eb2:	460b      	mov	r3, r1
24001eb4:	817b      	strh	r3, [r7, #10]
24001eb6:	4613      	mov	r3, r2
24001eb8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
24001eba:	897b      	ldrh	r3, [r7, #10]
24001ebc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
24001ec0:	7a7b      	ldrb	r3, [r7, #9]
24001ec2:	041b      	lsls	r3, r3, #16
24001ec4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
24001ec8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
24001eca:	687b      	ldr	r3, [r7, #4]
24001ecc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
24001ece:	6a3b      	ldr	r3, [r7, #32]
24001ed0:	4313      	orrs	r3, r2
24001ed2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
24001ed6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
24001ed8:	68fb      	ldr	r3, [r7, #12]
24001eda:	681b      	ldr	r3, [r3, #0]
24001edc:	685a      	ldr	r2, [r3, #4]
24001ede:	6a3b      	ldr	r3, [r7, #32]
24001ee0:	0d5b      	lsrs	r3, r3, #21
24001ee2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
24001ee6:	4b08      	ldr	r3, [pc, #32]	; (24001f08 <I2C_TransferConfig+0x60>)
24001ee8:	430b      	orrs	r3, r1
24001eea:	43db      	mvns	r3, r3
24001eec:	ea02 0103 	and.w	r1, r2, r3
24001ef0:	68fb      	ldr	r3, [r7, #12]
24001ef2:	681b      	ldr	r3, [r3, #0]
24001ef4:	697a      	ldr	r2, [r7, #20]
24001ef6:	430a      	orrs	r2, r1
24001ef8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
24001efa:	bf00      	nop
24001efc:	371c      	adds	r7, #28
24001efe:	46bd      	mov	sp, r7
24001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
24001f04:	4770      	bx	lr
24001f06:	bf00      	nop
24001f08:	03ff63ff 	.word	0x03ff63ff

24001f0c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
24001f0c:	b480      	push	{r7}
24001f0e:	b083      	sub	sp, #12
24001f10:	af00      	add	r7, sp, #0
24001f12:	6078      	str	r0, [r7, #4]
24001f14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
24001f16:	687b      	ldr	r3, [r7, #4]
24001f18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
24001f1c:	b2db      	uxtb	r3, r3
24001f1e:	2b20      	cmp	r3, #32
24001f20:	d138      	bne.n	24001f94 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
24001f22:	687b      	ldr	r3, [r7, #4]
24001f24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
24001f28:	2b01      	cmp	r3, #1
24001f2a:	d101      	bne.n	24001f30 <HAL_I2CEx_ConfigAnalogFilter+0x24>
24001f2c:	2302      	movs	r3, #2
24001f2e:	e032      	b.n	24001f96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
24001f30:	687b      	ldr	r3, [r7, #4]
24001f32:	2201      	movs	r2, #1
24001f34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
24001f38:	687b      	ldr	r3, [r7, #4]
24001f3a:	2224      	movs	r2, #36	; 0x24
24001f3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
24001f40:	687b      	ldr	r3, [r7, #4]
24001f42:	681b      	ldr	r3, [r3, #0]
24001f44:	681a      	ldr	r2, [r3, #0]
24001f46:	687b      	ldr	r3, [r7, #4]
24001f48:	681b      	ldr	r3, [r3, #0]
24001f4a:	f022 0201 	bic.w	r2, r2, #1
24001f4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
24001f50:	687b      	ldr	r3, [r7, #4]
24001f52:	681b      	ldr	r3, [r3, #0]
24001f54:	681a      	ldr	r2, [r3, #0]
24001f56:	687b      	ldr	r3, [r7, #4]
24001f58:	681b      	ldr	r3, [r3, #0]
24001f5a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
24001f5e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
24001f60:	687b      	ldr	r3, [r7, #4]
24001f62:	681b      	ldr	r3, [r3, #0]
24001f64:	6819      	ldr	r1, [r3, #0]
24001f66:	687b      	ldr	r3, [r7, #4]
24001f68:	681b      	ldr	r3, [r3, #0]
24001f6a:	683a      	ldr	r2, [r7, #0]
24001f6c:	430a      	orrs	r2, r1
24001f6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
24001f70:	687b      	ldr	r3, [r7, #4]
24001f72:	681b      	ldr	r3, [r3, #0]
24001f74:	681a      	ldr	r2, [r3, #0]
24001f76:	687b      	ldr	r3, [r7, #4]
24001f78:	681b      	ldr	r3, [r3, #0]
24001f7a:	f042 0201 	orr.w	r2, r2, #1
24001f7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
24001f80:	687b      	ldr	r3, [r7, #4]
24001f82:	2220      	movs	r2, #32
24001f84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
24001f88:	687b      	ldr	r3, [r7, #4]
24001f8a:	2200      	movs	r2, #0
24001f8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
24001f90:	2300      	movs	r3, #0
24001f92:	e000      	b.n	24001f96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
24001f94:	2302      	movs	r3, #2
  }
}
24001f96:	4618      	mov	r0, r3
24001f98:	370c      	adds	r7, #12
24001f9a:	46bd      	mov	sp, r7
24001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
24001fa0:	4770      	bx	lr

24001fa2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
24001fa2:	b480      	push	{r7}
24001fa4:	b085      	sub	sp, #20
24001fa6:	af00      	add	r7, sp, #0
24001fa8:	6078      	str	r0, [r7, #4]
24001faa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
24001fac:	687b      	ldr	r3, [r7, #4]
24001fae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
24001fb2:	b2db      	uxtb	r3, r3
24001fb4:	2b20      	cmp	r3, #32
24001fb6:	d139      	bne.n	2400202c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
24001fb8:	687b      	ldr	r3, [r7, #4]
24001fba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
24001fbe:	2b01      	cmp	r3, #1
24001fc0:	d101      	bne.n	24001fc6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
24001fc2:	2302      	movs	r3, #2
24001fc4:	e033      	b.n	2400202e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
24001fc6:	687b      	ldr	r3, [r7, #4]
24001fc8:	2201      	movs	r2, #1
24001fca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
24001fce:	687b      	ldr	r3, [r7, #4]
24001fd0:	2224      	movs	r2, #36	; 0x24
24001fd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
24001fd6:	687b      	ldr	r3, [r7, #4]
24001fd8:	681b      	ldr	r3, [r3, #0]
24001fda:	681a      	ldr	r2, [r3, #0]
24001fdc:	687b      	ldr	r3, [r7, #4]
24001fde:	681b      	ldr	r3, [r3, #0]
24001fe0:	f022 0201 	bic.w	r2, r2, #1
24001fe4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
24001fe6:	687b      	ldr	r3, [r7, #4]
24001fe8:	681b      	ldr	r3, [r3, #0]
24001fea:	681b      	ldr	r3, [r3, #0]
24001fec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
24001fee:	68fb      	ldr	r3, [r7, #12]
24001ff0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
24001ff4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
24001ff6:	683b      	ldr	r3, [r7, #0]
24001ff8:	021b      	lsls	r3, r3, #8
24001ffa:	68fa      	ldr	r2, [r7, #12]
24001ffc:	4313      	orrs	r3, r2
24001ffe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
24002000:	687b      	ldr	r3, [r7, #4]
24002002:	681b      	ldr	r3, [r3, #0]
24002004:	68fa      	ldr	r2, [r7, #12]
24002006:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
24002008:	687b      	ldr	r3, [r7, #4]
2400200a:	681b      	ldr	r3, [r3, #0]
2400200c:	681a      	ldr	r2, [r3, #0]
2400200e:	687b      	ldr	r3, [r7, #4]
24002010:	681b      	ldr	r3, [r3, #0]
24002012:	f042 0201 	orr.w	r2, r2, #1
24002016:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
24002018:	687b      	ldr	r3, [r7, #4]
2400201a:	2220      	movs	r2, #32
2400201c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
24002020:	687b      	ldr	r3, [r7, #4]
24002022:	2200      	movs	r2, #0
24002024:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
24002028:	2300      	movs	r3, #0
2400202a:	e000      	b.n	2400202e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
2400202c:	2302      	movs	r3, #2
  }
}
2400202e:	4618      	mov	r0, r3
24002030:	3714      	adds	r7, #20
24002032:	46bd      	mov	sp, r7
24002034:	f85d 7b04 	ldr.w	r7, [sp], #4
24002038:	4770      	bx	lr
	...

2400203c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
2400203c:	b580      	push	{r7, lr}
2400203e:	b084      	sub	sp, #16
24002040:	af00      	add	r7, sp, #0
24002042:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
24002044:	4b29      	ldr	r3, [pc, #164]	; (240020ec <HAL_PWREx_ConfigSupply+0xb0>)
24002046:	68db      	ldr	r3, [r3, #12]
24002048:	f003 0307 	and.w	r3, r3, #7
2400204c:	2b06      	cmp	r3, #6
2400204e:	d00a      	beq.n	24002066 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
24002050:	4b26      	ldr	r3, [pc, #152]	; (240020ec <HAL_PWREx_ConfigSupply+0xb0>)
24002052:	68db      	ldr	r3, [r3, #12]
24002054:	f003 033f 	and.w	r3, r3, #63	; 0x3f
24002058:	687a      	ldr	r2, [r7, #4]
2400205a:	429a      	cmp	r2, r3
2400205c:	d001      	beq.n	24002062 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
2400205e:	2301      	movs	r3, #1
24002060:	e03f      	b.n	240020e2 <HAL_PWREx_ConfigSupply+0xa6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
24002062:	2300      	movs	r3, #0
24002064:	e03d      	b.n	240020e2 <HAL_PWREx_ConfigSupply+0xa6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
24002066:	4b21      	ldr	r3, [pc, #132]	; (240020ec <HAL_PWREx_ConfigSupply+0xb0>)
24002068:	68db      	ldr	r3, [r3, #12]
2400206a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
2400206e:	491f      	ldr	r1, [pc, #124]	; (240020ec <HAL_PWREx_ConfigSupply+0xb0>)
24002070:	687b      	ldr	r3, [r7, #4]
24002072:	4313      	orrs	r3, r2
24002074:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
24002076:	f7fe fe19 	bl	24000cac <HAL_GetTick>
2400207a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
2400207c:	e009      	b.n	24002092 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
2400207e:	f7fe fe15 	bl	24000cac <HAL_GetTick>
24002082:	4602      	mov	r2, r0
24002084:	68fb      	ldr	r3, [r7, #12]
24002086:	1ad3      	subs	r3, r2, r3
24002088:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
2400208c:	d901      	bls.n	24002092 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
2400208e:	2301      	movs	r3, #1
24002090:	e027      	b.n	240020e2 <HAL_PWREx_ConfigSupply+0xa6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
24002092:	4b16      	ldr	r3, [pc, #88]	; (240020ec <HAL_PWREx_ConfigSupply+0xb0>)
24002094:	685b      	ldr	r3, [r3, #4]
24002096:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
2400209a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2400209e:	d1ee      	bne.n	2400207e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
240020a0:	687b      	ldr	r3, [r7, #4]
240020a2:	2b1e      	cmp	r3, #30
240020a4:	d008      	beq.n	240020b8 <HAL_PWREx_ConfigSupply+0x7c>
240020a6:	687b      	ldr	r3, [r7, #4]
240020a8:	2b2e      	cmp	r3, #46	; 0x2e
240020aa:	d005      	beq.n	240020b8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
240020ac:	687b      	ldr	r3, [r7, #4]
240020ae:	2b1d      	cmp	r3, #29
240020b0:	d002      	beq.n	240020b8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
240020b2:	687b      	ldr	r3, [r7, #4]
240020b4:	2b2d      	cmp	r3, #45	; 0x2d
240020b6:	d113      	bne.n	240020e0 <HAL_PWREx_ConfigSupply+0xa4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
240020b8:	f7fe fdf8 	bl	24000cac <HAL_GetTick>
240020bc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
240020be:	e009      	b.n	240020d4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
240020c0:	f7fe fdf4 	bl	24000cac <HAL_GetTick>
240020c4:	4602      	mov	r2, r0
240020c6:	68fb      	ldr	r3, [r7, #12]
240020c8:	1ad3      	subs	r3, r2, r3
240020ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
240020ce:	d901      	bls.n	240020d4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
240020d0:	2301      	movs	r3, #1
240020d2:	e006      	b.n	240020e2 <HAL_PWREx_ConfigSupply+0xa6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
240020d4:	4b05      	ldr	r3, [pc, #20]	; (240020ec <HAL_PWREx_ConfigSupply+0xb0>)
240020d6:	68db      	ldr	r3, [r3, #12]
240020d8:	f003 0311 	and.w	r3, r3, #17
240020dc:	2b11      	cmp	r3, #17
240020de:	d1ef      	bne.n	240020c0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
240020e0:	2300      	movs	r3, #0
}
240020e2:	4618      	mov	r0, r3
240020e4:	3710      	adds	r7, #16
240020e6:	46bd      	mov	sp, r7
240020e8:	bd80      	pop	{r7, pc}
240020ea:	bf00      	nop
240020ec:	58024800 	.word	0x58024800

240020f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
240020f0:	b580      	push	{r7, lr}
240020f2:	b08c      	sub	sp, #48	; 0x30
240020f4:	af00      	add	r7, sp, #0
240020f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
240020f8:	687b      	ldr	r3, [r7, #4]
240020fa:	2b00      	cmp	r3, #0
240020fc:	d101      	bne.n	24002102 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
240020fe:	2301      	movs	r3, #1
24002100:	e3c8      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
24002102:	687b      	ldr	r3, [r7, #4]
24002104:	681b      	ldr	r3, [r3, #0]
24002106:	f003 0301 	and.w	r3, r3, #1
2400210a:	2b00      	cmp	r3, #0
2400210c:	f000 8087 	beq.w	2400221e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
24002110:	4b88      	ldr	r3, [pc, #544]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002112:	691b      	ldr	r3, [r3, #16]
24002114:	f003 0338 	and.w	r3, r3, #56	; 0x38
24002118:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
2400211a:	4b86      	ldr	r3, [pc, #536]	; (24002334 <HAL_RCC_OscConfig+0x244>)
2400211c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
2400211e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
24002120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
24002122:	2b10      	cmp	r3, #16
24002124:	d007      	beq.n	24002136 <HAL_RCC_OscConfig+0x46>
24002126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
24002128:	2b18      	cmp	r3, #24
2400212a:	d110      	bne.n	2400214e <HAL_RCC_OscConfig+0x5e>
2400212c:	6abb      	ldr	r3, [r7, #40]	; 0x28
2400212e:	f003 0303 	and.w	r3, r3, #3
24002132:	2b02      	cmp	r3, #2
24002134:	d10b      	bne.n	2400214e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
24002136:	4b7f      	ldr	r3, [pc, #508]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002138:	681b      	ldr	r3, [r3, #0]
2400213a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
2400213e:	2b00      	cmp	r3, #0
24002140:	d06c      	beq.n	2400221c <HAL_RCC_OscConfig+0x12c>
24002142:	687b      	ldr	r3, [r7, #4]
24002144:	685b      	ldr	r3, [r3, #4]
24002146:	2b00      	cmp	r3, #0
24002148:	d168      	bne.n	2400221c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
2400214a:	2301      	movs	r3, #1
2400214c:	e3a2      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
2400214e:	687b      	ldr	r3, [r7, #4]
24002150:	685b      	ldr	r3, [r3, #4]
24002152:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
24002156:	d106      	bne.n	24002166 <HAL_RCC_OscConfig+0x76>
24002158:	4b76      	ldr	r3, [pc, #472]	; (24002334 <HAL_RCC_OscConfig+0x244>)
2400215a:	681b      	ldr	r3, [r3, #0]
2400215c:	4a75      	ldr	r2, [pc, #468]	; (24002334 <HAL_RCC_OscConfig+0x244>)
2400215e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
24002162:	6013      	str	r3, [r2, #0]
24002164:	e02e      	b.n	240021c4 <HAL_RCC_OscConfig+0xd4>
24002166:	687b      	ldr	r3, [r7, #4]
24002168:	685b      	ldr	r3, [r3, #4]
2400216a:	2b00      	cmp	r3, #0
2400216c:	d10c      	bne.n	24002188 <HAL_RCC_OscConfig+0x98>
2400216e:	4b71      	ldr	r3, [pc, #452]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002170:	681b      	ldr	r3, [r3, #0]
24002172:	4a70      	ldr	r2, [pc, #448]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002174:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
24002178:	6013      	str	r3, [r2, #0]
2400217a:	4b6e      	ldr	r3, [pc, #440]	; (24002334 <HAL_RCC_OscConfig+0x244>)
2400217c:	681b      	ldr	r3, [r3, #0]
2400217e:	4a6d      	ldr	r2, [pc, #436]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002180:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
24002184:	6013      	str	r3, [r2, #0]
24002186:	e01d      	b.n	240021c4 <HAL_RCC_OscConfig+0xd4>
24002188:	687b      	ldr	r3, [r7, #4]
2400218a:	685b      	ldr	r3, [r3, #4]
2400218c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
24002190:	d10c      	bne.n	240021ac <HAL_RCC_OscConfig+0xbc>
24002192:	4b68      	ldr	r3, [pc, #416]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002194:	681b      	ldr	r3, [r3, #0]
24002196:	4a67      	ldr	r2, [pc, #412]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002198:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
2400219c:	6013      	str	r3, [r2, #0]
2400219e:	4b65      	ldr	r3, [pc, #404]	; (24002334 <HAL_RCC_OscConfig+0x244>)
240021a0:	681b      	ldr	r3, [r3, #0]
240021a2:	4a64      	ldr	r2, [pc, #400]	; (24002334 <HAL_RCC_OscConfig+0x244>)
240021a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
240021a8:	6013      	str	r3, [r2, #0]
240021aa:	e00b      	b.n	240021c4 <HAL_RCC_OscConfig+0xd4>
240021ac:	4b61      	ldr	r3, [pc, #388]	; (24002334 <HAL_RCC_OscConfig+0x244>)
240021ae:	681b      	ldr	r3, [r3, #0]
240021b0:	4a60      	ldr	r2, [pc, #384]	; (24002334 <HAL_RCC_OscConfig+0x244>)
240021b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
240021b6:	6013      	str	r3, [r2, #0]
240021b8:	4b5e      	ldr	r3, [pc, #376]	; (24002334 <HAL_RCC_OscConfig+0x244>)
240021ba:	681b      	ldr	r3, [r3, #0]
240021bc:	4a5d      	ldr	r2, [pc, #372]	; (24002334 <HAL_RCC_OscConfig+0x244>)
240021be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
240021c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
240021c4:	687b      	ldr	r3, [r7, #4]
240021c6:	685b      	ldr	r3, [r3, #4]
240021c8:	2b00      	cmp	r3, #0
240021ca:	d013      	beq.n	240021f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
240021cc:	f7fe fd6e 	bl	24000cac <HAL_GetTick>
240021d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
240021d2:	e008      	b.n	240021e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
240021d4:	f7fe fd6a 	bl	24000cac <HAL_GetTick>
240021d8:	4602      	mov	r2, r0
240021da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
240021dc:	1ad3      	subs	r3, r2, r3
240021de:	2b64      	cmp	r3, #100	; 0x64
240021e0:	d901      	bls.n	240021e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
240021e2:	2303      	movs	r3, #3
240021e4:	e356      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
240021e6:	4b53      	ldr	r3, [pc, #332]	; (24002334 <HAL_RCC_OscConfig+0x244>)
240021e8:	681b      	ldr	r3, [r3, #0]
240021ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
240021ee:	2b00      	cmp	r3, #0
240021f0:	d0f0      	beq.n	240021d4 <HAL_RCC_OscConfig+0xe4>
240021f2:	e014      	b.n	2400221e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
240021f4:	f7fe fd5a 	bl	24000cac <HAL_GetTick>
240021f8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
240021fa:	e008      	b.n	2400220e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
240021fc:	f7fe fd56 	bl	24000cac <HAL_GetTick>
24002200:	4602      	mov	r2, r0
24002202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
24002204:	1ad3      	subs	r3, r2, r3
24002206:	2b64      	cmp	r3, #100	; 0x64
24002208:	d901      	bls.n	2400220e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
2400220a:	2303      	movs	r3, #3
2400220c:	e342      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
2400220e:	4b49      	ldr	r3, [pc, #292]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002210:	681b      	ldr	r3, [r3, #0]
24002212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
24002216:	2b00      	cmp	r3, #0
24002218:	d1f0      	bne.n	240021fc <HAL_RCC_OscConfig+0x10c>
2400221a:	e000      	b.n	2400221e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
2400221c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
2400221e:	687b      	ldr	r3, [r7, #4]
24002220:	681b      	ldr	r3, [r3, #0]
24002222:	f003 0302 	and.w	r3, r3, #2
24002226:	2b00      	cmp	r3, #0
24002228:	f000 808c 	beq.w	24002344 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
2400222c:	4b41      	ldr	r3, [pc, #260]	; (24002334 <HAL_RCC_OscConfig+0x244>)
2400222e:	691b      	ldr	r3, [r3, #16]
24002230:	f003 0338 	and.w	r3, r3, #56	; 0x38
24002234:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
24002236:	4b3f      	ldr	r3, [pc, #252]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
2400223a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
2400223c:	6a3b      	ldr	r3, [r7, #32]
2400223e:	2b00      	cmp	r3, #0
24002240:	d007      	beq.n	24002252 <HAL_RCC_OscConfig+0x162>
24002242:	6a3b      	ldr	r3, [r7, #32]
24002244:	2b18      	cmp	r3, #24
24002246:	d137      	bne.n	240022b8 <HAL_RCC_OscConfig+0x1c8>
24002248:	69fb      	ldr	r3, [r7, #28]
2400224a:	f003 0303 	and.w	r3, r3, #3
2400224e:	2b00      	cmp	r3, #0
24002250:	d132      	bne.n	240022b8 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
24002252:	4b38      	ldr	r3, [pc, #224]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002254:	681b      	ldr	r3, [r3, #0]
24002256:	f003 0304 	and.w	r3, r3, #4
2400225a:	2b00      	cmp	r3, #0
2400225c:	d005      	beq.n	2400226a <HAL_RCC_OscConfig+0x17a>
2400225e:	687b      	ldr	r3, [r7, #4]
24002260:	68db      	ldr	r3, [r3, #12]
24002262:	2b00      	cmp	r3, #0
24002264:	d101      	bne.n	2400226a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
24002266:	2301      	movs	r3, #1
24002268:	e314      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
2400226a:	4b32      	ldr	r3, [pc, #200]	; (24002334 <HAL_RCC_OscConfig+0x244>)
2400226c:	681b      	ldr	r3, [r3, #0]
2400226e:	f023 0219 	bic.w	r2, r3, #25
24002272:	687b      	ldr	r3, [r7, #4]
24002274:	68db      	ldr	r3, [r3, #12]
24002276:	492f      	ldr	r1, [pc, #188]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002278:	4313      	orrs	r3, r2
2400227a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
2400227c:	f7fe fd16 	bl	24000cac <HAL_GetTick>
24002280:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
24002282:	e008      	b.n	24002296 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
24002284:	f7fe fd12 	bl	24000cac <HAL_GetTick>
24002288:	4602      	mov	r2, r0
2400228a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2400228c:	1ad3      	subs	r3, r2, r3
2400228e:	2b02      	cmp	r3, #2
24002290:	d901      	bls.n	24002296 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
24002292:	2303      	movs	r3, #3
24002294:	e2fe      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
24002296:	4b27      	ldr	r3, [pc, #156]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002298:	681b      	ldr	r3, [r3, #0]
2400229a:	f003 0304 	and.w	r3, r3, #4
2400229e:	2b00      	cmp	r3, #0
240022a0:	d0f0      	beq.n	24002284 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
240022a2:	4b24      	ldr	r3, [pc, #144]	; (24002334 <HAL_RCC_OscConfig+0x244>)
240022a4:	685b      	ldr	r3, [r3, #4]
240022a6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
240022aa:	687b      	ldr	r3, [r7, #4]
240022ac:	691b      	ldr	r3, [r3, #16]
240022ae:	061b      	lsls	r3, r3, #24
240022b0:	4920      	ldr	r1, [pc, #128]	; (24002334 <HAL_RCC_OscConfig+0x244>)
240022b2:	4313      	orrs	r3, r2
240022b4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
240022b6:	e045      	b.n	24002344 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
240022b8:	687b      	ldr	r3, [r7, #4]
240022ba:	68db      	ldr	r3, [r3, #12]
240022bc:	2b00      	cmp	r3, #0
240022be:	d026      	beq.n	2400230e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
240022c0:	4b1c      	ldr	r3, [pc, #112]	; (24002334 <HAL_RCC_OscConfig+0x244>)
240022c2:	681b      	ldr	r3, [r3, #0]
240022c4:	f023 0219 	bic.w	r2, r3, #25
240022c8:	687b      	ldr	r3, [r7, #4]
240022ca:	68db      	ldr	r3, [r3, #12]
240022cc:	4919      	ldr	r1, [pc, #100]	; (24002334 <HAL_RCC_OscConfig+0x244>)
240022ce:	4313      	orrs	r3, r2
240022d0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
240022d2:	f7fe fceb 	bl	24000cac <HAL_GetTick>
240022d6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
240022d8:	e008      	b.n	240022ec <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
240022da:	f7fe fce7 	bl	24000cac <HAL_GetTick>
240022de:	4602      	mov	r2, r0
240022e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
240022e2:	1ad3      	subs	r3, r2, r3
240022e4:	2b02      	cmp	r3, #2
240022e6:	d901      	bls.n	240022ec <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
240022e8:	2303      	movs	r3, #3
240022ea:	e2d3      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
240022ec:	4b11      	ldr	r3, [pc, #68]	; (24002334 <HAL_RCC_OscConfig+0x244>)
240022ee:	681b      	ldr	r3, [r3, #0]
240022f0:	f003 0304 	and.w	r3, r3, #4
240022f4:	2b00      	cmp	r3, #0
240022f6:	d0f0      	beq.n	240022da <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
240022f8:	4b0e      	ldr	r3, [pc, #56]	; (24002334 <HAL_RCC_OscConfig+0x244>)
240022fa:	685b      	ldr	r3, [r3, #4]
240022fc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
24002300:	687b      	ldr	r3, [r7, #4]
24002302:	691b      	ldr	r3, [r3, #16]
24002304:	061b      	lsls	r3, r3, #24
24002306:	490b      	ldr	r1, [pc, #44]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002308:	4313      	orrs	r3, r2
2400230a:	604b      	str	r3, [r1, #4]
2400230c:	e01a      	b.n	24002344 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
2400230e:	4b09      	ldr	r3, [pc, #36]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002310:	681b      	ldr	r3, [r3, #0]
24002312:	4a08      	ldr	r2, [pc, #32]	; (24002334 <HAL_RCC_OscConfig+0x244>)
24002314:	f023 0301 	bic.w	r3, r3, #1
24002318:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
2400231a:	f7fe fcc7 	bl	24000cac <HAL_GetTick>
2400231e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
24002320:	e00a      	b.n	24002338 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
24002322:	f7fe fcc3 	bl	24000cac <HAL_GetTick>
24002326:	4602      	mov	r2, r0
24002328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2400232a:	1ad3      	subs	r3, r2, r3
2400232c:	2b02      	cmp	r3, #2
2400232e:	d903      	bls.n	24002338 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
24002330:	2303      	movs	r3, #3
24002332:	e2af      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
24002334:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
24002338:	4b96      	ldr	r3, [pc, #600]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
2400233a:	681b      	ldr	r3, [r3, #0]
2400233c:	f003 0304 	and.w	r3, r3, #4
24002340:	2b00      	cmp	r3, #0
24002342:	d1ee      	bne.n	24002322 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
24002344:	687b      	ldr	r3, [r7, #4]
24002346:	681b      	ldr	r3, [r3, #0]
24002348:	f003 0310 	and.w	r3, r3, #16
2400234c:	2b00      	cmp	r3, #0
2400234e:	d06a      	beq.n	24002426 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
24002350:	4b90      	ldr	r3, [pc, #576]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
24002352:	691b      	ldr	r3, [r3, #16]
24002354:	f003 0338 	and.w	r3, r3, #56	; 0x38
24002358:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
2400235a:	4b8e      	ldr	r3, [pc, #568]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
2400235c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
2400235e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
24002360:	69bb      	ldr	r3, [r7, #24]
24002362:	2b08      	cmp	r3, #8
24002364:	d007      	beq.n	24002376 <HAL_RCC_OscConfig+0x286>
24002366:	69bb      	ldr	r3, [r7, #24]
24002368:	2b18      	cmp	r3, #24
2400236a:	d11b      	bne.n	240023a4 <HAL_RCC_OscConfig+0x2b4>
2400236c:	697b      	ldr	r3, [r7, #20]
2400236e:	f003 0303 	and.w	r3, r3, #3
24002372:	2b01      	cmp	r3, #1
24002374:	d116      	bne.n	240023a4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
24002376:	4b87      	ldr	r3, [pc, #540]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
24002378:	681b      	ldr	r3, [r3, #0]
2400237a:	f403 7380 	and.w	r3, r3, #256	; 0x100
2400237e:	2b00      	cmp	r3, #0
24002380:	d005      	beq.n	2400238e <HAL_RCC_OscConfig+0x29e>
24002382:	687b      	ldr	r3, [r7, #4]
24002384:	69db      	ldr	r3, [r3, #28]
24002386:	2b80      	cmp	r3, #128	; 0x80
24002388:	d001      	beq.n	2400238e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
2400238a:	2301      	movs	r3, #1
2400238c:	e282      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
2400238e:	4b81      	ldr	r3, [pc, #516]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
24002390:	68db      	ldr	r3, [r3, #12]
24002392:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
24002396:	687b      	ldr	r3, [r7, #4]
24002398:	6a1b      	ldr	r3, [r3, #32]
2400239a:	061b      	lsls	r3, r3, #24
2400239c:	497d      	ldr	r1, [pc, #500]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
2400239e:	4313      	orrs	r3, r2
240023a0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
240023a2:	e040      	b.n	24002426 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
240023a4:	687b      	ldr	r3, [r7, #4]
240023a6:	69db      	ldr	r3, [r3, #28]
240023a8:	2b00      	cmp	r3, #0
240023aa:	d023      	beq.n	240023f4 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
240023ac:	4b79      	ldr	r3, [pc, #484]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
240023ae:	681b      	ldr	r3, [r3, #0]
240023b0:	4a78      	ldr	r2, [pc, #480]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
240023b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
240023b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
240023b8:	f7fe fc78 	bl	24000cac <HAL_GetTick>
240023bc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
240023be:	e008      	b.n	240023d2 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
240023c0:	f7fe fc74 	bl	24000cac <HAL_GetTick>
240023c4:	4602      	mov	r2, r0
240023c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
240023c8:	1ad3      	subs	r3, r2, r3
240023ca:	2b02      	cmp	r3, #2
240023cc:	d901      	bls.n	240023d2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
240023ce:	2303      	movs	r3, #3
240023d0:	e260      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
240023d2:	4b70      	ldr	r3, [pc, #448]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
240023d4:	681b      	ldr	r3, [r3, #0]
240023d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
240023da:	2b00      	cmp	r3, #0
240023dc:	d0f0      	beq.n	240023c0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
240023de:	4b6d      	ldr	r3, [pc, #436]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
240023e0:	68db      	ldr	r3, [r3, #12]
240023e2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
240023e6:	687b      	ldr	r3, [r7, #4]
240023e8:	6a1b      	ldr	r3, [r3, #32]
240023ea:	061b      	lsls	r3, r3, #24
240023ec:	4969      	ldr	r1, [pc, #420]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
240023ee:	4313      	orrs	r3, r2
240023f0:	60cb      	str	r3, [r1, #12]
240023f2:	e018      	b.n	24002426 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
240023f4:	4b67      	ldr	r3, [pc, #412]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
240023f6:	681b      	ldr	r3, [r3, #0]
240023f8:	4a66      	ldr	r2, [pc, #408]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
240023fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
240023fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
24002400:	f7fe fc54 	bl	24000cac <HAL_GetTick>
24002404:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
24002406:	e008      	b.n	2400241a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
24002408:	f7fe fc50 	bl	24000cac <HAL_GetTick>
2400240c:	4602      	mov	r2, r0
2400240e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
24002410:	1ad3      	subs	r3, r2, r3
24002412:	2b02      	cmp	r3, #2
24002414:	d901      	bls.n	2400241a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
24002416:	2303      	movs	r3, #3
24002418:	e23c      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
2400241a:	4b5e      	ldr	r3, [pc, #376]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
2400241c:	681b      	ldr	r3, [r3, #0]
2400241e:	f403 7380 	and.w	r3, r3, #256	; 0x100
24002422:	2b00      	cmp	r3, #0
24002424:	d1f0      	bne.n	24002408 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
24002426:	687b      	ldr	r3, [r7, #4]
24002428:	681b      	ldr	r3, [r3, #0]
2400242a:	f003 0308 	and.w	r3, r3, #8
2400242e:	2b00      	cmp	r3, #0
24002430:	d036      	beq.n	240024a0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
24002432:	687b      	ldr	r3, [r7, #4]
24002434:	695b      	ldr	r3, [r3, #20]
24002436:	2b00      	cmp	r3, #0
24002438:	d019      	beq.n	2400246e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
2400243a:	4b56      	ldr	r3, [pc, #344]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
2400243c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2400243e:	4a55      	ldr	r2, [pc, #340]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
24002440:	f043 0301 	orr.w	r3, r3, #1
24002444:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
24002446:	f7fe fc31 	bl	24000cac <HAL_GetTick>
2400244a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
2400244c:	e008      	b.n	24002460 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
2400244e:	f7fe fc2d 	bl	24000cac <HAL_GetTick>
24002452:	4602      	mov	r2, r0
24002454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
24002456:	1ad3      	subs	r3, r2, r3
24002458:	2b02      	cmp	r3, #2
2400245a:	d901      	bls.n	24002460 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
2400245c:	2303      	movs	r3, #3
2400245e:	e219      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
24002460:	4b4c      	ldr	r3, [pc, #304]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
24002462:	6f5b      	ldr	r3, [r3, #116]	; 0x74
24002464:	f003 0302 	and.w	r3, r3, #2
24002468:	2b00      	cmp	r3, #0
2400246a:	d0f0      	beq.n	2400244e <HAL_RCC_OscConfig+0x35e>
2400246c:	e018      	b.n	240024a0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
2400246e:	4b49      	ldr	r3, [pc, #292]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
24002470:	6f5b      	ldr	r3, [r3, #116]	; 0x74
24002472:	4a48      	ldr	r2, [pc, #288]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
24002474:	f023 0301 	bic.w	r3, r3, #1
24002478:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
2400247a:	f7fe fc17 	bl	24000cac <HAL_GetTick>
2400247e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
24002480:	e008      	b.n	24002494 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
24002482:	f7fe fc13 	bl	24000cac <HAL_GetTick>
24002486:	4602      	mov	r2, r0
24002488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2400248a:	1ad3      	subs	r3, r2, r3
2400248c:	2b02      	cmp	r3, #2
2400248e:	d901      	bls.n	24002494 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
24002490:	2303      	movs	r3, #3
24002492:	e1ff      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
24002494:	4b3f      	ldr	r3, [pc, #252]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
24002496:	6f5b      	ldr	r3, [r3, #116]	; 0x74
24002498:	f003 0302 	and.w	r3, r3, #2
2400249c:	2b00      	cmp	r3, #0
2400249e:	d1f0      	bne.n	24002482 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
240024a0:	687b      	ldr	r3, [r7, #4]
240024a2:	681b      	ldr	r3, [r3, #0]
240024a4:	f003 0320 	and.w	r3, r3, #32
240024a8:	2b00      	cmp	r3, #0
240024aa:	d036      	beq.n	2400251a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
240024ac:	687b      	ldr	r3, [r7, #4]
240024ae:	699b      	ldr	r3, [r3, #24]
240024b0:	2b00      	cmp	r3, #0
240024b2:	d019      	beq.n	240024e8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
240024b4:	4b37      	ldr	r3, [pc, #220]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
240024b6:	681b      	ldr	r3, [r3, #0]
240024b8:	4a36      	ldr	r2, [pc, #216]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
240024ba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
240024be:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
240024c0:	f7fe fbf4 	bl	24000cac <HAL_GetTick>
240024c4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
240024c6:	e008      	b.n	240024da <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
240024c8:	f7fe fbf0 	bl	24000cac <HAL_GetTick>
240024cc:	4602      	mov	r2, r0
240024ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
240024d0:	1ad3      	subs	r3, r2, r3
240024d2:	2b02      	cmp	r3, #2
240024d4:	d901      	bls.n	240024da <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
240024d6:	2303      	movs	r3, #3
240024d8:	e1dc      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
240024da:	4b2e      	ldr	r3, [pc, #184]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
240024dc:	681b      	ldr	r3, [r3, #0]
240024de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
240024e2:	2b00      	cmp	r3, #0
240024e4:	d0f0      	beq.n	240024c8 <HAL_RCC_OscConfig+0x3d8>
240024e6:	e018      	b.n	2400251a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
240024e8:	4b2a      	ldr	r3, [pc, #168]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
240024ea:	681b      	ldr	r3, [r3, #0]
240024ec:	4a29      	ldr	r2, [pc, #164]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
240024ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
240024f2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
240024f4:	f7fe fbda 	bl	24000cac <HAL_GetTick>
240024f8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
240024fa:	e008      	b.n	2400250e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
240024fc:	f7fe fbd6 	bl	24000cac <HAL_GetTick>
24002500:	4602      	mov	r2, r0
24002502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
24002504:	1ad3      	subs	r3, r2, r3
24002506:	2b02      	cmp	r3, #2
24002508:	d901      	bls.n	2400250e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
2400250a:	2303      	movs	r3, #3
2400250c:	e1c2      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
2400250e:	4b21      	ldr	r3, [pc, #132]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
24002510:	681b      	ldr	r3, [r3, #0]
24002512:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
24002516:	2b00      	cmp	r3, #0
24002518:	d1f0      	bne.n	240024fc <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
2400251a:	687b      	ldr	r3, [r7, #4]
2400251c:	681b      	ldr	r3, [r3, #0]
2400251e:	f003 0304 	and.w	r3, r3, #4
24002522:	2b00      	cmp	r3, #0
24002524:	f000 8086 	beq.w	24002634 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
24002528:	4b1b      	ldr	r3, [pc, #108]	; (24002598 <HAL_RCC_OscConfig+0x4a8>)
2400252a:	681b      	ldr	r3, [r3, #0]
2400252c:	4a1a      	ldr	r2, [pc, #104]	; (24002598 <HAL_RCC_OscConfig+0x4a8>)
2400252e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
24002532:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
24002534:	f7fe fbba 	bl	24000cac <HAL_GetTick>
24002538:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
2400253a:	e008      	b.n	2400254e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
2400253c:	f7fe fbb6 	bl	24000cac <HAL_GetTick>
24002540:	4602      	mov	r2, r0
24002542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
24002544:	1ad3      	subs	r3, r2, r3
24002546:	2b64      	cmp	r3, #100	; 0x64
24002548:	d901      	bls.n	2400254e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
2400254a:	2303      	movs	r3, #3
2400254c:	e1a2      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
2400254e:	4b12      	ldr	r3, [pc, #72]	; (24002598 <HAL_RCC_OscConfig+0x4a8>)
24002550:	681b      	ldr	r3, [r3, #0]
24002552:	f403 7380 	and.w	r3, r3, #256	; 0x100
24002556:	2b00      	cmp	r3, #0
24002558:	d0f0      	beq.n	2400253c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
2400255a:	687b      	ldr	r3, [r7, #4]
2400255c:	689b      	ldr	r3, [r3, #8]
2400255e:	2b01      	cmp	r3, #1
24002560:	d106      	bne.n	24002570 <HAL_RCC_OscConfig+0x480>
24002562:	4b0c      	ldr	r3, [pc, #48]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
24002564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
24002566:	4a0b      	ldr	r2, [pc, #44]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
24002568:	f043 0301 	orr.w	r3, r3, #1
2400256c:	6713      	str	r3, [r2, #112]	; 0x70
2400256e:	e032      	b.n	240025d6 <HAL_RCC_OscConfig+0x4e6>
24002570:	687b      	ldr	r3, [r7, #4]
24002572:	689b      	ldr	r3, [r3, #8]
24002574:	2b00      	cmp	r3, #0
24002576:	d111      	bne.n	2400259c <HAL_RCC_OscConfig+0x4ac>
24002578:	4b06      	ldr	r3, [pc, #24]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
2400257a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
2400257c:	4a05      	ldr	r2, [pc, #20]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
2400257e:	f023 0301 	bic.w	r3, r3, #1
24002582:	6713      	str	r3, [r2, #112]	; 0x70
24002584:	4b03      	ldr	r3, [pc, #12]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
24002586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
24002588:	4a02      	ldr	r2, [pc, #8]	; (24002594 <HAL_RCC_OscConfig+0x4a4>)
2400258a:	f023 0304 	bic.w	r3, r3, #4
2400258e:	6713      	str	r3, [r2, #112]	; 0x70
24002590:	e021      	b.n	240025d6 <HAL_RCC_OscConfig+0x4e6>
24002592:	bf00      	nop
24002594:	58024400 	.word	0x58024400
24002598:	58024800 	.word	0x58024800
2400259c:	687b      	ldr	r3, [r7, #4]
2400259e:	689b      	ldr	r3, [r3, #8]
240025a0:	2b05      	cmp	r3, #5
240025a2:	d10c      	bne.n	240025be <HAL_RCC_OscConfig+0x4ce>
240025a4:	4b83      	ldr	r3, [pc, #524]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240025a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
240025a8:	4a82      	ldr	r2, [pc, #520]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240025aa:	f043 0304 	orr.w	r3, r3, #4
240025ae:	6713      	str	r3, [r2, #112]	; 0x70
240025b0:	4b80      	ldr	r3, [pc, #512]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240025b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
240025b4:	4a7f      	ldr	r2, [pc, #508]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240025b6:	f043 0301 	orr.w	r3, r3, #1
240025ba:	6713      	str	r3, [r2, #112]	; 0x70
240025bc:	e00b      	b.n	240025d6 <HAL_RCC_OscConfig+0x4e6>
240025be:	4b7d      	ldr	r3, [pc, #500]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240025c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
240025c2:	4a7c      	ldr	r2, [pc, #496]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240025c4:	f023 0301 	bic.w	r3, r3, #1
240025c8:	6713      	str	r3, [r2, #112]	; 0x70
240025ca:	4b7a      	ldr	r3, [pc, #488]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240025cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
240025ce:	4a79      	ldr	r2, [pc, #484]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240025d0:	f023 0304 	bic.w	r3, r3, #4
240025d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
240025d6:	687b      	ldr	r3, [r7, #4]
240025d8:	689b      	ldr	r3, [r3, #8]
240025da:	2b00      	cmp	r3, #0
240025dc:	d015      	beq.n	2400260a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
240025de:	f7fe fb65 	bl	24000cac <HAL_GetTick>
240025e2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
240025e4:	e00a      	b.n	240025fc <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
240025e6:	f7fe fb61 	bl	24000cac <HAL_GetTick>
240025ea:	4602      	mov	r2, r0
240025ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
240025ee:	1ad3      	subs	r3, r2, r3
240025f0:	f241 3288 	movw	r2, #5000	; 0x1388
240025f4:	4293      	cmp	r3, r2
240025f6:	d901      	bls.n	240025fc <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
240025f8:	2303      	movs	r3, #3
240025fa:	e14b      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
240025fc:	4b6d      	ldr	r3, [pc, #436]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240025fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
24002600:	f003 0302 	and.w	r3, r3, #2
24002604:	2b00      	cmp	r3, #0
24002606:	d0ee      	beq.n	240025e6 <HAL_RCC_OscConfig+0x4f6>
24002608:	e014      	b.n	24002634 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
2400260a:	f7fe fb4f 	bl	24000cac <HAL_GetTick>
2400260e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
24002610:	e00a      	b.n	24002628 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
24002612:	f7fe fb4b 	bl	24000cac <HAL_GetTick>
24002616:	4602      	mov	r2, r0
24002618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2400261a:	1ad3      	subs	r3, r2, r3
2400261c:	f241 3288 	movw	r2, #5000	; 0x1388
24002620:	4293      	cmp	r3, r2
24002622:	d901      	bls.n	24002628 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
24002624:	2303      	movs	r3, #3
24002626:	e135      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
24002628:	4b62      	ldr	r3, [pc, #392]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
2400262a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
2400262c:	f003 0302 	and.w	r3, r3, #2
24002630:	2b00      	cmp	r3, #0
24002632:	d1ee      	bne.n	24002612 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
24002634:	687b      	ldr	r3, [r7, #4]
24002636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
24002638:	2b00      	cmp	r3, #0
2400263a:	f000 812a 	beq.w	24002892 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
2400263e:	4b5d      	ldr	r3, [pc, #372]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
24002640:	691b      	ldr	r3, [r3, #16]
24002642:	f003 0338 	and.w	r3, r3, #56	; 0x38
24002646:	2b18      	cmp	r3, #24
24002648:	f000 80ba 	beq.w	240027c0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
2400264c:	687b      	ldr	r3, [r7, #4]
2400264e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
24002650:	2b02      	cmp	r3, #2
24002652:	f040 8095 	bne.w	24002780 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
24002656:	4b57      	ldr	r3, [pc, #348]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
24002658:	681b      	ldr	r3, [r3, #0]
2400265a:	4a56      	ldr	r2, [pc, #344]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
2400265c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
24002660:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
24002662:	f7fe fb23 	bl	24000cac <HAL_GetTick>
24002666:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
24002668:	e008      	b.n	2400267c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2400266a:	f7fe fb1f 	bl	24000cac <HAL_GetTick>
2400266e:	4602      	mov	r2, r0
24002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
24002672:	1ad3      	subs	r3, r2, r3
24002674:	2b02      	cmp	r3, #2
24002676:	d901      	bls.n	2400267c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
24002678:	2303      	movs	r3, #3
2400267a:	e10b      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
2400267c:	4b4d      	ldr	r3, [pc, #308]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
2400267e:	681b      	ldr	r3, [r3, #0]
24002680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
24002684:	2b00      	cmp	r3, #0
24002686:	d1f0      	bne.n	2400266a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
24002688:	4b4a      	ldr	r3, [pc, #296]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
2400268a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
2400268c:	4b4a      	ldr	r3, [pc, #296]	; (240027b8 <HAL_RCC_OscConfig+0x6c8>)
2400268e:	4013      	ands	r3, r2
24002690:	687a      	ldr	r2, [r7, #4]
24002692:	6a91      	ldr	r1, [r2, #40]	; 0x28
24002694:	687a      	ldr	r2, [r7, #4]
24002696:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
24002698:	0112      	lsls	r2, r2, #4
2400269a:	430a      	orrs	r2, r1
2400269c:	4945      	ldr	r1, [pc, #276]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
2400269e:	4313      	orrs	r3, r2
240026a0:	628b      	str	r3, [r1, #40]	; 0x28
240026a2:	687b      	ldr	r3, [r7, #4]
240026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
240026a6:	3b01      	subs	r3, #1
240026a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
240026ac:	687b      	ldr	r3, [r7, #4]
240026ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
240026b0:	3b01      	subs	r3, #1
240026b2:	025b      	lsls	r3, r3, #9
240026b4:	b29b      	uxth	r3, r3
240026b6:	431a      	orrs	r2, r3
240026b8:	687b      	ldr	r3, [r7, #4]
240026ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
240026bc:	3b01      	subs	r3, #1
240026be:	041b      	lsls	r3, r3, #16
240026c0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
240026c4:	431a      	orrs	r2, r3
240026c6:	687b      	ldr	r3, [r7, #4]
240026c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
240026ca:	3b01      	subs	r3, #1
240026cc:	061b      	lsls	r3, r3, #24
240026ce:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
240026d2:	4938      	ldr	r1, [pc, #224]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240026d4:	4313      	orrs	r3, r2
240026d6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
240026d8:	4b36      	ldr	r3, [pc, #216]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240026da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240026dc:	4a35      	ldr	r2, [pc, #212]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240026de:	f023 0301 	bic.w	r3, r3, #1
240026e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
240026e4:	4b33      	ldr	r3, [pc, #204]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240026e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
240026e8:	4b34      	ldr	r3, [pc, #208]	; (240027bc <HAL_RCC_OscConfig+0x6cc>)
240026ea:	4013      	ands	r3, r2
240026ec:	687a      	ldr	r2, [r7, #4]
240026ee:	6c92      	ldr	r2, [r2, #72]	; 0x48
240026f0:	00d2      	lsls	r2, r2, #3
240026f2:	4930      	ldr	r1, [pc, #192]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240026f4:	4313      	orrs	r3, r2
240026f6:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
240026f8:	4b2e      	ldr	r3, [pc, #184]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240026fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240026fc:	f023 020c 	bic.w	r2, r3, #12
24002700:	687b      	ldr	r3, [r7, #4]
24002702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
24002704:	492b      	ldr	r1, [pc, #172]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
24002706:	4313      	orrs	r3, r2
24002708:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
2400270a:	4b2a      	ldr	r3, [pc, #168]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
2400270c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2400270e:	f023 0202 	bic.w	r2, r3, #2
24002712:	687b      	ldr	r3, [r7, #4]
24002714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
24002716:	4927      	ldr	r1, [pc, #156]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
24002718:	4313      	orrs	r3, r2
2400271a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
2400271c:	4b25      	ldr	r3, [pc, #148]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
2400271e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24002720:	4a24      	ldr	r2, [pc, #144]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
24002722:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
24002726:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24002728:	4b22      	ldr	r3, [pc, #136]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
2400272a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2400272c:	4a21      	ldr	r2, [pc, #132]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
2400272e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
24002732:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
24002734:	4b1f      	ldr	r3, [pc, #124]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
24002736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24002738:	4a1e      	ldr	r2, [pc, #120]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
2400273a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
2400273e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
24002740:	4b1c      	ldr	r3, [pc, #112]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
24002742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24002744:	4a1b      	ldr	r2, [pc, #108]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
24002746:	f043 0301 	orr.w	r3, r3, #1
2400274a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
2400274c:	4b19      	ldr	r3, [pc, #100]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
2400274e:	681b      	ldr	r3, [r3, #0]
24002750:	4a18      	ldr	r2, [pc, #96]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
24002752:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
24002756:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
24002758:	f7fe faa8 	bl	24000cac <HAL_GetTick>
2400275c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
2400275e:	e008      	b.n	24002772 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
24002760:	f7fe faa4 	bl	24000cac <HAL_GetTick>
24002764:	4602      	mov	r2, r0
24002766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
24002768:	1ad3      	subs	r3, r2, r3
2400276a:	2b02      	cmp	r3, #2
2400276c:	d901      	bls.n	24002772 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
2400276e:	2303      	movs	r3, #3
24002770:	e090      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
24002772:	4b10      	ldr	r3, [pc, #64]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
24002774:	681b      	ldr	r3, [r3, #0]
24002776:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
2400277a:	2b00      	cmp	r3, #0
2400277c:	d0f0      	beq.n	24002760 <HAL_RCC_OscConfig+0x670>
2400277e:	e088      	b.n	24002892 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
24002780:	4b0c      	ldr	r3, [pc, #48]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
24002782:	681b      	ldr	r3, [r3, #0]
24002784:	4a0b      	ldr	r2, [pc, #44]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
24002786:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
2400278a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
2400278c:	f7fe fa8e 	bl	24000cac <HAL_GetTick>
24002790:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
24002792:	e008      	b.n	240027a6 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
24002794:	f7fe fa8a 	bl	24000cac <HAL_GetTick>
24002798:	4602      	mov	r2, r0
2400279a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2400279c:	1ad3      	subs	r3, r2, r3
2400279e:	2b02      	cmp	r3, #2
240027a0:	d901      	bls.n	240027a6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
240027a2:	2303      	movs	r3, #3
240027a4:	e076      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
240027a6:	4b03      	ldr	r3, [pc, #12]	; (240027b4 <HAL_RCC_OscConfig+0x6c4>)
240027a8:	681b      	ldr	r3, [r3, #0]
240027aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
240027ae:	2b00      	cmp	r3, #0
240027b0:	d1f0      	bne.n	24002794 <HAL_RCC_OscConfig+0x6a4>
240027b2:	e06e      	b.n	24002892 <HAL_RCC_OscConfig+0x7a2>
240027b4:	58024400 	.word	0x58024400
240027b8:	fffffc0c 	.word	0xfffffc0c
240027bc:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
240027c0:	4b36      	ldr	r3, [pc, #216]	; (2400289c <HAL_RCC_OscConfig+0x7ac>)
240027c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
240027c4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
240027c6:	4b35      	ldr	r3, [pc, #212]	; (2400289c <HAL_RCC_OscConfig+0x7ac>)
240027c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
240027ca:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
240027cc:	687b      	ldr	r3, [r7, #4]
240027ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
240027d0:	2b01      	cmp	r3, #1
240027d2:	d031      	beq.n	24002838 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
240027d4:	693b      	ldr	r3, [r7, #16]
240027d6:	f003 0203 	and.w	r2, r3, #3
240027da:	687b      	ldr	r3, [r7, #4]
240027dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
240027de:	429a      	cmp	r2, r3
240027e0:	d12a      	bne.n	24002838 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
240027e2:	693b      	ldr	r3, [r7, #16]
240027e4:	091b      	lsrs	r3, r3, #4
240027e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
240027ea:	687b      	ldr	r3, [r7, #4]
240027ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
240027ee:	429a      	cmp	r2, r3
240027f0:	d122      	bne.n	24002838 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
240027f2:	68fb      	ldr	r3, [r7, #12]
240027f4:	f3c3 0208 	ubfx	r2, r3, #0, #9
240027f8:	687b      	ldr	r3, [r7, #4]
240027fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
240027fc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
240027fe:	429a      	cmp	r2, r3
24002800:	d11a      	bne.n	24002838 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
24002802:	68fb      	ldr	r3, [r7, #12]
24002804:	0a5b      	lsrs	r3, r3, #9
24002806:	f003 027f 	and.w	r2, r3, #127	; 0x7f
2400280a:	687b      	ldr	r3, [r7, #4]
2400280c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
2400280e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
24002810:	429a      	cmp	r2, r3
24002812:	d111      	bne.n	24002838 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
24002814:	68fb      	ldr	r3, [r7, #12]
24002816:	0c1b      	lsrs	r3, r3, #16
24002818:	f003 027f 	and.w	r2, r3, #127	; 0x7f
2400281c:	687b      	ldr	r3, [r7, #4]
2400281e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
24002820:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
24002822:	429a      	cmp	r2, r3
24002824:	d108      	bne.n	24002838 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
24002826:	68fb      	ldr	r3, [r7, #12]
24002828:	0e1b      	lsrs	r3, r3, #24
2400282a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
2400282e:	687b      	ldr	r3, [r7, #4]
24002830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
24002832:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
24002834:	429a      	cmp	r2, r3
24002836:	d001      	beq.n	2400283c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
24002838:	2301      	movs	r3, #1
2400283a:	e02b      	b.n	24002894 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
2400283c:	4b17      	ldr	r3, [pc, #92]	; (2400289c <HAL_RCC_OscConfig+0x7ac>)
2400283e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
24002840:	08db      	lsrs	r3, r3, #3
24002842:	f3c3 030c 	ubfx	r3, r3, #0, #13
24002846:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
24002848:	687b      	ldr	r3, [r7, #4]
2400284a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2400284c:	693a      	ldr	r2, [r7, #16]
2400284e:	429a      	cmp	r2, r3
24002850:	d01f      	beq.n	24002892 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
24002852:	4b12      	ldr	r3, [pc, #72]	; (2400289c <HAL_RCC_OscConfig+0x7ac>)
24002854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24002856:	4a11      	ldr	r2, [pc, #68]	; (2400289c <HAL_RCC_OscConfig+0x7ac>)
24002858:	f023 0301 	bic.w	r3, r3, #1
2400285c:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
2400285e:	f7fe fa25 	bl	24000cac <HAL_GetTick>
24002862:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
24002864:	bf00      	nop
24002866:	f7fe fa21 	bl	24000cac <HAL_GetTick>
2400286a:	4602      	mov	r2, r0
2400286c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2400286e:	4293      	cmp	r3, r2
24002870:	d0f9      	beq.n	24002866 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
24002872:	4b0a      	ldr	r3, [pc, #40]	; (2400289c <HAL_RCC_OscConfig+0x7ac>)
24002874:	6b5a      	ldr	r2, [r3, #52]	; 0x34
24002876:	4b0a      	ldr	r3, [pc, #40]	; (240028a0 <HAL_RCC_OscConfig+0x7b0>)
24002878:	4013      	ands	r3, r2
2400287a:	687a      	ldr	r2, [r7, #4]
2400287c:	6c92      	ldr	r2, [r2, #72]	; 0x48
2400287e:	00d2      	lsls	r2, r2, #3
24002880:	4906      	ldr	r1, [pc, #24]	; (2400289c <HAL_RCC_OscConfig+0x7ac>)
24002882:	4313      	orrs	r3, r2
24002884:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
24002886:	4b05      	ldr	r3, [pc, #20]	; (2400289c <HAL_RCC_OscConfig+0x7ac>)
24002888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2400288a:	4a04      	ldr	r2, [pc, #16]	; (2400289c <HAL_RCC_OscConfig+0x7ac>)
2400288c:	f043 0301 	orr.w	r3, r3, #1
24002890:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
24002892:	2300      	movs	r3, #0
}
24002894:	4618      	mov	r0, r3
24002896:	3730      	adds	r7, #48	; 0x30
24002898:	46bd      	mov	sp, r7
2400289a:	bd80      	pop	{r7, pc}
2400289c:	58024400 	.word	0x58024400
240028a0:	ffff0007 	.word	0xffff0007

240028a4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
240028a4:	b580      	push	{r7, lr}
240028a6:	b086      	sub	sp, #24
240028a8:	af00      	add	r7, sp, #0
240028aa:	6078      	str	r0, [r7, #4]
240028ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
240028ae:	687b      	ldr	r3, [r7, #4]
240028b0:	2b00      	cmp	r3, #0
240028b2:	d101      	bne.n	240028b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
240028b4:	2301      	movs	r3, #1
240028b6:	e19c      	b.n	24002bf2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
240028b8:	4b8a      	ldr	r3, [pc, #552]	; (24002ae4 <HAL_RCC_ClockConfig+0x240>)
240028ba:	681b      	ldr	r3, [r3, #0]
240028bc:	f003 030f 	and.w	r3, r3, #15
240028c0:	683a      	ldr	r2, [r7, #0]
240028c2:	429a      	cmp	r2, r3
240028c4:	d910      	bls.n	240028e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
240028c6:	4b87      	ldr	r3, [pc, #540]	; (24002ae4 <HAL_RCC_ClockConfig+0x240>)
240028c8:	681b      	ldr	r3, [r3, #0]
240028ca:	f023 020f 	bic.w	r2, r3, #15
240028ce:	4985      	ldr	r1, [pc, #532]	; (24002ae4 <HAL_RCC_ClockConfig+0x240>)
240028d0:	683b      	ldr	r3, [r7, #0]
240028d2:	4313      	orrs	r3, r2
240028d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
240028d6:	4b83      	ldr	r3, [pc, #524]	; (24002ae4 <HAL_RCC_ClockConfig+0x240>)
240028d8:	681b      	ldr	r3, [r3, #0]
240028da:	f003 030f 	and.w	r3, r3, #15
240028de:	683a      	ldr	r2, [r7, #0]
240028e0:	429a      	cmp	r2, r3
240028e2:	d001      	beq.n	240028e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
240028e4:	2301      	movs	r3, #1
240028e6:	e184      	b.n	24002bf2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
240028e8:	687b      	ldr	r3, [r7, #4]
240028ea:	681b      	ldr	r3, [r3, #0]
240028ec:	f003 0304 	and.w	r3, r3, #4
240028f0:	2b00      	cmp	r3, #0
240028f2:	d010      	beq.n	24002916 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
240028f4:	687b      	ldr	r3, [r7, #4]
240028f6:	691a      	ldr	r2, [r3, #16]
240028f8:	4b7b      	ldr	r3, [pc, #492]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
240028fa:	699b      	ldr	r3, [r3, #24]
240028fc:	f003 0370 	and.w	r3, r3, #112	; 0x70
24002900:	429a      	cmp	r2, r3
24002902:	d908      	bls.n	24002916 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
24002904:	4b78      	ldr	r3, [pc, #480]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002906:	699b      	ldr	r3, [r3, #24]
24002908:	f023 0270 	bic.w	r2, r3, #112	; 0x70
2400290c:	687b      	ldr	r3, [r7, #4]
2400290e:	691b      	ldr	r3, [r3, #16]
24002910:	4975      	ldr	r1, [pc, #468]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002912:	4313      	orrs	r3, r2
24002914:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
24002916:	687b      	ldr	r3, [r7, #4]
24002918:	681b      	ldr	r3, [r3, #0]
2400291a:	f003 0308 	and.w	r3, r3, #8
2400291e:	2b00      	cmp	r3, #0
24002920:	d010      	beq.n	24002944 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
24002922:	687b      	ldr	r3, [r7, #4]
24002924:	695a      	ldr	r2, [r3, #20]
24002926:	4b70      	ldr	r3, [pc, #448]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002928:	69db      	ldr	r3, [r3, #28]
2400292a:	f003 0370 	and.w	r3, r3, #112	; 0x70
2400292e:	429a      	cmp	r2, r3
24002930:	d908      	bls.n	24002944 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
24002932:	4b6d      	ldr	r3, [pc, #436]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002934:	69db      	ldr	r3, [r3, #28]
24002936:	f023 0270 	bic.w	r2, r3, #112	; 0x70
2400293a:	687b      	ldr	r3, [r7, #4]
2400293c:	695b      	ldr	r3, [r3, #20]
2400293e:	496a      	ldr	r1, [pc, #424]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002940:	4313      	orrs	r3, r2
24002942:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
24002944:	687b      	ldr	r3, [r7, #4]
24002946:	681b      	ldr	r3, [r3, #0]
24002948:	f003 0310 	and.w	r3, r3, #16
2400294c:	2b00      	cmp	r3, #0
2400294e:	d010      	beq.n	24002972 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
24002950:	687b      	ldr	r3, [r7, #4]
24002952:	699a      	ldr	r2, [r3, #24]
24002954:	4b64      	ldr	r3, [pc, #400]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002956:	69db      	ldr	r3, [r3, #28]
24002958:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
2400295c:	429a      	cmp	r2, r3
2400295e:	d908      	bls.n	24002972 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
24002960:	4b61      	ldr	r3, [pc, #388]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002962:	69db      	ldr	r3, [r3, #28]
24002964:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
24002968:	687b      	ldr	r3, [r7, #4]
2400296a:	699b      	ldr	r3, [r3, #24]
2400296c:	495e      	ldr	r1, [pc, #376]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
2400296e:	4313      	orrs	r3, r2
24002970:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
24002972:	687b      	ldr	r3, [r7, #4]
24002974:	681b      	ldr	r3, [r3, #0]
24002976:	f003 0320 	and.w	r3, r3, #32
2400297a:	2b00      	cmp	r3, #0
2400297c:	d010      	beq.n	240029a0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
2400297e:	687b      	ldr	r3, [r7, #4]
24002980:	69da      	ldr	r2, [r3, #28]
24002982:	4b59      	ldr	r3, [pc, #356]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002984:	6a1b      	ldr	r3, [r3, #32]
24002986:	f003 0370 	and.w	r3, r3, #112	; 0x70
2400298a:	429a      	cmp	r2, r3
2400298c:	d908      	bls.n	240029a0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
2400298e:	4b56      	ldr	r3, [pc, #344]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002990:	6a1b      	ldr	r3, [r3, #32]
24002992:	f023 0270 	bic.w	r2, r3, #112	; 0x70
24002996:	687b      	ldr	r3, [r7, #4]
24002998:	69db      	ldr	r3, [r3, #28]
2400299a:	4953      	ldr	r1, [pc, #332]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
2400299c:	4313      	orrs	r3, r2
2400299e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
240029a0:	687b      	ldr	r3, [r7, #4]
240029a2:	681b      	ldr	r3, [r3, #0]
240029a4:	f003 0302 	and.w	r3, r3, #2
240029a8:	2b00      	cmp	r3, #0
240029aa:	d010      	beq.n	240029ce <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
240029ac:	687b      	ldr	r3, [r7, #4]
240029ae:	68da      	ldr	r2, [r3, #12]
240029b0:	4b4d      	ldr	r3, [pc, #308]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
240029b2:	699b      	ldr	r3, [r3, #24]
240029b4:	f003 030f 	and.w	r3, r3, #15
240029b8:	429a      	cmp	r2, r3
240029ba:	d908      	bls.n	240029ce <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
240029bc:	4b4a      	ldr	r3, [pc, #296]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
240029be:	699b      	ldr	r3, [r3, #24]
240029c0:	f023 020f 	bic.w	r2, r3, #15
240029c4:	687b      	ldr	r3, [r7, #4]
240029c6:	68db      	ldr	r3, [r3, #12]
240029c8:	4947      	ldr	r1, [pc, #284]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
240029ca:	4313      	orrs	r3, r2
240029cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
240029ce:	687b      	ldr	r3, [r7, #4]
240029d0:	681b      	ldr	r3, [r3, #0]
240029d2:	f003 0301 	and.w	r3, r3, #1
240029d6:	2b00      	cmp	r3, #0
240029d8:	d055      	beq.n	24002a86 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
240029da:	4b43      	ldr	r3, [pc, #268]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
240029dc:	699b      	ldr	r3, [r3, #24]
240029de:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
240029e2:	687b      	ldr	r3, [r7, #4]
240029e4:	689b      	ldr	r3, [r3, #8]
240029e6:	4940      	ldr	r1, [pc, #256]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
240029e8:	4313      	orrs	r3, r2
240029ea:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
240029ec:	687b      	ldr	r3, [r7, #4]
240029ee:	685b      	ldr	r3, [r3, #4]
240029f0:	2b02      	cmp	r3, #2
240029f2:	d107      	bne.n	24002a04 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
240029f4:	4b3c      	ldr	r3, [pc, #240]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
240029f6:	681b      	ldr	r3, [r3, #0]
240029f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
240029fc:	2b00      	cmp	r3, #0
240029fe:	d121      	bne.n	24002a44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
24002a00:	2301      	movs	r3, #1
24002a02:	e0f6      	b.n	24002bf2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
24002a04:	687b      	ldr	r3, [r7, #4]
24002a06:	685b      	ldr	r3, [r3, #4]
24002a08:	2b03      	cmp	r3, #3
24002a0a:	d107      	bne.n	24002a1c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
24002a0c:	4b36      	ldr	r3, [pc, #216]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002a0e:	681b      	ldr	r3, [r3, #0]
24002a10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
24002a14:	2b00      	cmp	r3, #0
24002a16:	d115      	bne.n	24002a44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
24002a18:	2301      	movs	r3, #1
24002a1a:	e0ea      	b.n	24002bf2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
24002a1c:	687b      	ldr	r3, [r7, #4]
24002a1e:	685b      	ldr	r3, [r3, #4]
24002a20:	2b01      	cmp	r3, #1
24002a22:	d107      	bne.n	24002a34 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
24002a24:	4b30      	ldr	r3, [pc, #192]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002a26:	681b      	ldr	r3, [r3, #0]
24002a28:	f403 7380 	and.w	r3, r3, #256	; 0x100
24002a2c:	2b00      	cmp	r3, #0
24002a2e:	d109      	bne.n	24002a44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
24002a30:	2301      	movs	r3, #1
24002a32:	e0de      	b.n	24002bf2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
24002a34:	4b2c      	ldr	r3, [pc, #176]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002a36:	681b      	ldr	r3, [r3, #0]
24002a38:	f003 0304 	and.w	r3, r3, #4
24002a3c:	2b00      	cmp	r3, #0
24002a3e:	d101      	bne.n	24002a44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
24002a40:	2301      	movs	r3, #1
24002a42:	e0d6      	b.n	24002bf2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
24002a44:	4b28      	ldr	r3, [pc, #160]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002a46:	691b      	ldr	r3, [r3, #16]
24002a48:	f023 0207 	bic.w	r2, r3, #7
24002a4c:	687b      	ldr	r3, [r7, #4]
24002a4e:	685b      	ldr	r3, [r3, #4]
24002a50:	4925      	ldr	r1, [pc, #148]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002a52:	4313      	orrs	r3, r2
24002a54:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
24002a56:	f7fe f929 	bl	24000cac <HAL_GetTick>
24002a5a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
24002a5c:	e00a      	b.n	24002a74 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
24002a5e:	f7fe f925 	bl	24000cac <HAL_GetTick>
24002a62:	4602      	mov	r2, r0
24002a64:	697b      	ldr	r3, [r7, #20]
24002a66:	1ad3      	subs	r3, r2, r3
24002a68:	f241 3288 	movw	r2, #5000	; 0x1388
24002a6c:	4293      	cmp	r3, r2
24002a6e:	d901      	bls.n	24002a74 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
24002a70:	2303      	movs	r3, #3
24002a72:	e0be      	b.n	24002bf2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
24002a74:	4b1c      	ldr	r3, [pc, #112]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002a76:	691b      	ldr	r3, [r3, #16]
24002a78:	f003 0238 	and.w	r2, r3, #56	; 0x38
24002a7c:	687b      	ldr	r3, [r7, #4]
24002a7e:	685b      	ldr	r3, [r3, #4]
24002a80:	00db      	lsls	r3, r3, #3
24002a82:	429a      	cmp	r2, r3
24002a84:	d1eb      	bne.n	24002a5e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
24002a86:	687b      	ldr	r3, [r7, #4]
24002a88:	681b      	ldr	r3, [r3, #0]
24002a8a:	f003 0302 	and.w	r3, r3, #2
24002a8e:	2b00      	cmp	r3, #0
24002a90:	d010      	beq.n	24002ab4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
24002a92:	687b      	ldr	r3, [r7, #4]
24002a94:	68da      	ldr	r2, [r3, #12]
24002a96:	4b14      	ldr	r3, [pc, #80]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002a98:	699b      	ldr	r3, [r3, #24]
24002a9a:	f003 030f 	and.w	r3, r3, #15
24002a9e:	429a      	cmp	r2, r3
24002aa0:	d208      	bcs.n	24002ab4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
24002aa2:	4b11      	ldr	r3, [pc, #68]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002aa4:	699b      	ldr	r3, [r3, #24]
24002aa6:	f023 020f 	bic.w	r2, r3, #15
24002aaa:	687b      	ldr	r3, [r7, #4]
24002aac:	68db      	ldr	r3, [r3, #12]
24002aae:	490e      	ldr	r1, [pc, #56]	; (24002ae8 <HAL_RCC_ClockConfig+0x244>)
24002ab0:	4313      	orrs	r3, r2
24002ab2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
24002ab4:	4b0b      	ldr	r3, [pc, #44]	; (24002ae4 <HAL_RCC_ClockConfig+0x240>)
24002ab6:	681b      	ldr	r3, [r3, #0]
24002ab8:	f003 030f 	and.w	r3, r3, #15
24002abc:	683a      	ldr	r2, [r7, #0]
24002abe:	429a      	cmp	r2, r3
24002ac0:	d214      	bcs.n	24002aec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
24002ac2:	4b08      	ldr	r3, [pc, #32]	; (24002ae4 <HAL_RCC_ClockConfig+0x240>)
24002ac4:	681b      	ldr	r3, [r3, #0]
24002ac6:	f023 020f 	bic.w	r2, r3, #15
24002aca:	4906      	ldr	r1, [pc, #24]	; (24002ae4 <HAL_RCC_ClockConfig+0x240>)
24002acc:	683b      	ldr	r3, [r7, #0]
24002ace:	4313      	orrs	r3, r2
24002ad0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
24002ad2:	4b04      	ldr	r3, [pc, #16]	; (24002ae4 <HAL_RCC_ClockConfig+0x240>)
24002ad4:	681b      	ldr	r3, [r3, #0]
24002ad6:	f003 030f 	and.w	r3, r3, #15
24002ada:	683a      	ldr	r2, [r7, #0]
24002adc:	429a      	cmp	r2, r3
24002ade:	d005      	beq.n	24002aec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
24002ae0:	2301      	movs	r3, #1
24002ae2:	e086      	b.n	24002bf2 <HAL_RCC_ClockConfig+0x34e>
24002ae4:	52002000 	.word	0x52002000
24002ae8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
24002aec:	687b      	ldr	r3, [r7, #4]
24002aee:	681b      	ldr	r3, [r3, #0]
24002af0:	f003 0304 	and.w	r3, r3, #4
24002af4:	2b00      	cmp	r3, #0
24002af6:	d010      	beq.n	24002b1a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
24002af8:	687b      	ldr	r3, [r7, #4]
24002afa:	691a      	ldr	r2, [r3, #16]
24002afc:	4b3f      	ldr	r3, [pc, #252]	; (24002bfc <HAL_RCC_ClockConfig+0x358>)
24002afe:	699b      	ldr	r3, [r3, #24]
24002b00:	f003 0370 	and.w	r3, r3, #112	; 0x70
24002b04:	429a      	cmp	r2, r3
24002b06:	d208      	bcs.n	24002b1a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
24002b08:	4b3c      	ldr	r3, [pc, #240]	; (24002bfc <HAL_RCC_ClockConfig+0x358>)
24002b0a:	699b      	ldr	r3, [r3, #24]
24002b0c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
24002b10:	687b      	ldr	r3, [r7, #4]
24002b12:	691b      	ldr	r3, [r3, #16]
24002b14:	4939      	ldr	r1, [pc, #228]	; (24002bfc <HAL_RCC_ClockConfig+0x358>)
24002b16:	4313      	orrs	r3, r2
24002b18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
24002b1a:	687b      	ldr	r3, [r7, #4]
24002b1c:	681b      	ldr	r3, [r3, #0]
24002b1e:	f003 0308 	and.w	r3, r3, #8
24002b22:	2b00      	cmp	r3, #0
24002b24:	d010      	beq.n	24002b48 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
24002b26:	687b      	ldr	r3, [r7, #4]
24002b28:	695a      	ldr	r2, [r3, #20]
24002b2a:	4b34      	ldr	r3, [pc, #208]	; (24002bfc <HAL_RCC_ClockConfig+0x358>)
24002b2c:	69db      	ldr	r3, [r3, #28]
24002b2e:	f003 0370 	and.w	r3, r3, #112	; 0x70
24002b32:	429a      	cmp	r2, r3
24002b34:	d208      	bcs.n	24002b48 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
24002b36:	4b31      	ldr	r3, [pc, #196]	; (24002bfc <HAL_RCC_ClockConfig+0x358>)
24002b38:	69db      	ldr	r3, [r3, #28]
24002b3a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
24002b3e:	687b      	ldr	r3, [r7, #4]
24002b40:	695b      	ldr	r3, [r3, #20]
24002b42:	492e      	ldr	r1, [pc, #184]	; (24002bfc <HAL_RCC_ClockConfig+0x358>)
24002b44:	4313      	orrs	r3, r2
24002b46:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
24002b48:	687b      	ldr	r3, [r7, #4]
24002b4a:	681b      	ldr	r3, [r3, #0]
24002b4c:	f003 0310 	and.w	r3, r3, #16
24002b50:	2b00      	cmp	r3, #0
24002b52:	d010      	beq.n	24002b76 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
24002b54:	687b      	ldr	r3, [r7, #4]
24002b56:	699a      	ldr	r2, [r3, #24]
24002b58:	4b28      	ldr	r3, [pc, #160]	; (24002bfc <HAL_RCC_ClockConfig+0x358>)
24002b5a:	69db      	ldr	r3, [r3, #28]
24002b5c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
24002b60:	429a      	cmp	r2, r3
24002b62:	d208      	bcs.n	24002b76 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
24002b64:	4b25      	ldr	r3, [pc, #148]	; (24002bfc <HAL_RCC_ClockConfig+0x358>)
24002b66:	69db      	ldr	r3, [r3, #28]
24002b68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
24002b6c:	687b      	ldr	r3, [r7, #4]
24002b6e:	699b      	ldr	r3, [r3, #24]
24002b70:	4922      	ldr	r1, [pc, #136]	; (24002bfc <HAL_RCC_ClockConfig+0x358>)
24002b72:	4313      	orrs	r3, r2
24002b74:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
24002b76:	687b      	ldr	r3, [r7, #4]
24002b78:	681b      	ldr	r3, [r3, #0]
24002b7a:	f003 0320 	and.w	r3, r3, #32
24002b7e:	2b00      	cmp	r3, #0
24002b80:	d010      	beq.n	24002ba4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
24002b82:	687b      	ldr	r3, [r7, #4]
24002b84:	69da      	ldr	r2, [r3, #28]
24002b86:	4b1d      	ldr	r3, [pc, #116]	; (24002bfc <HAL_RCC_ClockConfig+0x358>)
24002b88:	6a1b      	ldr	r3, [r3, #32]
24002b8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
24002b8e:	429a      	cmp	r2, r3
24002b90:	d208      	bcs.n	24002ba4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
24002b92:	4b1a      	ldr	r3, [pc, #104]	; (24002bfc <HAL_RCC_ClockConfig+0x358>)
24002b94:	6a1b      	ldr	r3, [r3, #32]
24002b96:	f023 0270 	bic.w	r2, r3, #112	; 0x70
24002b9a:	687b      	ldr	r3, [r7, #4]
24002b9c:	69db      	ldr	r3, [r3, #28]
24002b9e:	4917      	ldr	r1, [pc, #92]	; (24002bfc <HAL_RCC_ClockConfig+0x358>)
24002ba0:	4313      	orrs	r3, r2
24002ba2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
24002ba4:	f000 f834 	bl	24002c10 <HAL_RCC_GetSysClockFreq>
24002ba8:	4602      	mov	r2, r0
24002baa:	4b14      	ldr	r3, [pc, #80]	; (24002bfc <HAL_RCC_ClockConfig+0x358>)
24002bac:	699b      	ldr	r3, [r3, #24]
24002bae:	0a1b      	lsrs	r3, r3, #8
24002bb0:	f003 030f 	and.w	r3, r3, #15
24002bb4:	4912      	ldr	r1, [pc, #72]	; (24002c00 <HAL_RCC_ClockConfig+0x35c>)
24002bb6:	5ccb      	ldrb	r3, [r1, r3]
24002bb8:	f003 031f 	and.w	r3, r3, #31
24002bbc:	fa22 f303 	lsr.w	r3, r2, r3
24002bc0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
24002bc2:	4b0e      	ldr	r3, [pc, #56]	; (24002bfc <HAL_RCC_ClockConfig+0x358>)
24002bc4:	699b      	ldr	r3, [r3, #24]
24002bc6:	f003 030f 	and.w	r3, r3, #15
24002bca:	4a0d      	ldr	r2, [pc, #52]	; (24002c00 <HAL_RCC_ClockConfig+0x35c>)
24002bcc:	5cd3      	ldrb	r3, [r2, r3]
24002bce:	f003 031f 	and.w	r3, r3, #31
24002bd2:	693a      	ldr	r2, [r7, #16]
24002bd4:	fa22 f303 	lsr.w	r3, r2, r3
24002bd8:	4a0a      	ldr	r2, [pc, #40]	; (24002c04 <HAL_RCC_ClockConfig+0x360>)
24002bda:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
24002bdc:	4a0a      	ldr	r2, [pc, #40]	; (24002c08 <HAL_RCC_ClockConfig+0x364>)
24002bde:	693b      	ldr	r3, [r7, #16]
24002be0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
24002be2:	4b0a      	ldr	r3, [pc, #40]	; (24002c0c <HAL_RCC_ClockConfig+0x368>)
24002be4:	681b      	ldr	r3, [r3, #0]
24002be6:	4618      	mov	r0, r3
24002be8:	f7fe f816 	bl	24000c18 <HAL_InitTick>
24002bec:	4603      	mov	r3, r0
24002bee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
24002bf0:	7bfb      	ldrb	r3, [r7, #15]
}
24002bf2:	4618      	mov	r0, r3
24002bf4:	3718      	adds	r7, #24
24002bf6:	46bd      	mov	sp, r7
24002bf8:	bd80      	pop	{r7, pc}
24002bfa:	bf00      	nop
24002bfc:	58024400 	.word	0x58024400
24002c00:	24004644 	.word	0x24004644
24002c04:	240002d8 	.word	0x240002d8
24002c08:	240002d4 	.word	0x240002d4
24002c0c:	240002dc 	.word	0x240002dc

24002c10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
24002c10:	b480      	push	{r7}
24002c12:	b089      	sub	sp, #36	; 0x24
24002c14:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
24002c16:	4bb3      	ldr	r3, [pc, #716]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002c18:	691b      	ldr	r3, [r3, #16]
24002c1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
24002c1e:	2b18      	cmp	r3, #24
24002c20:	f200 8155 	bhi.w	24002ece <HAL_RCC_GetSysClockFreq+0x2be>
24002c24:	a201      	add	r2, pc, #4	; (adr r2, 24002c2c <HAL_RCC_GetSysClockFreq+0x1c>)
24002c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
24002c2a:	bf00      	nop
24002c2c:	24002c91 	.word	0x24002c91
24002c30:	24002ecf 	.word	0x24002ecf
24002c34:	24002ecf 	.word	0x24002ecf
24002c38:	24002ecf 	.word	0x24002ecf
24002c3c:	24002ecf 	.word	0x24002ecf
24002c40:	24002ecf 	.word	0x24002ecf
24002c44:	24002ecf 	.word	0x24002ecf
24002c48:	24002ecf 	.word	0x24002ecf
24002c4c:	24002cb7 	.word	0x24002cb7
24002c50:	24002ecf 	.word	0x24002ecf
24002c54:	24002ecf 	.word	0x24002ecf
24002c58:	24002ecf 	.word	0x24002ecf
24002c5c:	24002ecf 	.word	0x24002ecf
24002c60:	24002ecf 	.word	0x24002ecf
24002c64:	24002ecf 	.word	0x24002ecf
24002c68:	24002ecf 	.word	0x24002ecf
24002c6c:	24002cbd 	.word	0x24002cbd
24002c70:	24002ecf 	.word	0x24002ecf
24002c74:	24002ecf 	.word	0x24002ecf
24002c78:	24002ecf 	.word	0x24002ecf
24002c7c:	24002ecf 	.word	0x24002ecf
24002c80:	24002ecf 	.word	0x24002ecf
24002c84:	24002ecf 	.word	0x24002ecf
24002c88:	24002ecf 	.word	0x24002ecf
24002c8c:	24002cc3 	.word	0x24002cc3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
24002c90:	4b94      	ldr	r3, [pc, #592]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002c92:	681b      	ldr	r3, [r3, #0]
24002c94:	f003 0320 	and.w	r3, r3, #32
24002c98:	2b00      	cmp	r3, #0
24002c9a:	d009      	beq.n	24002cb0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
24002c9c:	4b91      	ldr	r3, [pc, #580]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002c9e:	681b      	ldr	r3, [r3, #0]
24002ca0:	08db      	lsrs	r3, r3, #3
24002ca2:	f003 0303 	and.w	r3, r3, #3
24002ca6:	4a90      	ldr	r2, [pc, #576]	; (24002ee8 <HAL_RCC_GetSysClockFreq+0x2d8>)
24002ca8:	fa22 f303 	lsr.w	r3, r2, r3
24002cac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
24002cae:	e111      	b.n	24002ed4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
24002cb0:	4b8d      	ldr	r3, [pc, #564]	; (24002ee8 <HAL_RCC_GetSysClockFreq+0x2d8>)
24002cb2:	61bb      	str	r3, [r7, #24]
      break;
24002cb4:	e10e      	b.n	24002ed4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
24002cb6:	4b8d      	ldr	r3, [pc, #564]	; (24002eec <HAL_RCC_GetSysClockFreq+0x2dc>)
24002cb8:	61bb      	str	r3, [r7, #24]
      break;
24002cba:	e10b      	b.n	24002ed4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
24002cbc:	4b8c      	ldr	r3, [pc, #560]	; (24002ef0 <HAL_RCC_GetSysClockFreq+0x2e0>)
24002cbe:	61bb      	str	r3, [r7, #24]
      break;
24002cc0:	e108      	b.n	24002ed4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
24002cc2:	4b88      	ldr	r3, [pc, #544]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
24002cc6:	f003 0303 	and.w	r3, r3, #3
24002cca:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
24002ccc:	4b85      	ldr	r3, [pc, #532]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
24002cd0:	091b      	lsrs	r3, r3, #4
24002cd2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
24002cd6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
24002cd8:	4b82      	ldr	r3, [pc, #520]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24002cdc:	f003 0301 	and.w	r3, r3, #1
24002ce0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
24002ce2:	4b80      	ldr	r3, [pc, #512]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
24002ce6:	08db      	lsrs	r3, r3, #3
24002ce8:	f3c3 030c 	ubfx	r3, r3, #0, #13
24002cec:	68fa      	ldr	r2, [r7, #12]
24002cee:	fb02 f303 	mul.w	r3, r2, r3
24002cf2:	ee07 3a90 	vmov	s15, r3
24002cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
24002cfa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
24002cfe:	693b      	ldr	r3, [r7, #16]
24002d00:	2b00      	cmp	r3, #0
24002d02:	f000 80e1 	beq.w	24002ec8 <HAL_RCC_GetSysClockFreq+0x2b8>
24002d06:	697b      	ldr	r3, [r7, #20]
24002d08:	2b02      	cmp	r3, #2
24002d0a:	f000 8083 	beq.w	24002e14 <HAL_RCC_GetSysClockFreq+0x204>
24002d0e:	697b      	ldr	r3, [r7, #20]
24002d10:	2b02      	cmp	r3, #2
24002d12:	f200 80a1 	bhi.w	24002e58 <HAL_RCC_GetSysClockFreq+0x248>
24002d16:	697b      	ldr	r3, [r7, #20]
24002d18:	2b00      	cmp	r3, #0
24002d1a:	d003      	beq.n	24002d24 <HAL_RCC_GetSysClockFreq+0x114>
24002d1c:	697b      	ldr	r3, [r7, #20]
24002d1e:	2b01      	cmp	r3, #1
24002d20:	d056      	beq.n	24002dd0 <HAL_RCC_GetSysClockFreq+0x1c0>
24002d22:	e099      	b.n	24002e58 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
24002d24:	4b6f      	ldr	r3, [pc, #444]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002d26:	681b      	ldr	r3, [r3, #0]
24002d28:	f003 0320 	and.w	r3, r3, #32
24002d2c:	2b00      	cmp	r3, #0
24002d2e:	d02d      	beq.n	24002d8c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
24002d30:	4b6c      	ldr	r3, [pc, #432]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002d32:	681b      	ldr	r3, [r3, #0]
24002d34:	08db      	lsrs	r3, r3, #3
24002d36:	f003 0303 	and.w	r3, r3, #3
24002d3a:	4a6b      	ldr	r2, [pc, #428]	; (24002ee8 <HAL_RCC_GetSysClockFreq+0x2d8>)
24002d3c:	fa22 f303 	lsr.w	r3, r2, r3
24002d40:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
24002d42:	687b      	ldr	r3, [r7, #4]
24002d44:	ee07 3a90 	vmov	s15, r3
24002d48:	eef8 6a67 	vcvt.f32.u32	s13, s15
24002d4c:	693b      	ldr	r3, [r7, #16]
24002d4e:	ee07 3a90 	vmov	s15, r3
24002d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
24002d56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
24002d5a:	4b62      	ldr	r3, [pc, #392]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
24002d5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
24002d62:	ee07 3a90 	vmov	s15, r3
24002d66:	eef8 6a67 	vcvt.f32.u32	s13, s15
24002d6a:	ed97 6a02 	vldr	s12, [r7, #8]
24002d6e:	eddf 5a61 	vldr	s11, [pc, #388]	; 24002ef4 <HAL_RCC_GetSysClockFreq+0x2e4>
24002d72:	eec6 7a25 	vdiv.f32	s15, s12, s11
24002d76:	ee76 7aa7 	vadd.f32	s15, s13, s15
24002d7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
24002d7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
24002d82:	ee67 7a27 	vmul.f32	s15, s14, s15
24002d86:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
24002d8a:	e087      	b.n	24002e9c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
24002d8c:	693b      	ldr	r3, [r7, #16]
24002d8e:	ee07 3a90 	vmov	s15, r3
24002d92:	eef8 7a67 	vcvt.f32.u32	s15, s15
24002d96:	eddf 6a58 	vldr	s13, [pc, #352]	; 24002ef8 <HAL_RCC_GetSysClockFreq+0x2e8>
24002d9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
24002d9e:	4b51      	ldr	r3, [pc, #324]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
24002da2:	f3c3 0308 	ubfx	r3, r3, #0, #9
24002da6:	ee07 3a90 	vmov	s15, r3
24002daa:	eef8 6a67 	vcvt.f32.u32	s13, s15
24002dae:	ed97 6a02 	vldr	s12, [r7, #8]
24002db2:	eddf 5a50 	vldr	s11, [pc, #320]	; 24002ef4 <HAL_RCC_GetSysClockFreq+0x2e4>
24002db6:	eec6 7a25 	vdiv.f32	s15, s12, s11
24002dba:	ee76 7aa7 	vadd.f32	s15, s13, s15
24002dbe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
24002dc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
24002dc6:	ee67 7a27 	vmul.f32	s15, s14, s15
24002dca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
24002dce:	e065      	b.n	24002e9c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
24002dd0:	693b      	ldr	r3, [r7, #16]
24002dd2:	ee07 3a90 	vmov	s15, r3
24002dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
24002dda:	eddf 6a48 	vldr	s13, [pc, #288]	; 24002efc <HAL_RCC_GetSysClockFreq+0x2ec>
24002dde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
24002de2:	4b40      	ldr	r3, [pc, #256]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
24002de6:	f3c3 0308 	ubfx	r3, r3, #0, #9
24002dea:	ee07 3a90 	vmov	s15, r3
24002dee:	eef8 6a67 	vcvt.f32.u32	s13, s15
24002df2:	ed97 6a02 	vldr	s12, [r7, #8]
24002df6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 24002ef4 <HAL_RCC_GetSysClockFreq+0x2e4>
24002dfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
24002dfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
24002e02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
24002e06:	ee77 7aa6 	vadd.f32	s15, s15, s13
24002e0a:	ee67 7a27 	vmul.f32	s15, s14, s15
24002e0e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
24002e12:	e043      	b.n	24002e9c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
24002e14:	693b      	ldr	r3, [r7, #16]
24002e16:	ee07 3a90 	vmov	s15, r3
24002e1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
24002e1e:	eddf 6a38 	vldr	s13, [pc, #224]	; 24002f00 <HAL_RCC_GetSysClockFreq+0x2f0>
24002e22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
24002e26:	4b2f      	ldr	r3, [pc, #188]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
24002e2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
24002e2e:	ee07 3a90 	vmov	s15, r3
24002e32:	eef8 6a67 	vcvt.f32.u32	s13, s15
24002e36:	ed97 6a02 	vldr	s12, [r7, #8]
24002e3a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 24002ef4 <HAL_RCC_GetSysClockFreq+0x2e4>
24002e3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
24002e42:	ee76 7aa7 	vadd.f32	s15, s13, s15
24002e46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
24002e4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
24002e4e:	ee67 7a27 	vmul.f32	s15, s14, s15
24002e52:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
24002e56:	e021      	b.n	24002e9c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
24002e58:	693b      	ldr	r3, [r7, #16]
24002e5a:	ee07 3a90 	vmov	s15, r3
24002e5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
24002e62:	eddf 6a26 	vldr	s13, [pc, #152]	; 24002efc <HAL_RCC_GetSysClockFreq+0x2ec>
24002e66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
24002e6a:	4b1e      	ldr	r3, [pc, #120]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
24002e6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
24002e72:	ee07 3a90 	vmov	s15, r3
24002e76:	eef8 6a67 	vcvt.f32.u32	s13, s15
24002e7a:	ed97 6a02 	vldr	s12, [r7, #8]
24002e7e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 24002ef4 <HAL_RCC_GetSysClockFreq+0x2e4>
24002e82:	eec6 7a25 	vdiv.f32	s15, s12, s11
24002e86:	ee76 7aa7 	vadd.f32	s15, s13, s15
24002e8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
24002e8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
24002e92:	ee67 7a27 	vmul.f32	s15, s14, s15
24002e96:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
24002e9a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
24002e9c:	4b11      	ldr	r3, [pc, #68]	; (24002ee4 <HAL_RCC_GetSysClockFreq+0x2d4>)
24002e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
24002ea0:	0a5b      	lsrs	r3, r3, #9
24002ea2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
24002ea6:	3301      	adds	r3, #1
24002ea8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
24002eaa:	683b      	ldr	r3, [r7, #0]
24002eac:	ee07 3a90 	vmov	s15, r3
24002eb0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
24002eb4:	edd7 6a07 	vldr	s13, [r7, #28]
24002eb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
24002ebc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
24002ec0:	ee17 3a90 	vmov	r3, s15
24002ec4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
24002ec6:	e005      	b.n	24002ed4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
24002ec8:	2300      	movs	r3, #0
24002eca:	61bb      	str	r3, [r7, #24]
      break;
24002ecc:	e002      	b.n	24002ed4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
24002ece:	4b07      	ldr	r3, [pc, #28]	; (24002eec <HAL_RCC_GetSysClockFreq+0x2dc>)
24002ed0:	61bb      	str	r3, [r7, #24]
      break;
24002ed2:	bf00      	nop
  }

  return sysclockfreq;
24002ed4:	69bb      	ldr	r3, [r7, #24]
}
24002ed6:	4618      	mov	r0, r3
24002ed8:	3724      	adds	r7, #36	; 0x24
24002eda:	46bd      	mov	sp, r7
24002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
24002ee0:	4770      	bx	lr
24002ee2:	bf00      	nop
24002ee4:	58024400 	.word	0x58024400
24002ee8:	03d09000 	.word	0x03d09000
24002eec:	003d0900 	.word	0x003d0900
24002ef0:	017d7840 	.word	0x017d7840
24002ef4:	46000000 	.word	0x46000000
24002ef8:	4c742400 	.word	0x4c742400
24002efc:	4a742400 	.word	0x4a742400
24002f00:	4bbebc20 	.word	0x4bbebc20

24002f04 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
24002f04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
24002f08:	b0c6      	sub	sp, #280	; 0x118
24002f0a:	af00      	add	r7, sp, #0
24002f0c:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
24002f10:	2300      	movs	r3, #0
24002f12:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
24002f16:	2300      	movs	r3, #0
24002f18:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
24002f1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002f20:	e9d3 2300 	ldrd	r2, r3, [r3]
24002f24:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
24002f28:	2500      	movs	r5, #0
24002f2a:	ea54 0305 	orrs.w	r3, r4, r5
24002f2e:	d049      	beq.n	24002fc4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
24002f30:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002f34:	6e5b      	ldr	r3, [r3, #100]	; 0x64
24002f36:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
24002f3a:	d02f      	beq.n	24002f9c <HAL_RCCEx_PeriphCLKConfig+0x98>
24002f3c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
24002f40:	d828      	bhi.n	24002f94 <HAL_RCCEx_PeriphCLKConfig+0x90>
24002f42:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
24002f46:	d01a      	beq.n	24002f7e <HAL_RCCEx_PeriphCLKConfig+0x7a>
24002f48:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
24002f4c:	d822      	bhi.n	24002f94 <HAL_RCCEx_PeriphCLKConfig+0x90>
24002f4e:	2b00      	cmp	r3, #0
24002f50:	d003      	beq.n	24002f5a <HAL_RCCEx_PeriphCLKConfig+0x56>
24002f52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
24002f56:	d007      	beq.n	24002f68 <HAL_RCCEx_PeriphCLKConfig+0x64>
24002f58:	e01c      	b.n	24002f94 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24002f5a:	4bab      	ldr	r3, [pc, #684]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24002f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24002f5e:	4aaa      	ldr	r2, [pc, #680]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24002f60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
24002f64:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
24002f66:	e01a      	b.n	24002f9e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
24002f68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002f6c:	3308      	adds	r3, #8
24002f6e:	2102      	movs	r1, #2
24002f70:	4618      	mov	r0, r3
24002f72:	f001 f967 	bl	24004244 <RCCEx_PLL2_Config>
24002f76:	4603      	mov	r3, r0
24002f78:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
24002f7c:	e00f      	b.n	24002f9e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
24002f7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002f82:	3328      	adds	r3, #40	; 0x28
24002f84:	2102      	movs	r1, #2
24002f86:	4618      	mov	r0, r3
24002f88:	f001 fa0e 	bl	240043a8 <RCCEx_PLL3_Config>
24002f8c:	4603      	mov	r3, r0
24002f8e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
24002f92:	e004      	b.n	24002f9e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24002f94:	2301      	movs	r3, #1
24002f96:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24002f9a:	e000      	b.n	24002f9e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
24002f9c:	bf00      	nop
    }

    if (ret == HAL_OK)
24002f9e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24002fa2:	2b00      	cmp	r3, #0
24002fa4:	d10a      	bne.n	24002fbc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
24002fa6:	4b98      	ldr	r3, [pc, #608]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24002fa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
24002faa:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
24002fae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002fb2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
24002fb4:	4a94      	ldr	r2, [pc, #592]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24002fb6:	430b      	orrs	r3, r1
24002fb8:	6513      	str	r3, [r2, #80]	; 0x50
24002fba:	e003      	b.n	24002fc4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
24002fbc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24002fc0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
24002fc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
24002fcc:	f402 7880 	and.w	r8, r2, #256	; 0x100
24002fd0:	f04f 0900 	mov.w	r9, #0
24002fd4:	ea58 0309 	orrs.w	r3, r8, r9
24002fd8:	d047      	beq.n	2400306a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
24002fda:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
24002fe0:	2b04      	cmp	r3, #4
24002fe2:	d82a      	bhi.n	2400303a <HAL_RCCEx_PeriphCLKConfig+0x136>
24002fe4:	a201      	add	r2, pc, #4	; (adr r2, 24002fec <HAL_RCCEx_PeriphCLKConfig+0xe8>)
24002fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
24002fea:	bf00      	nop
24002fec:	24003001 	.word	0x24003001
24002ff0:	2400300f 	.word	0x2400300f
24002ff4:	24003025 	.word	0x24003025
24002ff8:	24003043 	.word	0x24003043
24002ffc:	24003043 	.word	0x24003043
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24003000:	4b81      	ldr	r3, [pc, #516]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24003002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24003004:	4a80      	ldr	r2, [pc, #512]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24003006:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
2400300a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
2400300c:	e01a      	b.n	24003044 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
2400300e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003012:	3308      	adds	r3, #8
24003014:	2100      	movs	r1, #0
24003016:	4618      	mov	r0, r3
24003018:	f001 f914 	bl	24004244 <RCCEx_PLL2_Config>
2400301c:	4603      	mov	r3, r0
2400301e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
24003022:	e00f      	b.n	24003044 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
24003024:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003028:	3328      	adds	r3, #40	; 0x28
2400302a:	2100      	movs	r1, #0
2400302c:	4618      	mov	r0, r3
2400302e:	f001 f9bb 	bl	240043a8 <RCCEx_PLL3_Config>
24003032:	4603      	mov	r3, r0
24003034:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
24003038:	e004      	b.n	24003044 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2400303a:	2301      	movs	r3, #1
2400303c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003040:	e000      	b.n	24003044 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
24003042:	bf00      	nop
    }

    if (ret == HAL_OK)
24003044:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003048:	2b00      	cmp	r3, #0
2400304a:	d10a      	bne.n	24003062 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
2400304c:	4b6e      	ldr	r3, [pc, #440]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
2400304e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
24003050:	f023 0107 	bic.w	r1, r3, #7
24003054:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
2400305a:	4a6b      	ldr	r2, [pc, #428]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
2400305c:	430b      	orrs	r3, r1
2400305e:	6513      	str	r3, [r2, #80]	; 0x50
24003060:	e003      	b.n	2400306a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003062:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003066:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
2400306a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400306e:	e9d3 2300 	ldrd	r2, r3, [r3]
24003072:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
24003076:	f04f 0b00 	mov.w	fp, #0
2400307a:	ea5a 030b 	orrs.w	r3, sl, fp
2400307e:	d05b      	beq.n	24003138 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
24003080:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003084:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
24003088:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
2400308c:	d03b      	beq.n	24003106 <HAL_RCCEx_PeriphCLKConfig+0x202>
2400308e:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
24003092:	d834      	bhi.n	240030fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
24003094:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
24003098:	d037      	beq.n	2400310a <HAL_RCCEx_PeriphCLKConfig+0x206>
2400309a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
2400309e:	d82e      	bhi.n	240030fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
240030a0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
240030a4:	d033      	beq.n	2400310e <HAL_RCCEx_PeriphCLKConfig+0x20a>
240030a6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
240030aa:	d828      	bhi.n	240030fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
240030ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
240030b0:	d01a      	beq.n	240030e8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
240030b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
240030b6:	d822      	bhi.n	240030fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
240030b8:	2b00      	cmp	r3, #0
240030ba:	d003      	beq.n	240030c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
240030bc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
240030c0:	d007      	beq.n	240030d2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
240030c2:	e01c      	b.n	240030fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
240030c4:	4b50      	ldr	r3, [pc, #320]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
240030c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240030c8:	4a4f      	ldr	r2, [pc, #316]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
240030ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
240030ce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
240030d0:	e01e      	b.n	24003110 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
240030d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240030d6:	3308      	adds	r3, #8
240030d8:	2100      	movs	r1, #0
240030da:	4618      	mov	r0, r3
240030dc:	f001 f8b2 	bl	24004244 <RCCEx_PLL2_Config>
240030e0:	4603      	mov	r3, r0
240030e2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
240030e6:	e013      	b.n	24003110 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
240030e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240030ec:	3328      	adds	r3, #40	; 0x28
240030ee:	2100      	movs	r1, #0
240030f0:	4618      	mov	r0, r3
240030f2:	f001 f959 	bl	240043a8 <RCCEx_PLL3_Config>
240030f6:	4603      	mov	r3, r0
240030f8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
240030fc:	e008      	b.n	24003110 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
240030fe:	2301      	movs	r3, #1
24003100:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003104:	e004      	b.n	24003110 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
24003106:	bf00      	nop
24003108:	e002      	b.n	24003110 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
2400310a:	bf00      	nop
2400310c:	e000      	b.n	24003110 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
2400310e:	bf00      	nop
    }

    if (ret == HAL_OK)
24003110:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003114:	2b00      	cmp	r3, #0
24003116:	d10b      	bne.n	24003130 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
24003118:	4b3b      	ldr	r3, [pc, #236]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
2400311a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
2400311c:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
24003120:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003124:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
24003128:	4a37      	ldr	r2, [pc, #220]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
2400312a:	430b      	orrs	r3, r1
2400312c:	6593      	str	r3, [r2, #88]	; 0x58
2400312e:	e003      	b.n	24003138 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003130:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003134:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
24003138:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400313c:	e9d3 2300 	ldrd	r2, r3, [r3]
24003140:	f402 6300 	and.w	r3, r2, #2048	; 0x800
24003144:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
24003148:	2300      	movs	r3, #0
2400314a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
2400314e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
24003152:	460b      	mov	r3, r1
24003154:	4313      	orrs	r3, r2
24003156:	d05d      	beq.n	24003214 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
24003158:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400315c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
24003160:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
24003164:	d03b      	beq.n	240031de <HAL_RCCEx_PeriphCLKConfig+0x2da>
24003166:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
2400316a:	d834      	bhi.n	240031d6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
2400316c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
24003170:	d037      	beq.n	240031e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
24003172:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
24003176:	d82e      	bhi.n	240031d6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
24003178:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
2400317c:	d033      	beq.n	240031e6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
2400317e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
24003182:	d828      	bhi.n	240031d6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
24003184:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
24003188:	d01a      	beq.n	240031c0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
2400318a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
2400318e:	d822      	bhi.n	240031d6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
24003190:	2b00      	cmp	r3, #0
24003192:	d003      	beq.n	2400319c <HAL_RCCEx_PeriphCLKConfig+0x298>
24003194:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
24003198:	d007      	beq.n	240031aa <HAL_RCCEx_PeriphCLKConfig+0x2a6>
2400319a:	e01c      	b.n	240031d6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
2400319c:	4b1a      	ldr	r3, [pc, #104]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
2400319e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240031a0:	4a19      	ldr	r2, [pc, #100]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
240031a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
240031a6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
240031a8:	e01e      	b.n	240031e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
240031aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240031ae:	3308      	adds	r3, #8
240031b0:	2100      	movs	r1, #0
240031b2:	4618      	mov	r0, r3
240031b4:	f001 f846 	bl	24004244 <RCCEx_PLL2_Config>
240031b8:	4603      	mov	r3, r0
240031ba:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
240031be:	e013      	b.n	240031e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
240031c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240031c4:	3328      	adds	r3, #40	; 0x28
240031c6:	2100      	movs	r1, #0
240031c8:	4618      	mov	r0, r3
240031ca:	f001 f8ed 	bl	240043a8 <RCCEx_PLL3_Config>
240031ce:	4603      	mov	r3, r0
240031d0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
240031d4:	e008      	b.n	240031e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
240031d6:	2301      	movs	r3, #1
240031d8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
240031dc:	e004      	b.n	240031e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
240031de:	bf00      	nop
240031e0:	e002      	b.n	240031e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
240031e2:	bf00      	nop
240031e4:	e000      	b.n	240031e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
240031e6:	bf00      	nop
    }

    if (ret == HAL_OK)
240031e8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240031ec:	2b00      	cmp	r3, #0
240031ee:	d10d      	bne.n	2400320c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
240031f0:	4b05      	ldr	r3, [pc, #20]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
240031f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
240031f4:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
240031f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240031fc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
24003200:	4a01      	ldr	r2, [pc, #4]	; (24003208 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24003202:	430b      	orrs	r3, r1
24003204:	6593      	str	r3, [r2, #88]	; 0x58
24003206:	e005      	b.n	24003214 <HAL_RCCEx_PeriphCLKConfig+0x310>
24003208:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
2400320c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003210:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
24003214:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003218:	e9d3 2300 	ldrd	r2, r3, [r3]
2400321c:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
24003220:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
24003224:	2300      	movs	r3, #0
24003226:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
2400322a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
2400322e:	460b      	mov	r3, r1
24003230:	4313      	orrs	r3, r2
24003232:	d03a      	beq.n	240032aa <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
24003234:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2400323a:	2b30      	cmp	r3, #48	; 0x30
2400323c:	d01f      	beq.n	2400327e <HAL_RCCEx_PeriphCLKConfig+0x37a>
2400323e:	2b30      	cmp	r3, #48	; 0x30
24003240:	d819      	bhi.n	24003276 <HAL_RCCEx_PeriphCLKConfig+0x372>
24003242:	2b20      	cmp	r3, #32
24003244:	d00c      	beq.n	24003260 <HAL_RCCEx_PeriphCLKConfig+0x35c>
24003246:	2b20      	cmp	r3, #32
24003248:	d815      	bhi.n	24003276 <HAL_RCCEx_PeriphCLKConfig+0x372>
2400324a:	2b00      	cmp	r3, #0
2400324c:	d019      	beq.n	24003282 <HAL_RCCEx_PeriphCLKConfig+0x37e>
2400324e:	2b10      	cmp	r3, #16
24003250:	d111      	bne.n	24003276 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24003252:	4baa      	ldr	r3, [pc, #680]	; (240034fc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
24003254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24003256:	4aa9      	ldr	r2, [pc, #676]	; (240034fc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
24003258:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
2400325c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
2400325e:	e011      	b.n	24003284 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
24003260:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003264:	3308      	adds	r3, #8
24003266:	2102      	movs	r1, #2
24003268:	4618      	mov	r0, r3
2400326a:	f000 ffeb 	bl	24004244 <RCCEx_PLL2_Config>
2400326e:	4603      	mov	r3, r0
24003270:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
24003274:	e006      	b.n	24003284 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
24003276:	2301      	movs	r3, #1
24003278:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
2400327c:	e002      	b.n	24003284 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
2400327e:	bf00      	nop
24003280:	e000      	b.n	24003284 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
24003282:	bf00      	nop
    }

    if (ret == HAL_OK)
24003284:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003288:	2b00      	cmp	r3, #0
2400328a:	d10a      	bne.n	240032a2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
2400328c:	4b9b      	ldr	r3, [pc, #620]	; (240034fc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
2400328e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
24003290:	f023 0130 	bic.w	r1, r3, #48	; 0x30
24003294:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003298:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2400329a:	4a98      	ldr	r2, [pc, #608]	; (240034fc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
2400329c:	430b      	orrs	r3, r1
2400329e:	64d3      	str	r3, [r2, #76]	; 0x4c
240032a0:	e003      	b.n	240032aa <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
240032a2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240032a6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
240032aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240032ae:	e9d3 2300 	ldrd	r2, r3, [r3]
240032b2:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
240032b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
240032ba:	2300      	movs	r3, #0
240032bc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
240032c0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
240032c4:	460b      	mov	r3, r1
240032c6:	4313      	orrs	r3, r2
240032c8:	d051      	beq.n	2400336e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
240032ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240032ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
240032d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
240032d4:	d035      	beq.n	24003342 <HAL_RCCEx_PeriphCLKConfig+0x43e>
240032d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
240032da:	d82e      	bhi.n	2400333a <HAL_RCCEx_PeriphCLKConfig+0x436>
240032dc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
240032e0:	d031      	beq.n	24003346 <HAL_RCCEx_PeriphCLKConfig+0x442>
240032e2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
240032e6:	d828      	bhi.n	2400333a <HAL_RCCEx_PeriphCLKConfig+0x436>
240032e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
240032ec:	d01a      	beq.n	24003324 <HAL_RCCEx_PeriphCLKConfig+0x420>
240032ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
240032f2:	d822      	bhi.n	2400333a <HAL_RCCEx_PeriphCLKConfig+0x436>
240032f4:	2b00      	cmp	r3, #0
240032f6:	d003      	beq.n	24003300 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
240032f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
240032fc:	d007      	beq.n	2400330e <HAL_RCCEx_PeriphCLKConfig+0x40a>
240032fe:	e01c      	b.n	2400333a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24003300:	4b7e      	ldr	r3, [pc, #504]	; (240034fc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
24003302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24003304:	4a7d      	ldr	r2, [pc, #500]	; (240034fc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
24003306:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
2400330a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
2400330c:	e01c      	b.n	24003348 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
2400330e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003312:	3308      	adds	r3, #8
24003314:	2100      	movs	r1, #0
24003316:	4618      	mov	r0, r3
24003318:	f000 ff94 	bl	24004244 <RCCEx_PLL2_Config>
2400331c:	4603      	mov	r3, r0
2400331e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
24003322:	e011      	b.n	24003348 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
24003324:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003328:	3328      	adds	r3, #40	; 0x28
2400332a:	2100      	movs	r1, #0
2400332c:	4618      	mov	r0, r3
2400332e:	f001 f83b 	bl	240043a8 <RCCEx_PLL3_Config>
24003332:	4603      	mov	r3, r0
24003334:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
24003338:	e006      	b.n	24003348 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2400333a:	2301      	movs	r3, #1
2400333c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003340:	e002      	b.n	24003348 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
24003342:	bf00      	nop
24003344:	e000      	b.n	24003348 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
24003346:	bf00      	nop
    }

    if (ret == HAL_OK)
24003348:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
2400334c:	2b00      	cmp	r3, #0
2400334e:	d10a      	bne.n	24003366 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
24003350:	4b6a      	ldr	r3, [pc, #424]	; (240034fc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
24003352:	6d1b      	ldr	r3, [r3, #80]	; 0x50
24003354:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
24003358:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400335c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
2400335e:	4a67      	ldr	r2, [pc, #412]	; (240034fc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
24003360:	430b      	orrs	r3, r1
24003362:	6513      	str	r3, [r2, #80]	; 0x50
24003364:	e003      	b.n	2400336e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003366:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
2400336a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
2400336e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003372:	e9d3 2300 	ldrd	r2, r3, [r3]
24003376:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
2400337a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
2400337e:	2300      	movs	r3, #0
24003380:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
24003384:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
24003388:	460b      	mov	r3, r1
2400338a:	4313      	orrs	r3, r2
2400338c:	d053      	beq.n	24003436 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
2400338e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003392:	6e1b      	ldr	r3, [r3, #96]	; 0x60
24003394:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
24003398:	d033      	beq.n	24003402 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
2400339a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
2400339e:	d82c      	bhi.n	240033fa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
240033a0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
240033a4:	d02f      	beq.n	24003406 <HAL_RCCEx_PeriphCLKConfig+0x502>
240033a6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
240033aa:	d826      	bhi.n	240033fa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
240033ac:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
240033b0:	d02b      	beq.n	2400340a <HAL_RCCEx_PeriphCLKConfig+0x506>
240033b2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
240033b6:	d820      	bhi.n	240033fa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
240033b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
240033bc:	d012      	beq.n	240033e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
240033be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
240033c2:	d81a      	bhi.n	240033fa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
240033c4:	2b00      	cmp	r3, #0
240033c6:	d022      	beq.n	2400340e <HAL_RCCEx_PeriphCLKConfig+0x50a>
240033c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
240033cc:	d115      	bne.n	240033fa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
240033ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240033d2:	3308      	adds	r3, #8
240033d4:	2101      	movs	r1, #1
240033d6:	4618      	mov	r0, r3
240033d8:	f000 ff34 	bl	24004244 <RCCEx_PLL2_Config>
240033dc:	4603      	mov	r3, r0
240033de:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
240033e2:	e015      	b.n	24003410 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
240033e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240033e8:	3328      	adds	r3, #40	; 0x28
240033ea:	2101      	movs	r1, #1
240033ec:	4618      	mov	r0, r3
240033ee:	f000 ffdb 	bl	240043a8 <RCCEx_PLL3_Config>
240033f2:	4603      	mov	r3, r0
240033f4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
240033f8:	e00a      	b.n	24003410 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
240033fa:	2301      	movs	r3, #1
240033fc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003400:	e006      	b.n	24003410 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
24003402:	bf00      	nop
24003404:	e004      	b.n	24003410 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
24003406:	bf00      	nop
24003408:	e002      	b.n	24003410 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
2400340a:	bf00      	nop
2400340c:	e000      	b.n	24003410 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
2400340e:	bf00      	nop
    }

    if (ret == HAL_OK)
24003410:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003414:	2b00      	cmp	r3, #0
24003416:	d10a      	bne.n	2400342e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
24003418:	4b38      	ldr	r3, [pc, #224]	; (240034fc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
2400341a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
2400341c:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
24003420:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003424:	6e1b      	ldr	r3, [r3, #96]	; 0x60
24003426:	4a35      	ldr	r2, [pc, #212]	; (240034fc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
24003428:	430b      	orrs	r3, r1
2400342a:	6513      	str	r3, [r2, #80]	; 0x50
2400342c:	e003      	b.n	24003436 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
2400342e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003432:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
24003436:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400343a:	e9d3 2300 	ldrd	r2, r3, [r3]
2400343e:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
24003442:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
24003446:	2300      	movs	r3, #0
24003448:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
2400344c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
24003450:	460b      	mov	r3, r1
24003452:	4313      	orrs	r3, r2
24003454:	d058      	beq.n	24003508 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
24003456:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400345a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
2400345e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
24003462:	d033      	beq.n	240034cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
24003464:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
24003468:	d82c      	bhi.n	240034c4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
2400346a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
2400346e:	d02f      	beq.n	240034d0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
24003470:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
24003474:	d826      	bhi.n	240034c4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
24003476:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
2400347a:	d02b      	beq.n	240034d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
2400347c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
24003480:	d820      	bhi.n	240034c4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
24003482:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
24003486:	d012      	beq.n	240034ae <HAL_RCCEx_PeriphCLKConfig+0x5aa>
24003488:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
2400348c:	d81a      	bhi.n	240034c4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
2400348e:	2b00      	cmp	r3, #0
24003490:	d022      	beq.n	240034d8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
24003492:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
24003496:	d115      	bne.n	240034c4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
24003498:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400349c:	3308      	adds	r3, #8
2400349e:	2101      	movs	r1, #1
240034a0:	4618      	mov	r0, r3
240034a2:	f000 fecf 	bl	24004244 <RCCEx_PLL2_Config>
240034a6:	4603      	mov	r3, r0
240034a8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
240034ac:	e015      	b.n	240034da <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
240034ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240034b2:	3328      	adds	r3, #40	; 0x28
240034b4:	2101      	movs	r1, #1
240034b6:	4618      	mov	r0, r3
240034b8:	f000 ff76 	bl	240043a8 <RCCEx_PLL3_Config>
240034bc:	4603      	mov	r3, r0
240034be:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
240034c2:	e00a      	b.n	240034da <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
240034c4:	2301      	movs	r3, #1
240034c6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
240034ca:	e006      	b.n	240034da <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
240034cc:	bf00      	nop
240034ce:	e004      	b.n	240034da <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
240034d0:	bf00      	nop
240034d2:	e002      	b.n	240034da <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
240034d4:	bf00      	nop
240034d6:	e000      	b.n	240034da <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
240034d8:	bf00      	nop
    }

    if (ret == HAL_OK)
240034da:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240034de:	2b00      	cmp	r3, #0
240034e0:	d10e      	bne.n	24003500 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
240034e2:	4b06      	ldr	r3, [pc, #24]	; (240034fc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
240034e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
240034e6:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
240034ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240034ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
240034f2:	4a02      	ldr	r2, [pc, #8]	; (240034fc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
240034f4:	430b      	orrs	r3, r1
240034f6:	6593      	str	r3, [r2, #88]	; 0x58
240034f8:	e006      	b.n	24003508 <HAL_RCCEx_PeriphCLKConfig+0x604>
240034fa:	bf00      	nop
240034fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
24003500:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003504:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
24003508:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400350c:	e9d3 2300 	ldrd	r2, r3, [r3]
24003510:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
24003514:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
24003518:	2300      	movs	r3, #0
2400351a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
2400351e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
24003522:	460b      	mov	r3, r1
24003524:	4313      	orrs	r3, r2
24003526:	d037      	beq.n	24003598 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
24003528:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400352c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
2400352e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
24003532:	d00e      	beq.n	24003552 <HAL_RCCEx_PeriphCLKConfig+0x64e>
24003534:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
24003538:	d816      	bhi.n	24003568 <HAL_RCCEx_PeriphCLKConfig+0x664>
2400353a:	2b00      	cmp	r3, #0
2400353c:	d018      	beq.n	24003570 <HAL_RCCEx_PeriphCLKConfig+0x66c>
2400353e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
24003542:	d111      	bne.n	24003568 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24003544:	4bc4      	ldr	r3, [pc, #784]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24003548:	4ac3      	ldr	r2, [pc, #780]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
2400354a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
2400354e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
24003550:	e00f      	b.n	24003572 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
24003552:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003556:	3308      	adds	r3, #8
24003558:	2101      	movs	r1, #1
2400355a:	4618      	mov	r0, r3
2400355c:	f000 fe72 	bl	24004244 <RCCEx_PLL2_Config>
24003560:	4603      	mov	r3, r0
24003562:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
24003566:	e004      	b.n	24003572 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003568:	2301      	movs	r3, #1
2400356a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
2400356e:	e000      	b.n	24003572 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
24003570:	bf00      	nop
    }

    if (ret == HAL_OK)
24003572:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003576:	2b00      	cmp	r3, #0
24003578:	d10a      	bne.n	24003590 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
2400357a:	4bb7      	ldr	r3, [pc, #732]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
2400357c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
2400357e:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
24003582:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003586:	6edb      	ldr	r3, [r3, #108]	; 0x6c
24003588:	4ab3      	ldr	r2, [pc, #716]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
2400358a:	430b      	orrs	r3, r1
2400358c:	6513      	str	r3, [r2, #80]	; 0x50
2400358e:	e003      	b.n	24003598 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003590:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003594:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
24003598:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400359c:	e9d3 2300 	ldrd	r2, r3, [r3]
240035a0:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
240035a4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
240035a8:	2300      	movs	r3, #0
240035aa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
240035ae:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
240035b2:	460b      	mov	r3, r1
240035b4:	4313      	orrs	r3, r2
240035b6:	d039      	beq.n	2400362c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
240035b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240035bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
240035be:	2b03      	cmp	r3, #3
240035c0:	d81c      	bhi.n	240035fc <HAL_RCCEx_PeriphCLKConfig+0x6f8>
240035c2:	a201      	add	r2, pc, #4	; (adr r2, 240035c8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
240035c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
240035c8:	24003605 	.word	0x24003605
240035cc:	240035d9 	.word	0x240035d9
240035d0:	240035e7 	.word	0x240035e7
240035d4:	24003605 	.word	0x24003605
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
240035d8:	4b9f      	ldr	r3, [pc, #636]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
240035da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240035dc:	4a9e      	ldr	r2, [pc, #632]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
240035de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
240035e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
240035e4:	e00f      	b.n	24003606 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
240035e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240035ea:	3308      	adds	r3, #8
240035ec:	2102      	movs	r1, #2
240035ee:	4618      	mov	r0, r3
240035f0:	f000 fe28 	bl	24004244 <RCCEx_PLL2_Config>
240035f4:	4603      	mov	r3, r0
240035f6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
240035fa:	e004      	b.n	24003606 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
240035fc:	2301      	movs	r3, #1
240035fe:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003602:	e000      	b.n	24003606 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
24003604:	bf00      	nop
    }

    if (ret == HAL_OK)
24003606:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
2400360a:	2b00      	cmp	r3, #0
2400360c:	d10a      	bne.n	24003624 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
2400360e:	4b92      	ldr	r3, [pc, #584]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
24003612:	f023 0103 	bic.w	r1, r3, #3
24003616:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400361a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2400361c:	4a8e      	ldr	r2, [pc, #568]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
2400361e:	430b      	orrs	r3, r1
24003620:	64d3      	str	r3, [r2, #76]	; 0x4c
24003622:	e003      	b.n	2400362c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003624:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003628:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
2400362c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003630:	e9d3 2300 	ldrd	r2, r3, [r3]
24003634:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
24003638:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
2400363c:	2300      	movs	r3, #0
2400363e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
24003642:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
24003646:	460b      	mov	r3, r1
24003648:	4313      	orrs	r3, r2
2400364a:	f000 8099 	beq.w	24003780 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
2400364e:	4b83      	ldr	r3, [pc, #524]	; (2400385c <HAL_RCCEx_PeriphCLKConfig+0x958>)
24003650:	681b      	ldr	r3, [r3, #0]
24003652:	4a82      	ldr	r2, [pc, #520]	; (2400385c <HAL_RCCEx_PeriphCLKConfig+0x958>)
24003654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
24003658:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
2400365a:	f7fd fb27 	bl	24000cac <HAL_GetTick>
2400365e:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
24003662:	e00b      	b.n	2400367c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
24003664:	f7fd fb22 	bl	24000cac <HAL_GetTick>
24003668:	4602      	mov	r2, r0
2400366a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
2400366e:	1ad3      	subs	r3, r2, r3
24003670:	2b64      	cmp	r3, #100	; 0x64
24003672:	d903      	bls.n	2400367c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
24003674:	2303      	movs	r3, #3
24003676:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
2400367a:	e005      	b.n	24003688 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
2400367c:	4b77      	ldr	r3, [pc, #476]	; (2400385c <HAL_RCCEx_PeriphCLKConfig+0x958>)
2400367e:	681b      	ldr	r3, [r3, #0]
24003680:	f403 7380 	and.w	r3, r3, #256	; 0x100
24003684:	2b00      	cmp	r3, #0
24003686:	d0ed      	beq.n	24003664 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
24003688:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
2400368c:	2b00      	cmp	r3, #0
2400368e:	d173      	bne.n	24003778 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
24003690:	4b71      	ldr	r3, [pc, #452]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003692:	6f1a      	ldr	r2, [r3, #112]	; 0x70
24003694:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003698:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
2400369c:	4053      	eors	r3, r2
2400369e:	f403 7340 	and.w	r3, r3, #768	; 0x300
240036a2:	2b00      	cmp	r3, #0
240036a4:	d015      	beq.n	240036d2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
240036a6:	4b6c      	ldr	r3, [pc, #432]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
240036a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
240036aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
240036ae:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
240036b2:	4b69      	ldr	r3, [pc, #420]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
240036b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
240036b6:	4a68      	ldr	r2, [pc, #416]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
240036b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
240036bc:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
240036be:	4b66      	ldr	r3, [pc, #408]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
240036c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
240036c2:	4a65      	ldr	r2, [pc, #404]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
240036c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
240036c8:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
240036ca:	4a63      	ldr	r2, [pc, #396]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
240036cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
240036d0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
240036d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240036d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
240036da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
240036de:	d118      	bne.n	24003712 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
240036e0:	f7fd fae4 	bl	24000cac <HAL_GetTick>
240036e4:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
240036e8:	e00d      	b.n	24003706 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
240036ea:	f7fd fadf 	bl	24000cac <HAL_GetTick>
240036ee:	4602      	mov	r2, r0
240036f0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
240036f4:	1ad2      	subs	r2, r2, r3
240036f6:	f241 3388 	movw	r3, #5000	; 0x1388
240036fa:	429a      	cmp	r2, r3
240036fc:	d903      	bls.n	24003706 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
240036fe:	2303      	movs	r3, #3
24003700:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
24003704:	e005      	b.n	24003712 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
24003706:	4b54      	ldr	r3, [pc, #336]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
2400370a:	f003 0302 	and.w	r3, r3, #2
2400370e:	2b00      	cmp	r3, #0
24003710:	d0eb      	beq.n	240036ea <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
24003712:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003716:	2b00      	cmp	r3, #0
24003718:	d129      	bne.n	2400376e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
2400371a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400371e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
24003722:	f403 7340 	and.w	r3, r3, #768	; 0x300
24003726:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
2400372a:	d10e      	bne.n	2400374a <HAL_RCCEx_PeriphCLKConfig+0x846>
2400372c:	4b4a      	ldr	r3, [pc, #296]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
2400372e:	691b      	ldr	r3, [r3, #16]
24003730:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
24003734:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003738:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
2400373c:	091a      	lsrs	r2, r3, #4
2400373e:	4b48      	ldr	r3, [pc, #288]	; (24003860 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
24003740:	4013      	ands	r3, r2
24003742:	4a45      	ldr	r2, [pc, #276]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003744:	430b      	orrs	r3, r1
24003746:	6113      	str	r3, [r2, #16]
24003748:	e005      	b.n	24003756 <HAL_RCCEx_PeriphCLKConfig+0x852>
2400374a:	4b43      	ldr	r3, [pc, #268]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
2400374c:	691b      	ldr	r3, [r3, #16]
2400374e:	4a42      	ldr	r2, [pc, #264]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003750:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
24003754:	6113      	str	r3, [r2, #16]
24003756:	4b40      	ldr	r3, [pc, #256]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003758:	6f19      	ldr	r1, [r3, #112]	; 0x70
2400375a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400375e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
24003762:	f3c3 030b 	ubfx	r3, r3, #0, #12
24003766:	4a3c      	ldr	r2, [pc, #240]	; (24003858 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003768:	430b      	orrs	r3, r1
2400376a:	6713      	str	r3, [r2, #112]	; 0x70
2400376c:	e008      	b.n	24003780 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
2400376e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003772:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
24003776:	e003      	b.n	24003780 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
24003778:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
2400377c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
24003780:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003784:	e9d3 2300 	ldrd	r2, r3, [r3]
24003788:	f002 0301 	and.w	r3, r2, #1
2400378c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
24003790:	2300      	movs	r3, #0
24003792:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
24003796:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
2400379a:	460b      	mov	r3, r1
2400379c:	4313      	orrs	r3, r2
2400379e:	f000 808f 	beq.w	240038c0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
240037a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240037a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
240037a8:	2b28      	cmp	r3, #40	; 0x28
240037aa:	d871      	bhi.n	24003890 <HAL_RCCEx_PeriphCLKConfig+0x98c>
240037ac:	a201      	add	r2, pc, #4	; (adr r2, 240037b4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
240037ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
240037b2:	bf00      	nop
240037b4:	24003899 	.word	0x24003899
240037b8:	24003891 	.word	0x24003891
240037bc:	24003891 	.word	0x24003891
240037c0:	24003891 	.word	0x24003891
240037c4:	24003891 	.word	0x24003891
240037c8:	24003891 	.word	0x24003891
240037cc:	24003891 	.word	0x24003891
240037d0:	24003891 	.word	0x24003891
240037d4:	24003865 	.word	0x24003865
240037d8:	24003891 	.word	0x24003891
240037dc:	24003891 	.word	0x24003891
240037e0:	24003891 	.word	0x24003891
240037e4:	24003891 	.word	0x24003891
240037e8:	24003891 	.word	0x24003891
240037ec:	24003891 	.word	0x24003891
240037f0:	24003891 	.word	0x24003891
240037f4:	2400387b 	.word	0x2400387b
240037f8:	24003891 	.word	0x24003891
240037fc:	24003891 	.word	0x24003891
24003800:	24003891 	.word	0x24003891
24003804:	24003891 	.word	0x24003891
24003808:	24003891 	.word	0x24003891
2400380c:	24003891 	.word	0x24003891
24003810:	24003891 	.word	0x24003891
24003814:	24003899 	.word	0x24003899
24003818:	24003891 	.word	0x24003891
2400381c:	24003891 	.word	0x24003891
24003820:	24003891 	.word	0x24003891
24003824:	24003891 	.word	0x24003891
24003828:	24003891 	.word	0x24003891
2400382c:	24003891 	.word	0x24003891
24003830:	24003891 	.word	0x24003891
24003834:	24003899 	.word	0x24003899
24003838:	24003891 	.word	0x24003891
2400383c:	24003891 	.word	0x24003891
24003840:	24003891 	.word	0x24003891
24003844:	24003891 	.word	0x24003891
24003848:	24003891 	.word	0x24003891
2400384c:	24003891 	.word	0x24003891
24003850:	24003891 	.word	0x24003891
24003854:	24003899 	.word	0x24003899
24003858:	58024400 	.word	0x58024400
2400385c:	58024800 	.word	0x58024800
24003860:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
24003864:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003868:	3308      	adds	r3, #8
2400386a:	2101      	movs	r1, #1
2400386c:	4618      	mov	r0, r3
2400386e:	f000 fce9 	bl	24004244 <RCCEx_PLL2_Config>
24003872:	4603      	mov	r3, r0
24003874:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
24003878:	e00f      	b.n	2400389a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
2400387a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400387e:	3328      	adds	r3, #40	; 0x28
24003880:	2101      	movs	r1, #1
24003882:	4618      	mov	r0, r3
24003884:	f000 fd90 	bl	240043a8 <RCCEx_PLL3_Config>
24003888:	4603      	mov	r3, r0
2400388a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
2400388e:	e004      	b.n	2400389a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003890:	2301      	movs	r3, #1
24003892:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003896:	e000      	b.n	2400389a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
24003898:	bf00      	nop
    }

    if (ret == HAL_OK)
2400389a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
2400389e:	2b00      	cmp	r3, #0
240038a0:	d10a      	bne.n	240038b8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
240038a2:	4bbf      	ldr	r3, [pc, #764]	; (24003ba0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
240038a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
240038a6:	f023 0138 	bic.w	r1, r3, #56	; 0x38
240038aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240038ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
240038b0:	4abb      	ldr	r2, [pc, #748]	; (24003ba0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
240038b2:	430b      	orrs	r3, r1
240038b4:	6553      	str	r3, [r2, #84]	; 0x54
240038b6:	e003      	b.n	240038c0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
240038b8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240038bc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
240038c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240038c4:	e9d3 2300 	ldrd	r2, r3, [r3]
240038c8:	f002 0302 	and.w	r3, r2, #2
240038cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
240038d0:	2300      	movs	r3, #0
240038d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
240038d6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
240038da:	460b      	mov	r3, r1
240038dc:	4313      	orrs	r3, r2
240038de:	d041      	beq.n	24003964 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
240038e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240038e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
240038e6:	2b05      	cmp	r3, #5
240038e8:	d824      	bhi.n	24003934 <HAL_RCCEx_PeriphCLKConfig+0xa30>
240038ea:	a201      	add	r2, pc, #4	; (adr r2, 240038f0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
240038ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
240038f0:	2400393d 	.word	0x2400393d
240038f4:	24003909 	.word	0x24003909
240038f8:	2400391f 	.word	0x2400391f
240038fc:	2400393d 	.word	0x2400393d
24003900:	2400393d 	.word	0x2400393d
24003904:	2400393d 	.word	0x2400393d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
24003908:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400390c:	3308      	adds	r3, #8
2400390e:	2101      	movs	r1, #1
24003910:	4618      	mov	r0, r3
24003912:	f000 fc97 	bl	24004244 <RCCEx_PLL2_Config>
24003916:	4603      	mov	r3, r0
24003918:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
2400391c:	e00f      	b.n	2400393e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
2400391e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003922:	3328      	adds	r3, #40	; 0x28
24003924:	2101      	movs	r1, #1
24003926:	4618      	mov	r0, r3
24003928:	f000 fd3e 	bl	240043a8 <RCCEx_PLL3_Config>
2400392c:	4603      	mov	r3, r0
2400392e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
24003932:	e004      	b.n	2400393e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003934:	2301      	movs	r3, #1
24003936:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
2400393a:	e000      	b.n	2400393e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
2400393c:	bf00      	nop
    }

    if (ret == HAL_OK)
2400393e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003942:	2b00      	cmp	r3, #0
24003944:	d10a      	bne.n	2400395c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
24003946:	4b96      	ldr	r3, [pc, #600]	; (24003ba0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
24003948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
2400394a:	f023 0107 	bic.w	r1, r3, #7
2400394e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003952:	6f5b      	ldr	r3, [r3, #116]	; 0x74
24003954:	4a92      	ldr	r2, [pc, #584]	; (24003ba0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
24003956:	430b      	orrs	r3, r1
24003958:	6553      	str	r3, [r2, #84]	; 0x54
2400395a:	e003      	b.n	24003964 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
2400395c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003960:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
24003964:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003968:	e9d3 2300 	ldrd	r2, r3, [r3]
2400396c:	f002 0304 	and.w	r3, r2, #4
24003970:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
24003974:	2300      	movs	r3, #0
24003976:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
2400397a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
2400397e:	460b      	mov	r3, r1
24003980:	4313      	orrs	r3, r2
24003982:	d044      	beq.n	24003a0e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
24003984:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003988:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
2400398c:	2b05      	cmp	r3, #5
2400398e:	d825      	bhi.n	240039dc <HAL_RCCEx_PeriphCLKConfig+0xad8>
24003990:	a201      	add	r2, pc, #4	; (adr r2, 24003998 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
24003992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
24003996:	bf00      	nop
24003998:	240039e5 	.word	0x240039e5
2400399c:	240039b1 	.word	0x240039b1
240039a0:	240039c7 	.word	0x240039c7
240039a4:	240039e5 	.word	0x240039e5
240039a8:	240039e5 	.word	0x240039e5
240039ac:	240039e5 	.word	0x240039e5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
240039b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240039b4:	3308      	adds	r3, #8
240039b6:	2101      	movs	r1, #1
240039b8:	4618      	mov	r0, r3
240039ba:	f000 fc43 	bl	24004244 <RCCEx_PLL2_Config>
240039be:	4603      	mov	r3, r0
240039c0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
240039c4:	e00f      	b.n	240039e6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
240039c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240039ca:	3328      	adds	r3, #40	; 0x28
240039cc:	2101      	movs	r1, #1
240039ce:	4618      	mov	r0, r3
240039d0:	f000 fcea 	bl	240043a8 <RCCEx_PLL3_Config>
240039d4:	4603      	mov	r3, r0
240039d6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
240039da:	e004      	b.n	240039e6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
240039dc:	2301      	movs	r3, #1
240039de:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
240039e2:	e000      	b.n	240039e6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
240039e4:	bf00      	nop
    }

    if (ret == HAL_OK)
240039e6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240039ea:	2b00      	cmp	r3, #0
240039ec:	d10b      	bne.n	24003a06 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
240039ee:	4b6c      	ldr	r3, [pc, #432]	; (24003ba0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
240039f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
240039f2:	f023 0107 	bic.w	r1, r3, #7
240039f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240039fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
240039fe:	4a68      	ldr	r2, [pc, #416]	; (24003ba0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
24003a00:	430b      	orrs	r3, r1
24003a02:	6593      	str	r3, [r2, #88]	; 0x58
24003a04:	e003      	b.n	24003a0e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003a06:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003a0a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
24003a0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003a12:	e9d3 2300 	ldrd	r2, r3, [r3]
24003a16:	f002 0320 	and.w	r3, r2, #32
24003a1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
24003a1e:	2300      	movs	r3, #0
24003a20:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
24003a24:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
24003a28:	460b      	mov	r3, r1
24003a2a:	4313      	orrs	r3, r2
24003a2c:	d055      	beq.n	24003ada <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
24003a2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003a32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
24003a36:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
24003a3a:	d033      	beq.n	24003aa4 <HAL_RCCEx_PeriphCLKConfig+0xba0>
24003a3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
24003a40:	d82c      	bhi.n	24003a9c <HAL_RCCEx_PeriphCLKConfig+0xb98>
24003a42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
24003a46:	d02f      	beq.n	24003aa8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
24003a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
24003a4c:	d826      	bhi.n	24003a9c <HAL_RCCEx_PeriphCLKConfig+0xb98>
24003a4e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
24003a52:	d02b      	beq.n	24003aac <HAL_RCCEx_PeriphCLKConfig+0xba8>
24003a54:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
24003a58:	d820      	bhi.n	24003a9c <HAL_RCCEx_PeriphCLKConfig+0xb98>
24003a5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
24003a5e:	d012      	beq.n	24003a86 <HAL_RCCEx_PeriphCLKConfig+0xb82>
24003a60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
24003a64:	d81a      	bhi.n	24003a9c <HAL_RCCEx_PeriphCLKConfig+0xb98>
24003a66:	2b00      	cmp	r3, #0
24003a68:	d022      	beq.n	24003ab0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
24003a6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
24003a6e:	d115      	bne.n	24003a9c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
24003a70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003a74:	3308      	adds	r3, #8
24003a76:	2100      	movs	r1, #0
24003a78:	4618      	mov	r0, r3
24003a7a:	f000 fbe3 	bl	24004244 <RCCEx_PLL2_Config>
24003a7e:	4603      	mov	r3, r0
24003a80:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
24003a84:	e015      	b.n	24003ab2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
24003a86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003a8a:	3328      	adds	r3, #40	; 0x28
24003a8c:	2102      	movs	r1, #2
24003a8e:	4618      	mov	r0, r3
24003a90:	f000 fc8a 	bl	240043a8 <RCCEx_PLL3_Config>
24003a94:	4603      	mov	r3, r0
24003a96:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
24003a9a:	e00a      	b.n	24003ab2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003a9c:	2301      	movs	r3, #1
24003a9e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003aa2:	e006      	b.n	24003ab2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
24003aa4:	bf00      	nop
24003aa6:	e004      	b.n	24003ab2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
24003aa8:	bf00      	nop
24003aaa:	e002      	b.n	24003ab2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
24003aac:	bf00      	nop
24003aae:	e000      	b.n	24003ab2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
24003ab0:	bf00      	nop
    }

    if (ret == HAL_OK)
24003ab2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003ab6:	2b00      	cmp	r3, #0
24003ab8:	d10b      	bne.n	24003ad2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
24003aba:	4b39      	ldr	r3, [pc, #228]	; (24003ba0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
24003abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
24003abe:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
24003ac2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003ac6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
24003aca:	4a35      	ldr	r2, [pc, #212]	; (24003ba0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
24003acc:	430b      	orrs	r3, r1
24003ace:	6553      	str	r3, [r2, #84]	; 0x54
24003ad0:	e003      	b.n	24003ada <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003ad2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003ad6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
24003ada:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003ade:	e9d3 2300 	ldrd	r2, r3, [r3]
24003ae2:	f002 0340 	and.w	r3, r2, #64	; 0x40
24003ae6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
24003aea:	2300      	movs	r3, #0
24003aec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
24003af0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
24003af4:	460b      	mov	r3, r1
24003af6:	4313      	orrs	r3, r2
24003af8:	d058      	beq.n	24003bac <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
24003afa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003afe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
24003b02:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
24003b06:	d033      	beq.n	24003b70 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
24003b08:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
24003b0c:	d82c      	bhi.n	24003b68 <HAL_RCCEx_PeriphCLKConfig+0xc64>
24003b0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
24003b12:	d02f      	beq.n	24003b74 <HAL_RCCEx_PeriphCLKConfig+0xc70>
24003b14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
24003b18:	d826      	bhi.n	24003b68 <HAL_RCCEx_PeriphCLKConfig+0xc64>
24003b1a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
24003b1e:	d02b      	beq.n	24003b78 <HAL_RCCEx_PeriphCLKConfig+0xc74>
24003b20:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
24003b24:	d820      	bhi.n	24003b68 <HAL_RCCEx_PeriphCLKConfig+0xc64>
24003b26:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
24003b2a:	d012      	beq.n	24003b52 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
24003b2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
24003b30:	d81a      	bhi.n	24003b68 <HAL_RCCEx_PeriphCLKConfig+0xc64>
24003b32:	2b00      	cmp	r3, #0
24003b34:	d022      	beq.n	24003b7c <HAL_RCCEx_PeriphCLKConfig+0xc78>
24003b36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
24003b3a:	d115      	bne.n	24003b68 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
24003b3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003b40:	3308      	adds	r3, #8
24003b42:	2100      	movs	r1, #0
24003b44:	4618      	mov	r0, r3
24003b46:	f000 fb7d 	bl	24004244 <RCCEx_PLL2_Config>
24003b4a:	4603      	mov	r3, r0
24003b4c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
24003b50:	e015      	b.n	24003b7e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
24003b52:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003b56:	3328      	adds	r3, #40	; 0x28
24003b58:	2102      	movs	r1, #2
24003b5a:	4618      	mov	r0, r3
24003b5c:	f000 fc24 	bl	240043a8 <RCCEx_PLL3_Config>
24003b60:	4603      	mov	r3, r0
24003b62:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
24003b66:	e00a      	b.n	24003b7e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003b68:	2301      	movs	r3, #1
24003b6a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003b6e:	e006      	b.n	24003b7e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
24003b70:	bf00      	nop
24003b72:	e004      	b.n	24003b7e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
24003b74:	bf00      	nop
24003b76:	e002      	b.n	24003b7e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
24003b78:	bf00      	nop
24003b7a:	e000      	b.n	24003b7e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
24003b7c:	bf00      	nop
    }

    if (ret == HAL_OK)
24003b7e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003b82:	2b00      	cmp	r3, #0
24003b84:	d10e      	bne.n	24003ba4 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
24003b86:	4b06      	ldr	r3, [pc, #24]	; (24003ba0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
24003b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
24003b8a:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
24003b8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003b92:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
24003b96:	4a02      	ldr	r2, [pc, #8]	; (24003ba0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
24003b98:	430b      	orrs	r3, r1
24003b9a:	6593      	str	r3, [r2, #88]	; 0x58
24003b9c:	e006      	b.n	24003bac <HAL_RCCEx_PeriphCLKConfig+0xca8>
24003b9e:	bf00      	nop
24003ba0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
24003ba4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003ba8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
24003bac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
24003bb4:	f002 0380 	and.w	r3, r2, #128	; 0x80
24003bb8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
24003bbc:	2300      	movs	r3, #0
24003bbe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
24003bc2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
24003bc6:	460b      	mov	r3, r1
24003bc8:	4313      	orrs	r3, r2
24003bca:	d055      	beq.n	24003c78 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
24003bcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003bd0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
24003bd4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
24003bd8:	d033      	beq.n	24003c42 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
24003bda:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
24003bde:	d82c      	bhi.n	24003c3a <HAL_RCCEx_PeriphCLKConfig+0xd36>
24003be0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
24003be4:	d02f      	beq.n	24003c46 <HAL_RCCEx_PeriphCLKConfig+0xd42>
24003be6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
24003bea:	d826      	bhi.n	24003c3a <HAL_RCCEx_PeriphCLKConfig+0xd36>
24003bec:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
24003bf0:	d02b      	beq.n	24003c4a <HAL_RCCEx_PeriphCLKConfig+0xd46>
24003bf2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
24003bf6:	d820      	bhi.n	24003c3a <HAL_RCCEx_PeriphCLKConfig+0xd36>
24003bf8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
24003bfc:	d012      	beq.n	24003c24 <HAL_RCCEx_PeriphCLKConfig+0xd20>
24003bfe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
24003c02:	d81a      	bhi.n	24003c3a <HAL_RCCEx_PeriphCLKConfig+0xd36>
24003c04:	2b00      	cmp	r3, #0
24003c06:	d022      	beq.n	24003c4e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
24003c08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
24003c0c:	d115      	bne.n	24003c3a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
24003c0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003c12:	3308      	adds	r3, #8
24003c14:	2100      	movs	r1, #0
24003c16:	4618      	mov	r0, r3
24003c18:	f000 fb14 	bl	24004244 <RCCEx_PLL2_Config>
24003c1c:	4603      	mov	r3, r0
24003c1e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
24003c22:	e015      	b.n	24003c50 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
24003c24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003c28:	3328      	adds	r3, #40	; 0x28
24003c2a:	2102      	movs	r1, #2
24003c2c:	4618      	mov	r0, r3
24003c2e:	f000 fbbb 	bl	240043a8 <RCCEx_PLL3_Config>
24003c32:	4603      	mov	r3, r0
24003c34:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
24003c38:	e00a      	b.n	24003c50 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003c3a:	2301      	movs	r3, #1
24003c3c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003c40:	e006      	b.n	24003c50 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
24003c42:	bf00      	nop
24003c44:	e004      	b.n	24003c50 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
24003c46:	bf00      	nop
24003c48:	e002      	b.n	24003c50 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
24003c4a:	bf00      	nop
24003c4c:	e000      	b.n	24003c50 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
24003c4e:	bf00      	nop
    }

    if (ret == HAL_OK)
24003c50:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003c54:	2b00      	cmp	r3, #0
24003c56:	d10b      	bne.n	24003c70 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
24003c58:	4ba0      	ldr	r3, [pc, #640]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
24003c5c:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
24003c60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003c64:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
24003c68:	4a9c      	ldr	r2, [pc, #624]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003c6a:	430b      	orrs	r3, r1
24003c6c:	6593      	str	r3, [r2, #88]	; 0x58
24003c6e:	e003      	b.n	24003c78 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003c70:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003c74:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
24003c78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
24003c80:	f002 0308 	and.w	r3, r2, #8
24003c84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
24003c88:	2300      	movs	r3, #0
24003c8a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
24003c8e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
24003c92:	460b      	mov	r3, r1
24003c94:	4313      	orrs	r3, r2
24003c96:	d01e      	beq.n	24003cd6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
24003c98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003c9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
24003ca0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
24003ca4:	d10c      	bne.n	24003cc0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
24003ca6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003caa:	3328      	adds	r3, #40	; 0x28
24003cac:	2102      	movs	r1, #2
24003cae:	4618      	mov	r0, r3
24003cb0:	f000 fb7a 	bl	240043a8 <RCCEx_PLL3_Config>
24003cb4:	4603      	mov	r3, r0
24003cb6:	2b00      	cmp	r3, #0
24003cb8:	d002      	beq.n	24003cc0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
24003cba:	2301      	movs	r3, #1
24003cbc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
24003cc0:	4b86      	ldr	r3, [pc, #536]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003cc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
24003cc4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
24003cc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003ccc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
24003cd0:	4a82      	ldr	r2, [pc, #520]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003cd2:	430b      	orrs	r3, r1
24003cd4:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
24003cd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003cda:	e9d3 2300 	ldrd	r2, r3, [r3]
24003cde:	f002 0310 	and.w	r3, r2, #16
24003ce2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
24003ce6:	2300      	movs	r3, #0
24003ce8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
24003cec:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
24003cf0:	460b      	mov	r3, r1
24003cf2:	4313      	orrs	r3, r2
24003cf4:	d01e      	beq.n	24003d34 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
24003cf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003cfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
24003cfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
24003d02:	d10c      	bne.n	24003d1e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
24003d04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003d08:	3328      	adds	r3, #40	; 0x28
24003d0a:	2102      	movs	r1, #2
24003d0c:	4618      	mov	r0, r3
24003d0e:	f000 fb4b 	bl	240043a8 <RCCEx_PLL3_Config>
24003d12:	4603      	mov	r3, r0
24003d14:	2b00      	cmp	r3, #0
24003d16:	d002      	beq.n	24003d1e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
24003d18:	2301      	movs	r3, #1
24003d1a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
24003d1e:	4b6f      	ldr	r3, [pc, #444]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
24003d22:	f423 7140 	bic.w	r1, r3, #768	; 0x300
24003d26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003d2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
24003d2e:	4a6b      	ldr	r2, [pc, #428]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003d30:	430b      	orrs	r3, r1
24003d32:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
24003d34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003d38:	e9d3 2300 	ldrd	r2, r3, [r3]
24003d3c:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
24003d40:	67bb      	str	r3, [r7, #120]	; 0x78
24003d42:	2300      	movs	r3, #0
24003d44:	67fb      	str	r3, [r7, #124]	; 0x7c
24003d46:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
24003d4a:	460b      	mov	r3, r1
24003d4c:	4313      	orrs	r3, r2
24003d4e:	d03e      	beq.n	24003dce <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
24003d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003d54:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
24003d58:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
24003d5c:	d022      	beq.n	24003da4 <HAL_RCCEx_PeriphCLKConfig+0xea0>
24003d5e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
24003d62:	d81b      	bhi.n	24003d9c <HAL_RCCEx_PeriphCLKConfig+0xe98>
24003d64:	2b00      	cmp	r3, #0
24003d66:	d003      	beq.n	24003d70 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
24003d68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
24003d6c:	d00b      	beq.n	24003d86 <HAL_RCCEx_PeriphCLKConfig+0xe82>
24003d6e:	e015      	b.n	24003d9c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
24003d70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003d74:	3308      	adds	r3, #8
24003d76:	2100      	movs	r1, #0
24003d78:	4618      	mov	r0, r3
24003d7a:	f000 fa63 	bl	24004244 <RCCEx_PLL2_Config>
24003d7e:	4603      	mov	r3, r0
24003d80:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
24003d84:	e00f      	b.n	24003da6 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
24003d86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003d8a:	3328      	adds	r3, #40	; 0x28
24003d8c:	2102      	movs	r1, #2
24003d8e:	4618      	mov	r0, r3
24003d90:	f000 fb0a 	bl	240043a8 <RCCEx_PLL3_Config>
24003d94:	4603      	mov	r3, r0
24003d96:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
24003d9a:	e004      	b.n	24003da6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003d9c:	2301      	movs	r3, #1
24003d9e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003da2:	e000      	b.n	24003da6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
24003da4:	bf00      	nop
    }

    if (ret == HAL_OK)
24003da6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003daa:	2b00      	cmp	r3, #0
24003dac:	d10b      	bne.n	24003dc6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
24003dae:	4b4b      	ldr	r3, [pc, #300]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003db0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
24003db2:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
24003db6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003dba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
24003dbe:	4a47      	ldr	r2, [pc, #284]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003dc0:	430b      	orrs	r3, r1
24003dc2:	6593      	str	r3, [r2, #88]	; 0x58
24003dc4:	e003      	b.n	24003dce <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003dc6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003dca:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
24003dce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
24003dd6:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
24003dda:	673b      	str	r3, [r7, #112]	; 0x70
24003ddc:	2300      	movs	r3, #0
24003dde:	677b      	str	r3, [r7, #116]	; 0x74
24003de0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
24003de4:	460b      	mov	r3, r1
24003de6:	4313      	orrs	r3, r2
24003de8:	d03b      	beq.n	24003e62 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
24003dea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003dee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
24003df2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
24003df6:	d01f      	beq.n	24003e38 <HAL_RCCEx_PeriphCLKConfig+0xf34>
24003df8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
24003dfc:	d818      	bhi.n	24003e30 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
24003dfe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
24003e02:	d003      	beq.n	24003e0c <HAL_RCCEx_PeriphCLKConfig+0xf08>
24003e04:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
24003e08:	d007      	beq.n	24003e1a <HAL_RCCEx_PeriphCLKConfig+0xf16>
24003e0a:	e011      	b.n	24003e30 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24003e0c:	4b33      	ldr	r3, [pc, #204]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24003e10:	4a32      	ldr	r2, [pc, #200]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003e12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
24003e16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
24003e18:	e00f      	b.n	24003e3a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
24003e1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003e1e:	3328      	adds	r3, #40	; 0x28
24003e20:	2101      	movs	r1, #1
24003e22:	4618      	mov	r0, r3
24003e24:	f000 fac0 	bl	240043a8 <RCCEx_PLL3_Config>
24003e28:	4603      	mov	r3, r0
24003e2a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
24003e2e:	e004      	b.n	24003e3a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003e30:	2301      	movs	r3, #1
24003e32:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003e36:	e000      	b.n	24003e3a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
24003e38:	bf00      	nop
    }

    if (ret == HAL_OK)
24003e3a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003e3e:	2b00      	cmp	r3, #0
24003e40:	d10b      	bne.n	24003e5a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
24003e42:	4b26      	ldr	r3, [pc, #152]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
24003e46:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
24003e4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003e4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
24003e52:	4a22      	ldr	r2, [pc, #136]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003e54:	430b      	orrs	r3, r1
24003e56:	6553      	str	r3, [r2, #84]	; 0x54
24003e58:	e003      	b.n	24003e62 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003e5a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003e5e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
24003e62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003e66:	e9d3 2300 	ldrd	r2, r3, [r3]
24003e6a:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
24003e6e:	66bb      	str	r3, [r7, #104]	; 0x68
24003e70:	2300      	movs	r3, #0
24003e72:	66fb      	str	r3, [r7, #108]	; 0x6c
24003e74:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
24003e78:	460b      	mov	r3, r1
24003e7a:	4313      	orrs	r3, r2
24003e7c:	d034      	beq.n	24003ee8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
24003e7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003e82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
24003e84:	2b00      	cmp	r3, #0
24003e86:	d003      	beq.n	24003e90 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
24003e88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
24003e8c:	d007      	beq.n	24003e9e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
24003e8e:	e011      	b.n	24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24003e90:	4b12      	ldr	r3, [pc, #72]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24003e94:	4a11      	ldr	r2, [pc, #68]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003e96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
24003e9a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
24003e9c:	e00e      	b.n	24003ebc <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
24003e9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003ea2:	3308      	adds	r3, #8
24003ea4:	2102      	movs	r1, #2
24003ea6:	4618      	mov	r0, r3
24003ea8:	f000 f9cc 	bl	24004244 <RCCEx_PLL2_Config>
24003eac:	4603      	mov	r3, r0
24003eae:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
24003eb2:	e003      	b.n	24003ebc <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
24003eb4:	2301      	movs	r3, #1
24003eb6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003eba:	bf00      	nop
    }

    if (ret == HAL_OK)
24003ebc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003ec0:	2b00      	cmp	r3, #0
24003ec2:	d10d      	bne.n	24003ee0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
24003ec4:	4b05      	ldr	r3, [pc, #20]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003ec6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
24003ec8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
24003ecc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003ed0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
24003ed2:	4a02      	ldr	r2, [pc, #8]	; (24003edc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003ed4:	430b      	orrs	r3, r1
24003ed6:	64d3      	str	r3, [r2, #76]	; 0x4c
24003ed8:	e006      	b.n	24003ee8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
24003eda:	bf00      	nop
24003edc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
24003ee0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003ee4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
24003ee8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003eec:	e9d3 2300 	ldrd	r2, r3, [r3]
24003ef0:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
24003ef4:	663b      	str	r3, [r7, #96]	; 0x60
24003ef6:	2300      	movs	r3, #0
24003ef8:	667b      	str	r3, [r7, #100]	; 0x64
24003efa:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
24003efe:	460b      	mov	r3, r1
24003f00:	4313      	orrs	r3, r2
24003f02:	d00c      	beq.n	24003f1e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
24003f04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003f08:	3328      	adds	r3, #40	; 0x28
24003f0a:	2102      	movs	r1, #2
24003f0c:	4618      	mov	r0, r3
24003f0e:	f000 fa4b 	bl	240043a8 <RCCEx_PLL3_Config>
24003f12:	4603      	mov	r3, r0
24003f14:	2b00      	cmp	r3, #0
24003f16:	d002      	beq.n	24003f1e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
24003f18:	2301      	movs	r3, #1
24003f1a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
24003f1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003f22:	e9d3 2300 	ldrd	r2, r3, [r3]
24003f26:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
24003f2a:	65bb      	str	r3, [r7, #88]	; 0x58
24003f2c:	2300      	movs	r3, #0
24003f2e:	65fb      	str	r3, [r7, #92]	; 0x5c
24003f30:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
24003f34:	460b      	mov	r3, r1
24003f36:	4313      	orrs	r3, r2
24003f38:	d036      	beq.n	24003fa8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
24003f3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003f3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
24003f40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
24003f44:	d018      	beq.n	24003f78 <HAL_RCCEx_PeriphCLKConfig+0x1074>
24003f46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
24003f4a:	d811      	bhi.n	24003f70 <HAL_RCCEx_PeriphCLKConfig+0x106c>
24003f4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
24003f50:	d014      	beq.n	24003f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>
24003f52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
24003f56:	d80b      	bhi.n	24003f70 <HAL_RCCEx_PeriphCLKConfig+0x106c>
24003f58:	2b00      	cmp	r3, #0
24003f5a:	d011      	beq.n	24003f80 <HAL_RCCEx_PeriphCLKConfig+0x107c>
24003f5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
24003f60:	d106      	bne.n	24003f70 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24003f62:	4bb7      	ldr	r3, [pc, #732]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24003f66:	4ab6      	ldr	r2, [pc, #728]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003f68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
24003f6c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
24003f6e:	e008      	b.n	24003f82 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003f70:	2301      	movs	r3, #1
24003f72:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003f76:	e004      	b.n	24003f82 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
24003f78:	bf00      	nop
24003f7a:	e002      	b.n	24003f82 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
24003f7c:	bf00      	nop
24003f7e:	e000      	b.n	24003f82 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
24003f80:	bf00      	nop
    }

    if (ret == HAL_OK)
24003f82:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003f86:	2b00      	cmp	r3, #0
24003f88:	d10a      	bne.n	24003fa0 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
24003f8a:	4bad      	ldr	r3, [pc, #692]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
24003f8e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
24003f92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003f96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
24003f98:	4aa9      	ldr	r2, [pc, #676]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003f9a:	430b      	orrs	r3, r1
24003f9c:	6553      	str	r3, [r2, #84]	; 0x54
24003f9e:	e003      	b.n	24003fa8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003fa0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003fa4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
24003fa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003fac:	e9d3 2300 	ldrd	r2, r3, [r3]
24003fb0:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
24003fb4:	653b      	str	r3, [r7, #80]	; 0x50
24003fb6:	2300      	movs	r3, #0
24003fb8:	657b      	str	r3, [r7, #84]	; 0x54
24003fba:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
24003fbe:	460b      	mov	r3, r1
24003fc0:	4313      	orrs	r3, r2
24003fc2:	d009      	beq.n	24003fd8 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
24003fc4:	4b9e      	ldr	r3, [pc, #632]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003fc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
24003fc8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
24003fcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
24003fd2:	4a9b      	ldr	r2, [pc, #620]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003fd4:	430b      	orrs	r3, r1
24003fd6:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
24003fd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
24003fe0:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
24003fe4:	64bb      	str	r3, [r7, #72]	; 0x48
24003fe6:	2300      	movs	r3, #0
24003fe8:	64fb      	str	r3, [r7, #76]	; 0x4c
24003fea:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
24003fee:	460b      	mov	r3, r1
24003ff0:	4313      	orrs	r3, r2
24003ff2:	d009      	beq.n	24004008 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
24003ff4:	4b92      	ldr	r3, [pc, #584]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003ff6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
24003ff8:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
24003ffc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004000:	6e9b      	ldr	r3, [r3, #104]	; 0x68
24004002:	4a8f      	ldr	r2, [pc, #572]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24004004:	430b      	orrs	r3, r1
24004006:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
24004008:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400400c:	e9d3 2300 	ldrd	r2, r3, [r3]
24004010:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
24004014:	643b      	str	r3, [r7, #64]	; 0x40
24004016:	2300      	movs	r3, #0
24004018:	647b      	str	r3, [r7, #68]	; 0x44
2400401a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
2400401e:	460b      	mov	r3, r1
24004020:	4313      	orrs	r3, r2
24004022:	d00e      	beq.n	24004042 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
24004024:	4b86      	ldr	r3, [pc, #536]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24004026:	691b      	ldr	r3, [r3, #16]
24004028:	4a85      	ldr	r2, [pc, #532]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
2400402a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
2400402e:	6113      	str	r3, [r2, #16]
24004030:	4b83      	ldr	r3, [pc, #524]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24004032:	6919      	ldr	r1, [r3, #16]
24004034:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004038:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
2400403c:	4a80      	ldr	r2, [pc, #512]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
2400403e:	430b      	orrs	r3, r1
24004040:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
24004042:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004046:	e9d3 2300 	ldrd	r2, r3, [r3]
2400404a:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
2400404e:	63bb      	str	r3, [r7, #56]	; 0x38
24004050:	2300      	movs	r3, #0
24004052:	63fb      	str	r3, [r7, #60]	; 0x3c
24004054:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
24004058:	460b      	mov	r3, r1
2400405a:	4313      	orrs	r3, r2
2400405c:	d009      	beq.n	24004072 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
2400405e:	4b78      	ldr	r3, [pc, #480]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24004060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
24004062:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
24004066:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400406a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
2400406c:	4a74      	ldr	r2, [pc, #464]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
2400406e:	430b      	orrs	r3, r1
24004070:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
24004072:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004076:	e9d3 2300 	ldrd	r2, r3, [r3]
2400407a:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
2400407e:	633b      	str	r3, [r7, #48]	; 0x30
24004080:	2300      	movs	r3, #0
24004082:	637b      	str	r3, [r7, #52]	; 0x34
24004084:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
24004088:	460b      	mov	r3, r1
2400408a:	4313      	orrs	r3, r2
2400408c:	d00a      	beq.n	240040a4 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
2400408e:	4b6c      	ldr	r3, [pc, #432]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24004090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
24004092:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
24004096:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400409a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
2400409e:	4a68      	ldr	r2, [pc, #416]	; (24004240 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
240040a0:	430b      	orrs	r3, r1
240040a2:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
240040a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240040a8:	e9d3 2300 	ldrd	r2, r3, [r3]
240040ac:	2100      	movs	r1, #0
240040ae:	62b9      	str	r1, [r7, #40]	; 0x28
240040b0:	f003 0301 	and.w	r3, r3, #1
240040b4:	62fb      	str	r3, [r7, #44]	; 0x2c
240040b6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
240040ba:	460b      	mov	r3, r1
240040bc:	4313      	orrs	r3, r2
240040be:	d011      	beq.n	240040e4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
240040c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240040c4:	3308      	adds	r3, #8
240040c6:	2100      	movs	r1, #0
240040c8:	4618      	mov	r0, r3
240040ca:	f000 f8bb 	bl	24004244 <RCCEx_PLL2_Config>
240040ce:	4603      	mov	r3, r0
240040d0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
240040d4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240040d8:	2b00      	cmp	r3, #0
240040da:	d003      	beq.n	240040e4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
240040dc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240040e0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
240040e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240040e8:	e9d3 2300 	ldrd	r2, r3, [r3]
240040ec:	2100      	movs	r1, #0
240040ee:	6239      	str	r1, [r7, #32]
240040f0:	f003 0302 	and.w	r3, r3, #2
240040f4:	627b      	str	r3, [r7, #36]	; 0x24
240040f6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
240040fa:	460b      	mov	r3, r1
240040fc:	4313      	orrs	r3, r2
240040fe:	d011      	beq.n	24004124 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
24004100:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004104:	3308      	adds	r3, #8
24004106:	2101      	movs	r1, #1
24004108:	4618      	mov	r0, r3
2400410a:	f000 f89b 	bl	24004244 <RCCEx_PLL2_Config>
2400410e:	4603      	mov	r3, r0
24004110:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
24004114:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24004118:	2b00      	cmp	r3, #0
2400411a:	d003      	beq.n	24004124 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
2400411c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24004120:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
24004124:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004128:	e9d3 2300 	ldrd	r2, r3, [r3]
2400412c:	2100      	movs	r1, #0
2400412e:	61b9      	str	r1, [r7, #24]
24004130:	f003 0304 	and.w	r3, r3, #4
24004134:	61fb      	str	r3, [r7, #28]
24004136:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
2400413a:	460b      	mov	r3, r1
2400413c:	4313      	orrs	r3, r2
2400413e:	d011      	beq.n	24004164 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
24004140:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004144:	3308      	adds	r3, #8
24004146:	2102      	movs	r1, #2
24004148:	4618      	mov	r0, r3
2400414a:	f000 f87b 	bl	24004244 <RCCEx_PLL2_Config>
2400414e:	4603      	mov	r3, r0
24004150:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
24004154:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24004158:	2b00      	cmp	r3, #0
2400415a:	d003      	beq.n	24004164 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
2400415c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24004160:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
24004164:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004168:	e9d3 2300 	ldrd	r2, r3, [r3]
2400416c:	2100      	movs	r1, #0
2400416e:	6139      	str	r1, [r7, #16]
24004170:	f003 0308 	and.w	r3, r3, #8
24004174:	617b      	str	r3, [r7, #20]
24004176:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
2400417a:	460b      	mov	r3, r1
2400417c:	4313      	orrs	r3, r2
2400417e:	d011      	beq.n	240041a4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
24004180:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004184:	3328      	adds	r3, #40	; 0x28
24004186:	2100      	movs	r1, #0
24004188:	4618      	mov	r0, r3
2400418a:	f000 f90d 	bl	240043a8 <RCCEx_PLL3_Config>
2400418e:	4603      	mov	r3, r0
24004190:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
24004194:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24004198:	2b00      	cmp	r3, #0
2400419a:	d003      	beq.n	240041a4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
2400419c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240041a0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
240041a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240041a8:	e9d3 2300 	ldrd	r2, r3, [r3]
240041ac:	2100      	movs	r1, #0
240041ae:	60b9      	str	r1, [r7, #8]
240041b0:	f003 0310 	and.w	r3, r3, #16
240041b4:	60fb      	str	r3, [r7, #12]
240041b6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
240041ba:	460b      	mov	r3, r1
240041bc:	4313      	orrs	r3, r2
240041be:	d011      	beq.n	240041e4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
240041c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240041c4:	3328      	adds	r3, #40	; 0x28
240041c6:	2101      	movs	r1, #1
240041c8:	4618      	mov	r0, r3
240041ca:	f000 f8ed 	bl	240043a8 <RCCEx_PLL3_Config>
240041ce:	4603      	mov	r3, r0
240041d0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
240041d4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240041d8:	2b00      	cmp	r3, #0
240041da:	d003      	beq.n	240041e4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
240041dc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240041e0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
240041e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240041e8:	e9d3 2300 	ldrd	r2, r3, [r3]
240041ec:	2100      	movs	r1, #0
240041ee:	6039      	str	r1, [r7, #0]
240041f0:	f003 0320 	and.w	r3, r3, #32
240041f4:	607b      	str	r3, [r7, #4]
240041f6:	e9d7 1200 	ldrd	r1, r2, [r7]
240041fa:	460b      	mov	r3, r1
240041fc:	4313      	orrs	r3, r2
240041fe:	d011      	beq.n	24004224 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
24004200:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004204:	3328      	adds	r3, #40	; 0x28
24004206:	2102      	movs	r1, #2
24004208:	4618      	mov	r0, r3
2400420a:	f000 f8cd 	bl	240043a8 <RCCEx_PLL3_Config>
2400420e:	4603      	mov	r3, r0
24004210:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
24004214:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24004218:	2b00      	cmp	r3, #0
2400421a:	d003      	beq.n	24004224 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
2400421c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24004220:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
24004224:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
24004228:	2b00      	cmp	r3, #0
2400422a:	d101      	bne.n	24004230 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
2400422c:	2300      	movs	r3, #0
2400422e:	e000      	b.n	24004232 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
24004230:	2301      	movs	r3, #1
}
24004232:	4618      	mov	r0, r3
24004234:	f507 778c 	add.w	r7, r7, #280	; 0x118
24004238:	46bd      	mov	sp, r7
2400423a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
2400423e:	bf00      	nop
24004240:	58024400 	.word	0x58024400

24004244 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
24004244:	b580      	push	{r7, lr}
24004246:	b084      	sub	sp, #16
24004248:	af00      	add	r7, sp, #0
2400424a:	6078      	str	r0, [r7, #4]
2400424c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
2400424e:	2300      	movs	r3, #0
24004250:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
24004252:	4b53      	ldr	r3, [pc, #332]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
24004254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
24004256:	f003 0303 	and.w	r3, r3, #3
2400425a:	2b03      	cmp	r3, #3
2400425c:	d101      	bne.n	24004262 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
2400425e:	2301      	movs	r3, #1
24004260:	e099      	b.n	24004396 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
24004262:	4b4f      	ldr	r3, [pc, #316]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
24004264:	681b      	ldr	r3, [r3, #0]
24004266:	4a4e      	ldr	r2, [pc, #312]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
24004268:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
2400426c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
2400426e:	f7fc fd1d 	bl	24000cac <HAL_GetTick>
24004272:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
24004274:	e008      	b.n	24004288 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
24004276:	f7fc fd19 	bl	24000cac <HAL_GetTick>
2400427a:	4602      	mov	r2, r0
2400427c:	68bb      	ldr	r3, [r7, #8]
2400427e:	1ad3      	subs	r3, r2, r3
24004280:	2b02      	cmp	r3, #2
24004282:	d901      	bls.n	24004288 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
24004284:	2303      	movs	r3, #3
24004286:	e086      	b.n	24004396 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
24004288:	4b45      	ldr	r3, [pc, #276]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
2400428a:	681b      	ldr	r3, [r3, #0]
2400428c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
24004290:	2b00      	cmp	r3, #0
24004292:	d1f0      	bne.n	24004276 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
24004294:	4b42      	ldr	r3, [pc, #264]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
24004296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
24004298:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
2400429c:	687b      	ldr	r3, [r7, #4]
2400429e:	681b      	ldr	r3, [r3, #0]
240042a0:	031b      	lsls	r3, r3, #12
240042a2:	493f      	ldr	r1, [pc, #252]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
240042a4:	4313      	orrs	r3, r2
240042a6:	628b      	str	r3, [r1, #40]	; 0x28
240042a8:	687b      	ldr	r3, [r7, #4]
240042aa:	685b      	ldr	r3, [r3, #4]
240042ac:	3b01      	subs	r3, #1
240042ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
240042b2:	687b      	ldr	r3, [r7, #4]
240042b4:	689b      	ldr	r3, [r3, #8]
240042b6:	3b01      	subs	r3, #1
240042b8:	025b      	lsls	r3, r3, #9
240042ba:	b29b      	uxth	r3, r3
240042bc:	431a      	orrs	r2, r3
240042be:	687b      	ldr	r3, [r7, #4]
240042c0:	68db      	ldr	r3, [r3, #12]
240042c2:	3b01      	subs	r3, #1
240042c4:	041b      	lsls	r3, r3, #16
240042c6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
240042ca:	431a      	orrs	r2, r3
240042cc:	687b      	ldr	r3, [r7, #4]
240042ce:	691b      	ldr	r3, [r3, #16]
240042d0:	3b01      	subs	r3, #1
240042d2:	061b      	lsls	r3, r3, #24
240042d4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
240042d8:	4931      	ldr	r1, [pc, #196]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
240042da:	4313      	orrs	r3, r2
240042dc:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
240042de:	4b30      	ldr	r3, [pc, #192]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
240042e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240042e2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
240042e6:	687b      	ldr	r3, [r7, #4]
240042e8:	695b      	ldr	r3, [r3, #20]
240042ea:	492d      	ldr	r1, [pc, #180]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
240042ec:	4313      	orrs	r3, r2
240042ee:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
240042f0:	4b2b      	ldr	r3, [pc, #172]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
240042f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240042f4:	f023 0220 	bic.w	r2, r3, #32
240042f8:	687b      	ldr	r3, [r7, #4]
240042fa:	699b      	ldr	r3, [r3, #24]
240042fc:	4928      	ldr	r1, [pc, #160]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
240042fe:	4313      	orrs	r3, r2
24004300:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
24004302:	4b27      	ldr	r3, [pc, #156]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
24004304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24004306:	4a26      	ldr	r2, [pc, #152]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
24004308:	f023 0310 	bic.w	r3, r3, #16
2400430c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
2400430e:	4b24      	ldr	r3, [pc, #144]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
24004310:	6bda      	ldr	r2, [r3, #60]	; 0x3c
24004312:	4b24      	ldr	r3, [pc, #144]	; (240043a4 <RCCEx_PLL2_Config+0x160>)
24004314:	4013      	ands	r3, r2
24004316:	687a      	ldr	r2, [r7, #4]
24004318:	69d2      	ldr	r2, [r2, #28]
2400431a:	00d2      	lsls	r2, r2, #3
2400431c:	4920      	ldr	r1, [pc, #128]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
2400431e:	4313      	orrs	r3, r2
24004320:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
24004322:	4b1f      	ldr	r3, [pc, #124]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
24004324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24004326:	4a1e      	ldr	r2, [pc, #120]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
24004328:	f043 0310 	orr.w	r3, r3, #16
2400432c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
2400432e:	683b      	ldr	r3, [r7, #0]
24004330:	2b00      	cmp	r3, #0
24004332:	d106      	bne.n	24004342 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
24004334:	4b1a      	ldr	r3, [pc, #104]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
24004336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24004338:	4a19      	ldr	r2, [pc, #100]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
2400433a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
2400433e:	62d3      	str	r3, [r2, #44]	; 0x2c
24004340:	e00f      	b.n	24004362 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
24004342:	683b      	ldr	r3, [r7, #0]
24004344:	2b01      	cmp	r3, #1
24004346:	d106      	bne.n	24004356 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
24004348:	4b15      	ldr	r3, [pc, #84]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
2400434a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2400434c:	4a14      	ldr	r2, [pc, #80]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
2400434e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
24004352:	62d3      	str	r3, [r2, #44]	; 0x2c
24004354:	e005      	b.n	24004362 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
24004356:	4b12      	ldr	r3, [pc, #72]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
24004358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2400435a:	4a11      	ldr	r2, [pc, #68]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
2400435c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
24004360:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
24004362:	4b0f      	ldr	r3, [pc, #60]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
24004364:	681b      	ldr	r3, [r3, #0]
24004366:	4a0e      	ldr	r2, [pc, #56]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
24004368:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
2400436c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
2400436e:	f7fc fc9d 	bl	24000cac <HAL_GetTick>
24004372:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
24004374:	e008      	b.n	24004388 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
24004376:	f7fc fc99 	bl	24000cac <HAL_GetTick>
2400437a:	4602      	mov	r2, r0
2400437c:	68bb      	ldr	r3, [r7, #8]
2400437e:	1ad3      	subs	r3, r2, r3
24004380:	2b02      	cmp	r3, #2
24004382:	d901      	bls.n	24004388 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
24004384:	2303      	movs	r3, #3
24004386:	e006      	b.n	24004396 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
24004388:	4b05      	ldr	r3, [pc, #20]	; (240043a0 <RCCEx_PLL2_Config+0x15c>)
2400438a:	681b      	ldr	r3, [r3, #0]
2400438c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
24004390:	2b00      	cmp	r3, #0
24004392:	d0f0      	beq.n	24004376 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
24004394:	7bfb      	ldrb	r3, [r7, #15]
}
24004396:	4618      	mov	r0, r3
24004398:	3710      	adds	r7, #16
2400439a:	46bd      	mov	sp, r7
2400439c:	bd80      	pop	{r7, pc}
2400439e:	bf00      	nop
240043a0:	58024400 	.word	0x58024400
240043a4:	ffff0007 	.word	0xffff0007

240043a8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
240043a8:	b580      	push	{r7, lr}
240043aa:	b084      	sub	sp, #16
240043ac:	af00      	add	r7, sp, #0
240043ae:	6078      	str	r0, [r7, #4]
240043b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
240043b2:	2300      	movs	r3, #0
240043b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
240043b6:	4b53      	ldr	r3, [pc, #332]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
240043b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
240043ba:	f003 0303 	and.w	r3, r3, #3
240043be:	2b03      	cmp	r3, #3
240043c0:	d101      	bne.n	240043c6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
240043c2:	2301      	movs	r3, #1
240043c4:	e099      	b.n	240044fa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
240043c6:	4b4f      	ldr	r3, [pc, #316]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
240043c8:	681b      	ldr	r3, [r3, #0]
240043ca:	4a4e      	ldr	r2, [pc, #312]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
240043cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
240043d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
240043d2:	f7fc fc6b 	bl	24000cac <HAL_GetTick>
240043d6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
240043d8:	e008      	b.n	240043ec <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
240043da:	f7fc fc67 	bl	24000cac <HAL_GetTick>
240043de:	4602      	mov	r2, r0
240043e0:	68bb      	ldr	r3, [r7, #8]
240043e2:	1ad3      	subs	r3, r2, r3
240043e4:	2b02      	cmp	r3, #2
240043e6:	d901      	bls.n	240043ec <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
240043e8:	2303      	movs	r3, #3
240043ea:	e086      	b.n	240044fa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
240043ec:	4b45      	ldr	r3, [pc, #276]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
240043ee:	681b      	ldr	r3, [r3, #0]
240043f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
240043f4:	2b00      	cmp	r3, #0
240043f6:	d1f0      	bne.n	240043da <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
240043f8:	4b42      	ldr	r3, [pc, #264]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
240043fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
240043fc:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
24004400:	687b      	ldr	r3, [r7, #4]
24004402:	681b      	ldr	r3, [r3, #0]
24004404:	051b      	lsls	r3, r3, #20
24004406:	493f      	ldr	r1, [pc, #252]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
24004408:	4313      	orrs	r3, r2
2400440a:	628b      	str	r3, [r1, #40]	; 0x28
2400440c:	687b      	ldr	r3, [r7, #4]
2400440e:	685b      	ldr	r3, [r3, #4]
24004410:	3b01      	subs	r3, #1
24004412:	f3c3 0208 	ubfx	r2, r3, #0, #9
24004416:	687b      	ldr	r3, [r7, #4]
24004418:	689b      	ldr	r3, [r3, #8]
2400441a:	3b01      	subs	r3, #1
2400441c:	025b      	lsls	r3, r3, #9
2400441e:	b29b      	uxth	r3, r3
24004420:	431a      	orrs	r2, r3
24004422:	687b      	ldr	r3, [r7, #4]
24004424:	68db      	ldr	r3, [r3, #12]
24004426:	3b01      	subs	r3, #1
24004428:	041b      	lsls	r3, r3, #16
2400442a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
2400442e:	431a      	orrs	r2, r3
24004430:	687b      	ldr	r3, [r7, #4]
24004432:	691b      	ldr	r3, [r3, #16]
24004434:	3b01      	subs	r3, #1
24004436:	061b      	lsls	r3, r3, #24
24004438:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
2400443c:	4931      	ldr	r1, [pc, #196]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
2400443e:	4313      	orrs	r3, r2
24004440:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
24004442:	4b30      	ldr	r3, [pc, #192]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
24004444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24004446:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
2400444a:	687b      	ldr	r3, [r7, #4]
2400444c:	695b      	ldr	r3, [r3, #20]
2400444e:	492d      	ldr	r1, [pc, #180]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
24004450:	4313      	orrs	r3, r2
24004452:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
24004454:	4b2b      	ldr	r3, [pc, #172]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
24004456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24004458:	f423 7200 	bic.w	r2, r3, #512	; 0x200
2400445c:	687b      	ldr	r3, [r7, #4]
2400445e:	699b      	ldr	r3, [r3, #24]
24004460:	4928      	ldr	r1, [pc, #160]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
24004462:	4313      	orrs	r3, r2
24004464:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
24004466:	4b27      	ldr	r3, [pc, #156]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
24004468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2400446a:	4a26      	ldr	r2, [pc, #152]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
2400446c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
24004470:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
24004472:	4b24      	ldr	r3, [pc, #144]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
24004474:	6c5a      	ldr	r2, [r3, #68]	; 0x44
24004476:	4b24      	ldr	r3, [pc, #144]	; (24004508 <RCCEx_PLL3_Config+0x160>)
24004478:	4013      	ands	r3, r2
2400447a:	687a      	ldr	r2, [r7, #4]
2400447c:	69d2      	ldr	r2, [r2, #28]
2400447e:	00d2      	lsls	r2, r2, #3
24004480:	4920      	ldr	r1, [pc, #128]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
24004482:	4313      	orrs	r3, r2
24004484:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
24004486:	4b1f      	ldr	r3, [pc, #124]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
24004488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2400448a:	4a1e      	ldr	r2, [pc, #120]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
2400448c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
24004490:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
24004492:	683b      	ldr	r3, [r7, #0]
24004494:	2b00      	cmp	r3, #0
24004496:	d106      	bne.n	240044a6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
24004498:	4b1a      	ldr	r3, [pc, #104]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
2400449a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2400449c:	4a19      	ldr	r2, [pc, #100]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
2400449e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
240044a2:	62d3      	str	r3, [r2, #44]	; 0x2c
240044a4:	e00f      	b.n	240044c6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
240044a6:	683b      	ldr	r3, [r7, #0]
240044a8:	2b01      	cmp	r3, #1
240044aa:	d106      	bne.n	240044ba <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
240044ac:	4b15      	ldr	r3, [pc, #84]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
240044ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240044b0:	4a14      	ldr	r2, [pc, #80]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
240044b2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
240044b6:	62d3      	str	r3, [r2, #44]	; 0x2c
240044b8:	e005      	b.n	240044c6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
240044ba:	4b12      	ldr	r3, [pc, #72]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
240044bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240044be:	4a11      	ldr	r2, [pc, #68]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
240044c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
240044c4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
240044c6:	4b0f      	ldr	r3, [pc, #60]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
240044c8:	681b      	ldr	r3, [r3, #0]
240044ca:	4a0e      	ldr	r2, [pc, #56]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
240044cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
240044d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
240044d2:	f7fc fbeb 	bl	24000cac <HAL_GetTick>
240044d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
240044d8:	e008      	b.n	240044ec <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
240044da:	f7fc fbe7 	bl	24000cac <HAL_GetTick>
240044de:	4602      	mov	r2, r0
240044e0:	68bb      	ldr	r3, [r7, #8]
240044e2:	1ad3      	subs	r3, r2, r3
240044e4:	2b02      	cmp	r3, #2
240044e6:	d901      	bls.n	240044ec <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
240044e8:	2303      	movs	r3, #3
240044ea:	e006      	b.n	240044fa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
240044ec:	4b05      	ldr	r3, [pc, #20]	; (24004504 <RCCEx_PLL3_Config+0x15c>)
240044ee:	681b      	ldr	r3, [r3, #0]
240044f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
240044f4:	2b00      	cmp	r3, #0
240044f6:	d0f0      	beq.n	240044da <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
240044f8:	7bfb      	ldrb	r3, [r7, #15]
}
240044fa:	4618      	mov	r0, r3
240044fc:	3710      	adds	r7, #16
240044fe:	46bd      	mov	sp, r7
24004500:	bd80      	pop	{r7, pc}
24004502:	bf00      	nop
24004504:	58024400 	.word	0x58024400
24004508:	ffff0007 	.word	0xffff0007

2400450c <__libc_init_array>:
2400450c:	b570      	push	{r4, r5, r6, lr}
2400450e:	4d0d      	ldr	r5, [pc, #52]	; (24004544 <__libc_init_array+0x38>)
24004510:	4c0d      	ldr	r4, [pc, #52]	; (24004548 <__libc_init_array+0x3c>)
24004512:	1b64      	subs	r4, r4, r5
24004514:	10a4      	asrs	r4, r4, #2
24004516:	2600      	movs	r6, #0
24004518:	42a6      	cmp	r6, r4
2400451a:	d109      	bne.n	24004530 <__libc_init_array+0x24>
2400451c:	4d0b      	ldr	r5, [pc, #44]	; (2400454c <__libc_init_array+0x40>)
2400451e:	4c0c      	ldr	r4, [pc, #48]	; (24004550 <__libc_init_array+0x44>)
24004520:	f000 f820 	bl	24004564 <_init>
24004524:	1b64      	subs	r4, r4, r5
24004526:	10a4      	asrs	r4, r4, #2
24004528:	2600      	movs	r6, #0
2400452a:	42a6      	cmp	r6, r4
2400452c:	d105      	bne.n	2400453a <__libc_init_array+0x2e>
2400452e:	bd70      	pop	{r4, r5, r6, pc}
24004530:	f855 3b04 	ldr.w	r3, [r5], #4
24004534:	4798      	blx	r3
24004536:	3601      	adds	r6, #1
24004538:	e7ee      	b.n	24004518 <__libc_init_array+0xc>
2400453a:	f855 3b04 	ldr.w	r3, [r5], #4
2400453e:	4798      	blx	r3
24004540:	3601      	adds	r6, #1
24004542:	e7f2      	b.n	2400452a <__libc_init_array+0x1e>
24004544:	240002cc 	.word	0x240002cc
24004548:	240002cc 	.word	0x240002cc
2400454c:	240002cc 	.word	0x240002cc
24004550:	240002d0 	.word	0x240002d0

24004554 <memset>:
24004554:	4402      	add	r2, r0
24004556:	4603      	mov	r3, r0
24004558:	4293      	cmp	r3, r2
2400455a:	d100      	bne.n	2400455e <memset+0xa>
2400455c:	4770      	bx	lr
2400455e:	f803 1b01 	strb.w	r1, [r3], #1
24004562:	e7f9      	b.n	24004558 <memset+0x4>

24004564 <_init>:
24004564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
24004566:	bf00      	nop
24004568:	bcf8      	pop	{r3, r4, r5, r6, r7}
2400456a:	bc08      	pop	{r3}
2400456c:	469e      	mov	lr, r3
2400456e:	4770      	bx	lr

24004570 <_fini>:
24004570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
24004572:	bf00      	nop
24004574:	bcf8      	pop	{r3, r4, r5, r6, r7}
24004576:	bc08      	pop	{r3}
24004578:	469e      	mov	lr, r3
2400457a:	4770      	bx	lr
