
if_mci.h,7132
#define __IF_MCI_H__65,2350
#define MCISTART 70,2443
#define MCIBYTES 71,2481
#define MCI_MAXCTRLRS 72,2503
#define MCI_MAXUNITS 73,2527
#define FCI_MAXUNITS 75,2564
#define FCI_MAX_DCI_CTRLRS 76,2639
#define FCI_MAXUNITS 78,2725
#define FCI_MAX_DCI_CTRLRS 79,2749
#define MCI_INTLEVEL 82,2787
#define MEMD_WORDS 91,2893
#define MEMA_WORDS 92,2947
#define AF_WORDS 93,3000
#define AF_MASK	94,3026
#define MCI_NVRAM_ADDRESS	99,3096
#define MCI_ROM_ADDRESS	100,3149
#define MCI_NVRAM_SIZE	101,3199
#define MCI_KEEP_COUNT	106,3301
struct mciregtype_ mciregtype_116,3426
#define SNIFFBASE 144,4252
#define readshort 149,4375
#define readlong 150,4412
#define write0short 151,4445
#define write0long 152,4486
#define write1short 153,4523
#define write1long 154,4564
#define memxlong 155,4601
#define rx2tx1bcopy 156,4634
#define asrext0 157,4670
#define sp_debug 158,4699
#define rx_select 159,4722
#define tx1_select 160,4756
#define rxw_select 161,4781
#define asrext1 162,4806
struct mcitype_ mcitype_167,4877
struct dcitype_ dcitype_225,6764
#define	MCI_BUFFERSIZE_DEF	262,8249
#define	MCI_BUFFERSIZE_BYTES	263,8312
#define	MCI_MAXDGRAM_DEF	264,8367
#define	MCI_OFFSETSIZE	265,8435
#define	MCI_DOUBLE_BUFFER	266,8491
#define MCI_ETHER_OFFSET 276,8858
#define MCI_SERIAL_OFFSET 277,8932
#define	MCI_SERIAL_SMDS_OFFSET 278,9006
#define MCI_CMD_VERSION	284,9118
#define MCI_CMD_RESET	285,9164
#define MCI_CMD_MEMSIZE	286,9212
#define MCI_CMD_SELECT	287,9271
#define MCI_CMD_MEMD_SELECT	288,9323
#define MCI_CMD_RX_SELECT	289,9379
#define MCI_CMD_TX0_SELECT	290,9435
#define MCI_CMD_TX1_SELECT	291,9500
#define MCI_CMD_RX_SETUP	292,9565
#define MCI_CMD_ASR	293,9614
#define MCI_CMD_CONDITIONS	294,9670
#define MCI_CMD_RX_MOVE	295,9738
#define MCI_CMD_INTERRUPT	296,9801
#define MCI_CMD_RX_FLUSH	297,9859
#define MCI_CMD_TX0_RESERVE	298,9925
#define MCI_CMD_TX1_RESERVE	299,9993
#define MCI_CMD_RX_CHECK	300,10061
#define MCI_CMD_CAPABILITY	301,10122
#define MCI_CMD_MEMA_READ	302,10187
#define MCI_CMD_MEMA_WRITE	303,10242
#define MCI_CMD_MEMA_SELECT	304,10297
#define MCI_CMD_OVERHEAD	305,10354
#define MCI_CMD_BUFFERSIZE	306,10419
#define MCI_CMD_TX_ALLOCATE	307,10484
#define MCI_CMD_LIGHTS	308,10548
#define MCI_CMD_BRIDGE	309,10593
#define MCI_CMD_BRIDGEPROTOCOL	310,10652
#define MCI_CMD_MEMX_SELECT_HIGH 311,10723
#define MCI_CMD_MEMX_SELECT_LOW	312,10794
#define MCI_CMD_IPC0_START 313,10863
#define MCI_CMD_IPC1_START 314,10944
#define MCI_CMD_STATUS	319,11066
#define MCI_CMD_STATION	320,11132
#define MCI_CMD_AF_SELECT	321,11196
#define MCI_CMD_AF_READ	322,11260
#define MCI_CMD_AF_WRITE	323,11319
#define MCI_CMD_CARRIER	324,11379
#define MCI_CMD_ERRORS	325,11437
#define MCI_CMD_TX0_START	326,11499
#define MCI_CMD_TX1_START	327,11557
#define MCI_CMD_RX_ALLOCATE	328,11615
#define MCI_CMD_APPLIQUE	329,11678
#define MCI_CMD_CLOCKRATE	330,11743
#define MCI_CMD_CLOCKTYPE	331,11808
#define MCI_CMD_DELAY	332,11871
#define MCI_CMD_QUEUE	333,11929
#define MCI_CMD_SLIMIT	334,11989
#define MCI_CMD_CTS_DELAY 335,12055
#define MCI_CMD_CTS_WATCHDOG 336,12134
#define MCI_RSP_OKAY	341,12273
#define MCI_RSP_ERR_UNK 342,12330
#define MCI_RSP_ERR_ILR 343,12383
#define MCI_RSP_ERR_ILW 344,12444
#define MCI_RSP_ERR_UNIT 345,12506
#define MCI_RSP_ERR_NPRS 346,12568
#define MCI_RSP_ERR_FNV 347,12624
#define MCI_RSP_ERR_IVO 348,12682
#define MCI_RSP_ERR_NBF 349,12736
#define MCI_RSP_ERR_CMD 350,12796
#define MCI_RSP_ERR_MEM 351,12856
#define MCI_RSP_ERR_VLD 352,12910
#define MCI_RSP_ERR_CHK 353,12965
#define MCI_RSP_ERR_TTL 354,13034
#define MCI_RSP_ERR_BFR 355,13103
#define MCI_RSP_ERR_QFL 356,13167
#define MCI_RSP_ERR_NCP 357,13224
#define MCI_SW_VERSION	362,13326
#define MCI_HW_VERSION	363,13377
#define MCI_MEMSIZE_MEMA	372,13528
#define MCI_MEMSIZE_MEMD	373,13575
#define MCI_CAP_BRIDGE	378,13662
#define MCI_CAP_SPEED 379,13730
#define MCI_TYPE_ETHER 386,13932
#define MCI_TYPE_SERIAL 387,13990
#define FSM_STATION	394,14209
#define FSM_BROADCAST	395,14262
#define FSM_2	396,14315
#define FSM_3	397,14402
#define FSM_BRIDGE	398,14460
#define FSM_5	399,14518
#define FSM_6	400,14553
#define FSM_7	401,14588
#define MCI_BRIDGING_MASK	403,14624
#define MCI_ROUTING_IP 408,14741
#define MCI_ROUTING_DECNET 409,14771
#define MCI_ROUTING_XNS	410,14804
#define MCI_ROUTING_CLNS	411,14834
#define MCI_ROUTING_APPLE	412,14864
#define MCI_ROUTING_NOVELL	413,14895
#define MCI_ROUTING_APOLLO	414,14927
#define MCI_ROUTING_VINES	415,14959
#define MCI_IF_ENABLE	424,15220
#define MCI_IF_DISABLE	425,15245
# define IF_DISABLE_TIME	426,15271
#define MCI_IF_LOOPBACK	427,15313
#define MCI_IF_NOLOOPBACK	428,15340
#define MCI_IF_PROMISCUOUS	430,15369
#define MCI_IF_NOPROMISCUOUS	431,15418
#define MCI_IF_BURST 433,15470
#define MCI_IF_DCE 434,15530
#define MCI_IF_HDX 435,15594
#define MCI_IF_READ_STATUS_REG 437,15664
#define MCI_SDLC_ON_MASK 442,15786
#define DCD_MASK	445,15857
#define DSR_MASK	446,15882
#define CTS_MASK	447,15907
#define MCI_APP_UNKNOWN 452,15963
#define MCI_UNIVERSE_NO_CABLE	453,15997
#define MCI_DTE_RS232	454,16031
#define MCI_DCE_RS232	455,16058
#define MCI_DTE_V35	456,16085
#define MCI_DCE_V35	457,16110
#define MCI_DTE_RS449	458,16135
#define MCI_DCE_RS449	459,16162
#define MCI_DTE_X21	460,16189
#define MCI_DCE_X21	461,16214
#define MCI_DTE_RS232_NRZI	462,16239
#define MCI_DCE_RS232_NRZI	463,16270
#define MCI_DXE_G703_UNBAL	464,16301
#define MCI_DXE_G703_BAL	465,16332
#define MCI_DTE_RS530	466,16361
#define MCI_DCE_RS530	467,16388
#define MCI_DTE_V35_NRZI	468,16415
#define MCI_DCE_V35_NRZI	469,16445
#define MCI_APP_SENSE1	474,16507
#define MCI_APP_SENSE0	475,16555
#define MCI_APP_RXC	476,16612
#define MCI_APP_TXC	477,16637
#define MCI_CLK_EXT	482,16690
#define MCI_CLK_GEN1	483,16734
#define MCI_CLK_GEN2	484,16793
#define MCI_CLK_GEN3	485,16852
#define MCI_TX_HEARSELF	490,16950
#define MCI_TX_ODDALIGN	491,17002
#define MCI_COND_ERROR 496,17118
#define MCI_COND_DCD 497,17183
#define MCI_COND_MASK 498,17249
#define MCI_ERR_GIANTS	503,17351
#define MCI_ERR_NOBUFFERS	504,17402
#define MCI_ERR_ACQUIRE	505,17458
#define MCI_ERR_COLLISIONS	506,17522
#define MCI_SX_ABORT	511,17633
#define MCI_SX_OVERRUN	512,17680
#define MCI_SX_FRAME	513,17731
#define MCI_SX_CRC	514,17794
#define MCI_SX_MASK 516,17836
#define MCI_ERR_RTS_TIMEOUT 518,17911
#define MCI_ERR_HALF_DUPLEX_VIOLATION 519,17983
#define MCI_EX_OVERRUN	524,18111
#define MCI_EX_CRC	525,18162
#define MCI_EX_FRAME	526,18202
#define MCI_EX_RUNT	527,18251
#define MCI_EX_MASK 529,18296
#define ETH_TXBD_MASK 534,18447
#define ETH_TXBD_SHIFT_GET 535,18528
#define ETH_TXBD_SHIFT_PUT 536,18609
#define ETH_TXD_MASK 537,18690
#define ETH_OLD_TXBD_MASK 538,18723
#define SP_REGS 540,18759
#define SP_REGS_DUMP 541,18837
#define DUMP_SPREGS 542,18917
#define DUMP_MEMD 543,18943
#define DUMP_MEMA 544,18969
typedef struct dump_t_ dump_t_546,18996
} dump_t;dump_t555,19220
static inline boolean mci_supports_fastswitching 564,19412
