==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.4
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to ' xc7z020clg484-1 '
@I [SYN-201] Setting up clock 'default' with a period of 5.95ns.
@I [HLS-10] Analyzing design file '/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDDebug/_sds/vhls/src/mmult.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'mmult_kernel' into 'mmult' (/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDDebug/_sds/vhls/src/mmult.cpp:133).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-3.1' (/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDDebug/_sds/vhls/src/mmult.cpp:49) in function 'mmult' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-3.1.1' (/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDDebug/_sds/vhls/src/mmult.cpp:54) in function 'mmult' completely.
@I [XFORM-101] Partitioning array 'A_buf' (/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDDebug/_sds/vhls/src/mmult.cpp:91) in dimension 2 with a block factor 8.
@I [XFORM-101] Partitioning array 'B_buf' (/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDDebug/_sds/vhls/src/mmult.cpp:92) in dimension 1 with a block factor 8.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDDebug/_sds/vhls/src/mmult.cpp:96:26) in function 'mmult'.
@I [XFORM-541] Flattening a loop nest 'Loop-2' (/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDDebug/_sds/vhls/src/mmult.cpp:115:26) in function 'mmult'.
@I [XFORM-541] Flattening a loop nest 'Loop-3' (/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDDebug/_sds/vhls/src/mmult.cpp:48:11) in function 'mmult'.
@I [XFORM-541] Flattening a loop nest 'Loop-4' (/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDDebug/_sds/vhls/src/mmult.cpp:136:26) in function 'mmult'.
@I [HLS-111] Elapsed time: 3.37 seconds; current memory usage: 68.2 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'mmult' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'mmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 3'.
@W [SCHED-69] Unable to schedule 'load' operation ('A_buf_0_load_2', /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDDebug/_sds/vhls/src/mmult.cpp:56->/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDDebug/_sds/vhls/src/mmult.cpp:133) on array 'A_buf[0]' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 297.
@I [SCHED-61] Pipelining loop 'Loop 4'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@W [SCHED-71] Latency directive discarded for region mmult since it contains subloops.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.35 seconds; current memory usage: 70.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'mmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.17 seconds; current memory usage: 74 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'mmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'mmult/A_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/A_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/A_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/A_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/A_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/A_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/A_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/B_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/B_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/B_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/B_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/B_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/B_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/B_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/C_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/C_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/C_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/C_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/C_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/C_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'mmult/C_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'mmult' to 'ap_ctrl_none'.
@I [RTGEN-100] Generating core module 'mmult_fadd_32ns_32ns_32_9_full_dsp': 16 instance(s).
@I [RTGEN-100] Generating core module 'mmult_fmul_32ns_32ns_32_5_max_dsp': 16 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'mmult'.
@I [HLS-111] Elapsed time: 0.45 seconds; current memory usage: 81.1 MB.
@I [RTMG-278] Implementing memory 'mmult_A_buf_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'mmult_C_buf_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'mmult'.
@I [WVHDL-304] Generating RTL VHDL for 'mmult'.
@I [WVLOG-307] Generating RTL Verilog for 'mmult'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 74.445 seconds; peak memory usage: 81.1 MB.
@I [LIC-101] Checked in feature [HLS]
