// Seed: 1480412222
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_5;
  module_0();
  tri0 id_6;
  id_7(
      .id_0(id_3),
      .id_1(id_1),
      .id_2(id_1),
      .id_3(1),
      .id_4(id_2),
      .id_5(1 - id_1),
      .id_6(),
      .id_7(id_2),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(id_1#(id_3))
  );
  integer id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  always id_8 <= 1;
  assign id_5 = id_6;
  assign id_5 = 1;
  wire id_12;
endmodule
