


                              Fusion Compiler (TM)

             Version U-2022.12-SP6 for linux64 - Aug 25, 2023 -SLE

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
############################################
#####          Auto Floorplan          #####
############################################
# Sourcing setup script
source -echo ../../setup/icc2_dp_setup.tcl
set CURR_DIR  [pwd]
set PROY_HOME ${CURR_DIR}/../..;
set TSMC_HOME "/mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME";
############################
## RTL file name and type ##
############################
set DESIGN_NAME "top"
set HDL "sverilog"
set DESIGN_LIBRARY "${DESIGN_NAME}_lib"
#################################
set time [get_date]
puts "Command Start at: ${time}"
Command Start at: Sun May 25 23:58:32 2025
####################################
### 1. Variables for design prep ###
####################################
### SDC File
set SDCNAME "${DESIGN_NAME}"
### Ref Libs
set NDM_LIBS_PATH "../../setup/ndm_libraries/ndm/"
set STD_TIME_FRAME "../../setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm"
set REFERENCE_LIBRARY "{${STD_TIME_FRAME} }"
set REFERENCE_LIBRARY 		[list   ${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sd_physical_only.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3_physical_only.ndm \
									${NDM_LIBS_PATH}/tpbn65v_physical_only.ndm \
									${NDM_LIBS_PATH}/tpin65gv_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sdml.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3ml.ndm \
									${NDM_LIBS_PATH}/ts1n65lpa2048x32m4_140a_5m.ndm ];
################################
### 2. Tech files and setup ####
################################
set TECH_FILE "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwp_140a/techfiles/tsmcn65_9lmT2.tf"
set TECH_LIB ""
#######################
## Layers and widths ##
#######################
set STANDARD_CELLS_WIDTH 0.42
set MAX_ROUTING_LAYER   "M6"
set MIN_ROUTING_LAYER   "M2"
set TARGET_SKEW         0.1
set RTL_PATH		"${CURR_DIR}/../../../common/rtl"
set SDC_PATH		"${CURR_DIR}/../../../common/sdc"
set SDC_FILE		"${CURR_DIR}/${DESIGN_NAME}.sdc"
####################################################
set VERILOG_PATH	"${RTL_PATH}/verilog"
set SVERILOG_PATH	"${RTL_PATH}/sverilog" 
set VHDL_PATH		"${RTL_PATH}/vhdl"
set RESULTS_PATH	"${CURR_DIR}/../../results"
set REPORTS_PATH	"${CURR_DIR}/../../reports"
###########
## Paths ##
###########
set DRC_RUNSET_FILE	"${CURR_DIR}/../../DRC/ICVLN65S_9M_6X2Z.26_1a"
set GDS_MAP_FILE        "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwpcg_200a/gdsout_6X2Z.map"
set ICV                "-I /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xh018/synopsys/v9_0/ICValidator/v9_0_2"
####################
## Auto-floorplan ##
####################
set CONTROL_AUTO           "core"
# Percentage of cell area usage
set CORE_UTILIZATION_AUTO  0.5
# Move the nucleus 10 units
set CORE_OFFSET_AUTO       10
# Core shape
set SHAPE_AUTO             "R"
# Aspect ratio
set SIDE_RATIO_AUTO        {1 1.5}
# Flip the first row of the cell
set FFR_AUTO               "true"
# Using the M3 layer for pins
set LAYER_PIN_AUTO         {M3}
# Allows pins on all sides of the cell
set SIDES_AUTO             {1 2 3 4}
# Distance between pins
set PIN_SPACE_AUTO         4
######################
## Floorplan manual ##
######################
set CONTROL_M            "core"
# Percentage of cell area usage
set CORE_UTILIZATION_M   0.5
# Move the nucleus 10 units 
set CORE_OFFSET_M        10
# Core shape
set SHAPE_M              "R"
# Aspect ratio 
set SIDE_RATIO_M         {1.5 1}
# Flip the first row of the cell
set FFR_M                "true" 
# Using the M3 layer for pins
set LAYER_PIN_M          {M3}
# Allows pins on all sides of the cell
set SIDES_M              {1 2 3 4}
# Distance between pins
set PIN_SPACE_M          4 
#########################
## Configure MultiCore ##
#########################
set_host_options -name Oculi -max_cores 2
#report_host_options
source ${CURR_DIR}/../../setup/utilities.tcl
set UNSELECT_RULES "PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*"
PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*
#### ----- Open lib and create new block from previous script (01_initial_syn.tcl) ----- ####
# Open the design library
open_lib ${DESIGN_LIBRARY}
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/fc_flow/flow/work/top_lib' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sd_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tpbn65v_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tpin65gv_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sdml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3ml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/fc_flow/setup/ndm_libraries/ndm/ts1n65lpa2048x32m4_140a_5m.ndm' (FILE-007)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sd_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sdml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3ml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
{top_lib}
# Copy and open block
copy_block -from ${DESIGN_NAME}/rtl_read -to ${DESIGN_NAME}/auto_floorplan
Information: User units loaded from library 'tcbn65lphpbwpcghvt_1' (LNK-040)
{top_lib:top/auto_floorplan.design}
open_block ${DESIGN_NAME}/auto_floorplan
Information: Incrementing open_count of block 'top_lib:top/auto_floorplan.design' to 2. (DES-021)
{top_lib:top/auto_floorplan.design}
set_dont_touch [get_nets parallel_out*] true 
Using libraries: top_lib tcbn65lphpbwpcghvt_1_physical_only tcbn65lphpbwp_1_physical_only tpdn65lpgv2od3_sd_physical_only tpfn65lpgv2od3_physical_only tpbn65v_physical_only tpin65gv_physical_only tcbn65lphpbwpcghvt_1 tcbn65lphpbwp_1 tpdn65lpgv2od3_sdml tpfn65lpgv2od3ml ts1n65lpa2048x32m4_140a_5m
Visiting block top_lib:top/auto_floorplan.design
Design 'top' was successfully linked.
1
set_dont_touch [get_nets serial_out*] true
1
# LOAD PARASITIC INFORMATION
read_parasitic_tech -name {RC_Worst} -tlup [list ${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwp_140a/techfiles/tluplus/cln65lp_1p09m+alrdl_cworst_top2.tluplus] -layermap [list ${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwp_140a/techfiles/tluplus/star.map_9M]
Warning: Layer mapping file warning. Tech layer 'metal1' mapped in layer mapping file is mask name of 'M1'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal10' mapped in layer mapping file is mask name of 'AP'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal2' mapped in layer mapping file is mask name of 'M2'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal3' mapped in layer mapping file is mask name of 'M3'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal4' mapped in layer mapping file is mask name of 'M4'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal5' mapped in layer mapping file is mask name of 'M5'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal6' mapped in layer mapping file is mask name of 'M6'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal7' mapped in layer mapping file is mask name of 'M7'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal8' mapped in layer mapping file is mask name of 'M8'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal9' mapped in layer mapping file is mask name of 'M9'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'poly' mapped in layer mapping file is mask name of 'PO'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'polyCont' mapped in layer mapping file is mask name of 'CO'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via1' mapped in layer mapping file is mask name of 'VIA1'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via2' mapped in layer mapping file is mask name of 'VIA2'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via3' mapped in layer mapping file is mask name of 'VIA3'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via4' mapped in layer mapping file is mask name of 'VIA4'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via5' mapped in layer mapping file is mask name of 'VIA5'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via6' mapped in layer mapping file is mask name of 'VIA6'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via7' mapped in layer mapping file is mask name of 'VIA7'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via8' mapped in layer mapping file is mask name of 'VIA8'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via9' mapped in layer mapping file is mask name of 'RV'. (TLUP-011)
1
read_parasitic_tech -name {RC_Best} -tlup  [list ${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwp_140a/techfiles/tluplus/cln65lp_1p09m+alrdl_rcbest_top2.tluplus] -layermap [list ${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwp_140a/techfiles/tluplus/star.map_9M]
Warning: Layer mapping file warning. Tech layer 'metal1' mapped in layer mapping file is mask name of 'M1'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal10' mapped in layer mapping file is mask name of 'AP'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal2' mapped in layer mapping file is mask name of 'M2'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal3' mapped in layer mapping file is mask name of 'M3'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal4' mapped in layer mapping file is mask name of 'M4'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal5' mapped in layer mapping file is mask name of 'M5'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal6' mapped in layer mapping file is mask name of 'M6'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal7' mapped in layer mapping file is mask name of 'M7'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal8' mapped in layer mapping file is mask name of 'M8'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal9' mapped in layer mapping file is mask name of 'M9'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'poly' mapped in layer mapping file is mask name of 'PO'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'polyCont' mapped in layer mapping file is mask name of 'CO'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via1' mapped in layer mapping file is mask name of 'VIA1'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via2' mapped in layer mapping file is mask name of 'VIA2'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via3' mapped in layer mapping file is mask name of 'VIA3'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via4' mapped in layer mapping file is mask name of 'VIA4'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via5' mapped in layer mapping file is mask name of 'VIA5'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via6' mapped in layer mapping file is mask name of 'VIA6'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via7' mapped in layer mapping file is mask name of 'VIA7'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via8' mapped in layer mapping file is mask name of 'VIA8'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via9' mapped in layer mapping file is mask name of 'RV'. (TLUP-011)
1
#### ----- Routing settings -----  ####
# Set max routing layer
if {$MAX_ROUTING_LAYER != ""} {set_ignored_layers -max_routing_layer $MAX_ROUTING_LAYER}
1
# Set min routing layer
if {$MIN_ROUTING_LAYER != ""} {set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER}
1
# How to see routing directions of interconnect layers:
set layers [get_layers -filter "layer_type==interconnect"]
{M1 M2 M3 M4 M5 M6 M7 M8 M9 AP}
foreach_in_collection layer $layers {
   set att [get_attribute [get_layers $layer] routing_direction]
   echo "The routing direction for [get_object_name $layer] is $att"
}
The routing direction for M1 is unknown
The routing direction for M2 is unknown
The routing direction for M3 is unknown
The routing direction for M4 is unknown
The routing direction for M5 is unknown
The routing direction for M6 is unknown
The routing direction for M7 is unknown
The routing direction for M8 is unknown
The routing direction for M9 is unknown
The routing direction for AP is unknown
set_attribute -objects [get_layers M1] -name routing_direction -value horizontal
Information: The design specific attribute override for layer 'M1' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
{M1}
set_attribute -objects [get_layers M2] -name routing_direction -value vertical
Information: The design specific attribute override for layer 'M2' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
{M2}
set_attribute -objects [get_layers M3] -name routing_direction -value horizontal
Information: The design specific attribute override for layer 'M3' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
{M3}
set_attribute -objects [get_layers M4] -name routing_direction -value vertical
Information: The design specific attribute override for layer 'M4' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
{M4}
set_attribute -objects [get_layers M5] -name routing_direction -value horizontal
Information: The design specific attribute override for layer 'M5' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
{M5}
set_attribute -objects [get_layers M6] -name routing_direction -value vertical
Information: The design specific attribute override for layer 'M6' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
{M6}
set_attribute -objects [get_layers M7] -name routing_direction -value horizontal
Information: The design specific attribute override for layer 'M7' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
{M7}
set_attribute -objects [get_layers M8] -name routing_direction -value vertical
Information: The design specific attribute override for layer 'M8' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
{M8}
set_attribute -objects [get_layers M9] -name routing_direction -value horizontal
Information: The design specific attribute override for layer 'M9' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
{M9}
#set_attribute -objects [get_layers AP] -name routing_direction -value horizontal
#### ----- Sourcing antenna rules and corner scenario  setup ----- #### -------------------------- ASK PABLO ABOUT ANTENA AND CORNER SETUP
set_app_options -name opt.tie_cell.add_to_highest_hierarchy -value false
opt.tie_cell.add_to_highest_hierarchy false
set_attribute [get_lib_cells */TIE*] dont_touch false
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:TIEHHPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:TIELHPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
{tcbn65lphpbwp_1/TIEHHPBWP tcbn65lphpbwp_1/TIELHPBWP}
set_lib_cell_purpose -include optimization [get_lib_cells */TIE*]
Information: The command 'set_lib_cell_purpose' cleared the undo history. (UNDO-016)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:TIEHHPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:TIELHPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
1
source -echo ../scripts/set_antenna_rules.tcl
#read_clf_antenna_properties /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Back_End/milkyway/tcbn65lphpbwp_140a/clf/antenna_tcbn65lphpbwp.clf -library my_workspace_tcbn65lphpbwp
#read_clf_antenna_properties /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Back_End/milkyway/tcbn65lphpbwp_140a/clf/antenna_tcbn65lphpbwp.clf -library tcbn65lphpbwp_1
#string read_clf_antenna_properties
#[-library library_name]
#clf_file_name
#
#write_clf_antenna_properties -library tcbn65lphpbwp_1 tcbn65lphpbwp_1c.clf
#
#write_clf_antenna_properties
#[-library library_name]
#clf_file_name
#
#--------------------
set_parameter -name doAntennaConx -value 4
Warning: Command set_parameter is obsolete. See the command's man page for alternatives. (CMD-108)
set lib [current_lib];
remove_antenna_rules -library $lib
set topMetalLayer 9;
set RDLMetal AP;
set RDLVia RV;
##### Single metal layer sidewall area rule #####
define_antenna_rule $lib \
  -mode 4 \
  -diode_mode 4 \
  -metal_ratio 0 \
  -cut_ratio 0
define_antenna_layer_rule $lib \
  -mode 4 \
  -layer "$RDLMetal" \
  -ratio 2000 \
  -diode_ratio {0.06 0 8000 30000}
##### Single metal/via layer area rule #####
define_antenna_rule $lib \
  -mode 1 \
  -diode_mode 4 \
  -metal_ratio 0 \
  -cut_ratio 20
define_antenna_layer_rule $lib \
            -mode 1 \
            -layer "M$topMetalLayer" \
            -ratio 5000 \
            -diode_ratio {0.06 0 8000 50000}
define_antenna_layer_rule $lib \
            -mode 1 \
            -layer "$RDLVia" \
            -ratio 200 \
            -diode_ratio {0.06 0 83 400}
##### Cumulative metal/via layer area rule #####
define_antenna_rule $lib \
  -mode 2 \
  -diode_mode 4 \
  -metal_ratio 0 \
  -cut_ratio 0
for {set i 1} {$i < $topMetalLayer} {incr i} {
  define_antenna_layer_rule $lib \
    -mode 2 \
    -layer "M$i" \
    -ratio 5000 \
    -diode_ratio {0.06 0 456 43000}
}
define_antenna_layer_rule $lib \
    -mode 2 \
    -layer "M$topMetalLayer" \
    -ratio 5000 \
    -diode_ratio {0 1 0 0}
for {set i 1} {$i < $topMetalLayer} {incr i} {
  define_antenna_layer_rule $lib \
    -mode 2 \
    -layer "VIA$i" \
    -ratio 900 \
    -diode_ratio {0.06 0 210 900}
}
##### Routing Option Related to Antenna Fixing #####
set_parameter -name doAntennaConx -value 4 -module droute
Warning: Command set_parameter is obsolete. See the command's man page for alternatives. (CMD-108)
report_antenna_rules > antenna.rule
source -echo ../scripts/mode_corner_scenario.tcl
puts " ################################################## "
 ################################################## 
puts " ## 1. Define Corners "
 ## 1. Define Corners 
puts " ################################################## "
 ################################################## 
puts ""

set LIB_MAX_CORNER WCCOM
set LIB_MIN_CORNER MLCOM
puts ""

puts ""

puts " Corner - Worst case "
 Corner - Worst case 
create_corner cornerSS
current_corner cornerSS
set_parasitic_parameters -early_spec RC_Worst -late_spec RC_Worst
set_operating_conditions -max_library tcbn65lphpbwp_1 -max ${LIB_MAX_CORNER} -min_library tcbn65lphpbwp_1 -min ${LIB_MAX_CORNER}
puts ""

puts "  Corner - Best case "
  Corner - Best case 
create_corner cornerFF
current_corner cornerFF
set_parasitic_parameters -early_spec RC_Best -late_spec RC_Best
set_operating_conditions -max_library tcbn65lphpbwp_1 -max ${LIB_MIN_CORNER} -min_library tcbn65lphpbwp_1 -min ${LIB_MIN_CORNER}
puts ""

puts ""

puts ""

puts " ################################################## "
 ################################################## 
puts " ## 1. Define Modes "
 ## 1. Define Modes 
puts " ################################################## "
 ################################################## 
puts ""

puts ""

create_mode mode1
current_mode mode1
puts ""

puts ""

puts " ################################################## "
 ################################################## 
puts " ## 2. Define Scenarios "
 ## 2. Define Scenarios 
puts " ################################################## "
 ################################################## 
puts ""

puts ""

puts "***************************"
***************************
puts "CREATE SCENARIO SLOW"
CREATE SCENARIO SLOW
puts "***************************"
***************************
puts ""

puts ""

create_scenario -mode mode1 -corner cornerSS -name scenarioSS
Created scenario scenarioSS for mode mode1 and corner cornerSS
All analysis types are activated.
current_scenario scenarioSS
set_scenario_status -hold false scenarioSS
Scenario scenarioSS (mode mode1 corner cornerSS) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
set_app_options -name time.convert_constraint_from_bc_wc -value wc_only
puts ""

puts ""

#source ${SOURCE_PATH}/Contador.sdc
source -echo ../scripts/02_01_sdc_processing.tcl
############################################
#####          SDC processing          #####
############################################
# Read the constraints of the sdc file
read_sdc -echo ../../../common/sdc/$SDCNAME.sdc
Information: Loading SDC version 2.1 file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/common/sdc/top.sdc' (FILE-007)
set PERIOD  10
set CLOCK_NAME SYS_CLK
set CLOCK_PIN clk
set TRANSITION 0.53
set TRANSITION 0.2
set UNCERTAINTY 0.3
create_clock -period $PERIOD -name $CLOCK_NAME [get_ports $CLOCK_PIN]
set_clock_uncertainty -setup $UNCERTAINTY [get_clocks $CLOCK_NAME]
set_clock_transition -rise $TRANSITION [get_clocks $CLOCK_NAME]
set_clock_transition -fall $TRANSITION [get_clocks $CLOCK_NAME]
set all_input_pins [remove_from_collection [all_inputs] [get_port clk]]
#set single_load [load_of */INHDLLX0/A]
#set multi_load [expr 10 * $single_load]
set INPUT_DELAY  0.8
set OUTPUT_DELAY  1
set CLOCK_NAME SYS_CLK
# IO properties
set_input_delay $INPUT_DELAY -clock $CLOCK_NAME $all_input_pins
Information: Timer using 1 threads
set_output_delay $OUTPUT_DELAY -clock $CLOCK_NAME [all_outputs]
#set_load -pin_load $multi_load [all_outputs]
puts ""

puts ""

puts ""

puts ""

puts ""

puts "***************************"
***************************
puts "CREATE SCENARIO FAST"
CREATE SCENARIO FAST
puts "***************************"
***************************
puts ""

puts ""

create_scenario -mode mode1 -corner cornerFF -name scenarioFF
Created scenario scenarioFF for mode mode1 and corner cornerFF
All analysis types are activated.
current_scenario scenarioFF
set_scenario_status -setup false scenarioFF
Scenario scenarioFF (mode mode1 corner cornerFF) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
set_app_options -name time.convert_constraint_from_bc_wc -value bc_only
puts ""

puts ""

#source ${SOURCE_PATH}/Contador.sdc
source -echo ../scripts/02_01_sdc_processing.tcl
############################################
#####          SDC processing          #####
############################################
# Read the constraints of the sdc file
read_sdc -echo ../../../common/sdc/$SDCNAME.sdc
Information: Loading SDC version 2.1 file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/common/sdc/top.sdc' (FILE-007)
set PERIOD  10
set CLOCK_NAME SYS_CLK
set CLOCK_PIN clk
set TRANSITION 0.53
set TRANSITION 0.2
set UNCERTAINTY 0.3
create_clock -period $PERIOD -name $CLOCK_NAME [get_ports $CLOCK_PIN]
Warning: Redefining clock 'SYS_CLK'.  
        Previously defined at: /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_TMR/TMR_64/FLOW/common/sdc/top.sdc, line 11 (UIC-034)
set_clock_uncertainty -setup $UNCERTAINTY [get_clocks $CLOCK_NAME]
set_clock_transition -rise $TRANSITION [get_clocks $CLOCK_NAME]
set_clock_transition -fall $TRANSITION [get_clocks $CLOCK_NAME]
set all_input_pins [remove_from_collection [all_inputs] [get_port clk]]
#set single_load [load_of */INHDLLX0/A]
#set multi_load [expr 10 * $single_load]
set INPUT_DELAY  0.8
set OUTPUT_DELAY  1
set CLOCK_NAME SYS_CLK
# IO properties
set_input_delay $INPUT_DELAY -clock $CLOCK_NAME $all_input_pins
set_output_delay $OUTPUT_DELAY -clock $CLOCK_NAME [all_outputs]
#set_load -pin_load $multi_load [all_outputs]
#source ${PROYECT_PATH}/pnr/dig_filter.sdc
puts ""

puts ""

puts "fast scenario created"
fast scenario created
puts ""

puts ""

puts " Reset the time.convert_constraint_from_bc_wc application option to none. "
 Reset the time.convert_constraint_from_bc_wc application option to none. 
set_app_options -name time.convert_constraint_from_bc_wc -value none
puts ""

puts ""

# report_corners -verbose
#### ----- Setup application options ----- ####
# Enable floorplan without scandef 
set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
# Enable auto floorplan
set_app_options -name compile.auto_floorplan.enable            -value true
compile.auto_floorplan.enable true
#### ----- Auto floorplan ----- ####
# Check the design before compile_fusion
compile_fusion -check_only
Warning: No site rows found in floorplan. (LGL-397)
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting 'compile_fusion -check_only' (FLW-8000)
Information: Time: 2025-05-25 23:58:33 / Session: 0.00 hr / Command: 0.00 hr / Memory: 440 MB (FLW-8100)
CPU Load: 13%, Ram Free: 0 GB, Swap Free: 4 GB, Work Disk Free: 215 GB, Tmp Disk Free: 53 GB
Warning: No site rows found in floorplan. (LGL-397)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 8 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 1 unique error and warning message tags while observing checkOnly: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    10     9  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:    10     9  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 9 error&warning MSGs observed during checkOnly (MSG-3103)
Information: Ending   'compile_fusion -check_only' (FLW-8001)
Information: Time: 2025-05-25 23:58:34 / Session: 0.00 hr / Command: 0.00 hr / Memory: 601 MB (FLW-8100)
CPU Load: 13%, Ram Free: 0 GB, Swap Free: 4 GB, Work Disk Free: 215 GB, Tmp Disk Free: 53 GB
1
# Initial auto floorplan creation
compile_fusion -to logic_opto 
Warning: No site rows found in floorplan. (LGL-397)
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting 'compile_fusion -to logic_opto' (FLW-8000)
Information: Time: 2025-05-25 23:58:34 / Session: 0.00 hr / Command: 0.00 hr / Memory: 601 MB (FLW-8100)
CPU Load: 13%, Ram Free: 0 GB, Swap Free: 4 GB, Work Disk Free: 215 GB, Tmp Disk Free: 53 GB
Warning: No site rows found in floorplan. (LGL-397)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2025-05-25 23:58:35 / Session: 0.00 hr / Command: 0.00 hr / Memory: 632 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2025-05-25 23:58:36 / Session: 0.00 hr / Command: 0.00 hr / Memory: 680 MB (FLW-8100)
Information: Result of compile_fusion / initial_map / MV Cell Insertion (FLW-8500)
Information: Total number of MV cells in the design. (MV-334)
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2025-05-25 23:58:36 / Session: 0.00 hr / Command: 0.00 hr / Memory: 680 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-05-25 23:58:36 / Session: 0.00 hr / Command: 0.00 hr / Memory: 680 MB (FLW-8100)
Information: The hierarchy voter_inst is not ungrouped due to restrictions. (UNG-1004)
Information: The hierarchy register_1 is not ungrouped due to restrictions. (UNG-1004)
Information: The hierarchy register_2 is not ungrouped due to restrictions. (UNG-1004)
Information: The hierarchy register_3 is not ungrouped due to restrictions. (UNG-1004)
Information: 4 of 4 hierarchies are not ungrouped because of restrictions. Use report_ungroup for a list. (UNG-1005)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Register Bits Before Sharing = 192, After Sharing = 192, Savings = 0 (SQM-2000)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-05-25 23:58:40 / Session: 0.01 hr / Command: 0.00 hr / Memory: 742 MB (FLW-8100)

Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting compile_fusion / initial_map / Early Logic Optimization (FLW-8000)
Information: Time: 2025-05-25 23:58:41 / Session: 0.01 hr / Command: 0.00 hr / Memory: 742 MB (FLW-8100)
Information: Timer using 1 threads
Information: Ending   compile_fusion / initial_map / Early Logic Optimization (FLW-8001)
Information: Time: 2025-05-25 23:58:45 / Session: 0.01 hr / Command: 0.00 hr / Memory: 742 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8000)
Information: Time: 2025-05-25 23:58:45 / Session: 0.01 hr / Command: 0.00 hr / Memory: 742 MB (FLW-8100)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: Constraints set on instance 'ne_30' may be ignored. (HDL-128)
Information: Constraints set on instance 'ne_31' may be ignored. (HDL-128)
Information: Constraints set on instance 'ne_32' may be ignored. (HDL-128)
Information: Added key list 'DesignWare' to design 'top'. (DWS-0216)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8001)
Information: Time: 2025-05-25 23:58:47 / Session: 0.01 hr / Command: 0.00 hr / Memory: 742 MB (FLW-8100)

Information: Register Bits Before Sharing = 192, After Sharing = 192, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-05-25 23:58:48 / Session: 0.01 hr / Command: 0.00 hr / Memory: 742 MB (FLW-8100)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-05-25 23:58:48 / Session: 0.01 hr / Command: 0.00 hr / Memory: 742 MB (FLW-8100)

Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           3 |            192 |        192
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       5152.00           -        1186              0.01       741
Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2025-05-25 23:58:48 / Session: 0.01 hr / Command: 0.00 hr / Memory: 742 MB (FLW-8100)
CPU Load: 13%, Ram Free: 0 GB, Swap Free: 4 GB, Work Disk Free: 215 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     3     3  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:     3     2  3 SQM-1067  WARNING   Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... (MSG-3032)
Information:     3     3  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:    48    28  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:    57    36  3        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 36 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2025-05-25 23:58:48 / Session: 0.01 hr / Command: 0.00 hr / Memory: 742 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Warning: Auto deriving 'vertical' routing direction for layer 'AP'. (DMM-115)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 7190.399902 (AFP-2021)
Information: Generated core boundary = { {0 0} {0 84} {85.6 84} {85.6 0} } (AFP-2022)
Information: Change threshold for extractor is reset. (FLW-1300)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2025-05-25 23:58:48 / Session: 0.01 hr / Command: 0.00 hr / Memory: 757 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           3 |            192 |        192
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2025-05-25 23:58:50 / Session: 0.01 hr / Command: 0.00 hr / Memory: 881 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-05-25 23:58:51 / Session: 0.01 hr / Command: 0.00 hr / Memory: 881 MB (FLW-8100)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-05-25 23:58:54 / Session: 0.01 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2025-05-25 23:58:54 / Session: 0.01 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2025-05-25 23:59:08 / Session: 0.01 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)

Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Register Bits Before Sharing = 192, After Sharing = 192, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-05-25 23:59:12 / Session: 0.01 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-05-25 23:59:12 / Session: 0.01 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2025-05-25 23:59:12 / Session: 0.01 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 7207.200195 (AFP-2021)
Information: Generated core boundary = { {0 0} {0 84} {85.8 84} {85.8 0} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan         7207.2   { {0 0} {0 84} {85.8 84} {85.8 0} }
die   auto-floorplan         7207.2   { {0 0} {0 84} {85.8 84} {85.8 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  136               136               136                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2025-05-25 23:59:12 / Session: 0.01 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2025-05-25 23:59:12 / Session: 0.01 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 1260
Timing factor = 1
Non-default weight range: (0.985915, 2.95775)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.10524e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2025-05-25 23:59:13 / Session: 0.01 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-05-25 23:59:14 / Session: 0.01 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-05-25 23:59:15 / Session: 0.01 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-05-25 23:59:15 / Session: 0.01 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-05-25 23:59:15 / Session: 0.01 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-05-25 23:59:15 / Session: 0.01 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-05-25 23:59:18 / Session: 0.02 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-05-25 23:59:18 / Session: 0.02 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-05-25 23:59:18 / Session: 0.02 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2025-05-25 23:59:18 / Session: 0.02 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.15%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: Generated core area = 7396.000000 (AFP-2021)
Information: Generated core boundary = { {0 0} {0 86} {86 86} {86 0} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M2
Max routing layer: M6


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
top                    M2      M6      AP       Not allowed

Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell top has duplicated redundant library pin shapes at {0.005 -1.800} {85.995 -1.600} on layer M2. (ZRT-625)
Warning: Master cell top has duplicated redundant library pin shapes at {0.005 -1.800} {85.995 -1.600} on layer M2. (ZRT-625)
Warning: Master cell top has duplicated redundant library pin shapes at {0.005 -1.800} {85.995 -1.600} on layer M2. (ZRT-625)
Warning: Master cell top has duplicated redundant library pin shapes at {0.005 -1.800} {85.995 -1.600} on layer M2. (ZRT-625)
Warning: Master cell top has duplicated redundant library pin shapes at {0.005 -1.800} {85.995 -1.600} on layer M2. (ZRT-625)
Warning: Master cell top has duplicated redundant library pin shapes at {0.005 -1.800} {85.995 -1.600} on layer M2. (ZRT-625)
Warning: Master cell top has duplicated redundant library pin shapes at {0.005 -1.800} {85.995 -1.600} on layer M2. (ZRT-625)
Warning: Master cell top has duplicated redundant library pin shapes at {0.005 -1.800} {85.995 -1.600} on layer M2. (ZRT-625)
Warning: Master cell top has duplicated redundant library pin shapes at {0.005 -1.800} {85.995 -1.600} on layer M2. (ZRT-625)
Warning: Master cell top has duplicated redundant library pin shapes at {0.005 -1.800} {85.995 -1.600} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Warning: Cell register_3/ctmi_1118 is placed overlapping with other cells at {{65.749 1.826} {67.349 3.826}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   43  Alloctr   44  Proc 7858 
Printing options for 'route.common.*'
common.clock_topology                                   :	 normal              
common.single_connection_to_pins                        :	 off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.deterministic                                    :	 on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-2.00um,-2.00um,88.00um,88.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   48  Alloctr   48  Proc 7858 
Net statistics:
Total number of nets to route for block pin placement     = 136
Number of interface nets to route for block pin placement = 136
Net length statistics: 
Net Count(Ignore Fully Rted) 272, Total Half Perimeter Wire Length (HPWL) 13631 microns
HPWL   0 ~   50 microns: Net Count      135	Total HPWL         1747 microns
HPWL  50 ~  100 microns: Net Count      136	Total HPWL        11722 microns
HPWL 100 ~  200 microns: Net Count        1	Total HPWL          162 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   48  Alloctr   49  Proc 7858 
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
Average gCell capacity  18.67	 on layer (1)	 M1
Average gCell capacity  18.67	 on layer (2)	 M2
Average gCell capacity  18.67	 on layer (3)	 M3
Average gCell capacity  18.67	 on layer (4)	 M4
Average gCell capacity  18.67	 on layer (5)	 M5
Average gCell capacity  18.67	 on layer (6)	 M6
Average gCell capacity  18.67	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 18.75	 on layer (1)	 M1
Average number of tracks per gCell 18.75	 on layer (2)	 M2
Average number of tracks per gCell 18.75	 on layer (3)	 M3
Average number of tracks per gCell 18.75	 on layer (4)	 M4
Average number of tracks per gCell 18.75	 on layer (5)	 M5
Average number of tracks per gCell 18.75	 on layer (6)	 M6
Average number of tracks per gCell 18.75	 on layer (7)	 M7
Average number of tracks per gCell 4.71	 on layer (8)	 M8
Average number of tracks per gCell 4.71	 on layer (9)	 M9
Average number of tracks per gCell 0.62	 on layer (10)	 AP
Number of gCells = 5760
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   48  Alloctr   49  Proc 7858 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   48  Alloctr   49  Proc 7858 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   48  Alloctr   49  Proc 7858 
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   60  Alloctr   61  Proc 7858 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~1417.0000um (354 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   60  Alloctr   61  Proc 7858 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2383.20
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1052.87
Initial. Layer M3 wire length = 1231.01
Initial. Layer M4 wire length = 99.32
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 233
Initial. Via VIA12 count = 136
Initial. Via VIA23 count = 83
Initial. Via VIA34 count = 14
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   60  Alloctr   61  Proc 7858 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Global Routing] Total (MB): Used   60  Alloctr   61  Proc 7858 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   51  Alloctr   52  Proc 7858 
CPU Time for Global Route: 00:00:00.25u 00:00:00.00s 00:00:00.25e: 
Number of block ports: 136
Number of block pin locations assigned from router: 136
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 136
CPU Time for Pin Creation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Total Pin Placement CPU Time: 00:00:00.26u 00:00:00.00s 00:00:00.27e: 
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan           7396   { {0 0} {0 86} {86 86} {86 0} }
die   auto-floorplan           7396   { {0 0} {0 86} {86 86} {86 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  136               136               136                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2025-05-25 23:59:18 / Session: 0.02 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)

Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       5188.40           -        1189              0.02       880
Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2025-05-25 23:59:18 / Session: 0.02 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)
CPU Load: 13%, Ram Free: 0 GB, Swap Free: 4 GB, Work Disk Free: 215 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 8 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    12     9  3 SQM-1067  WARNING   Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     3  0 ZRT-026   WARNING   Warning: Layer M9 pitch 0.800 may be too small: wire/via-dow... (MSG-3032)
Information:     1     1  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:     1     1  0 ZRT-763   WARNING   Warning: Cell register_3/ctmi_1118 is placed overlapping wit... (MSG-3032)
Information:    10    10  0 ZRT-625   WARNING   Warning: Master cell top has duplicated redundant library pi... (MSG-3032)
Information:    12    12  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    42    39  1        8  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 39 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Timer using 1 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 3 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 11 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     3     3  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:    12    12  3 SQM-1067  WARNING   Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... (MSG-3032)
Information:     3     3  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     3  0 ZRT-026   WARNING   Warning: Layer M9 pitch 0.800 may be too small: wire/via-dow... (MSG-3032)
Information:     1     1  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:     1     1  0 ZRT-763   WARNING   Warning: Cell register_3/ctmi_1118 is placed overlapping wit... (MSG-3032)
Information:    48    37  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:    10    10  0 ZRT-625   WARNING   Warning: Master cell top has duplicated redundant library pi... (MSG-3032)
Information:    15    15  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    99    88  3       11  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 88 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -to logic_opto' (FLW-8001)
Information: Time: 2025-05-25 23:59:19 / Session: 0.02 hr / Command: 0.01 hr / Memory: 881 MB (FLW-8100)
CPU Load: 13%, Ram Free: 0 GB, Swap Free: 4 GB, Work Disk Free: 215 GB, Tmp Disk Free: 53 GB
1
# Auto floorplan constraints
set_auto_floorplan_constraints \
	-control_type $CONTROL_AUTO \
	-core_utilization $CORE_UTILIZATION_AUTO \
	-core_offset $CORE_OFFSET_AUTO \
	-shape $SHAPE_AUTO \
	-side_ratio $SIDE_RATIO_AUTO \
        -flip_first_row $FFR_AUTO \

1
#-site_def hdll \ ---------------- GOTTA CHECK THIS
# Check previous constraints
report_auto_floorplan_constraints
Option Names                   Option Values
side_ratio:                    1.0000 1.5000 
side_length:                   
core_utilization:              0.5000
control_type:                  core
boundary:                      
shape:                         R
orientation:                   N
coincident_boundary:           true
flip_first_row:                true
core_offset:                   10.0000 
row_core_ratio:                1.0
honor_pad_limit:               false
use_site_row:                  false
site_def:                      
origin_offset:                 0.0000 0.0000
row_pattern:                   
track_script:                  
1
# PG Network
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 23:59:19 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/931
Ground net VSS                0/931
--------------------------------------------------------------------------------
Information: connections of 1862 power/ground pin(s) are created or changed.
1
# Pin placemment
set_app_options -name compile.auto_floorplan.place_pins -value all
compile.auto_floorplan.place_pins all
set ports [remove_from_collection [get_ports] {VDD VSS}]
{clk rst enable load serial_in {mode[1]} {mode[0]} {parallel_in[63]} {parallel_in[62]} {parallel_in[61]} {parallel_in[60]} {parallel_in[59]} {parallel_in[58]} {parallel_in[57]} {parallel_in[56]} {parallel_in[55]} {parallel_in[54]} {parallel_in[53]} {parallel_in[52]} {parallel_in[51]} {parallel_in[50]} {parallel_in[49]} {parallel_in[48]} {parallel_in[47]} {parallel_in[46]} {parallel_in[45]} {parallel_in[44]} {parallel_in[43]} {parallel_in[42]} {parallel_in[41]} {parallel_in[40]} {parallel_in[39]} {parallel_in[38]} {parallel_in[37]} {parallel_in[36]} {parallel_in[35]} {parallel_in[34]} {parallel_in[33]} {parallel_in[32]} {parallel_in[31]} {parallel_in[30]} {parallel_in[29]} {parallel_in[28]} {parallel_in[27]} {parallel_in[26]} {parallel_in[25]} {parallel_in[24]} {parallel_in[23]} {parallel_in[22]} {parallel_in[21]} {parallel_in[20]} {parallel_in[19]} {parallel_in[18]} {parallel_in[17]} {parallel_in[16]} {parallel_in[15]} {parallel_in[14]} {parallel_in[13]} {parallel_in[12]} {parallel_in[11]} {parallel_in[10]} {parallel_in[9]} {parallel_in[8]} {parallel_in[7]} {parallel_in[6]} {parallel_in[5]} {parallel_in[4]} {parallel_in[3]} {parallel_in[2]} {parallel_in[1]} {parallel_in[0]} serial_out {parallel_out[63]} {parallel_out[62]} {parallel_out[61]} {parallel_out[60]} {parallel_out[59]} {parallel_out[58]} {parallel_out[57]} {parallel_out[56]} {parallel_out[55]} {parallel_out[54]} {parallel_out[53]} {parallel_out[52]} {parallel_out[51]} {parallel_out[50]} {parallel_out[49]} {parallel_out[48]} {parallel_out[47]} {parallel_out[46]} {parallel_out[45]} {parallel_out[44]} {parallel_out[43]} {parallel_out[42]} {parallel_out[41]} {parallel_out[40]} {parallel_out[39]} {parallel_out[38]} {parallel_out[37]} {parallel_out[36]} ...}
# Global pin constraints 
set_block_pin_constraints -self \
	-allowed_layers $LAYER_PIN_AUTO \
	-sides $SIDES_AUTO \
	-pin_spacing_distance $PIN_SPACE_AUTO 
Information: The command 'set_block_pin_constraints' cleared the undo history. (UNDO-016)
Information: Block pin constraints pin_spacing_distance, allowed_layers, sides are set for top block top/auto_floorplan. (DPPA-403)
1
# \
	#-width 0.19 \
	#-length 0.19 
# Individual pin constraints (If necessary)
#set_individual_pin_constraints \
#	-ports [get_ports <pin_name>] \
#	-sides 1 \
#	-allowed_layers MET1
# Check previous pin constraints
report_block_pin_constraints -self
****************************************
Report : report_block_pin_constraints
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 23:59:19 2025
****************************************

  Pin constraints report on blocks 
  ========================================

    block top :
      feedthroughs allowed: false
      corner_keepout_num_tracks: 5
      pin_spacing_distance: 4.0000 
      allowed_layers: M3
      sides: 1 2 3 4
      hard_constraints: off
      stacking_allowed: any

1
# Tuned auto floorplan creation ----------------------------------------------------------  ASK PABLO
#set_lib_cell_purpose -include none {*/SDF* */ANTENNA* */MPROBE* */SIGNALHOLDDHDLL}
# Final auto floorplan
compile_fusion -to logic_opto
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -to logic_opto' (FLW-8000)
Information: Time: 2025-05-25 23:59:19 / Session: 0.02 hr / Command: 0.00 hr / Memory: 881 MB (FLW-8100)
CPU Load: 13%, Ram Free: 0 GB, Swap Free: 4 GB, Work Disk Free: 215 GB, Tmp Disk Free: 53 GB
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2025-05-25 23:59:20 / Session: 0.02 hr / Command: 0.00 hr / Memory: 881 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2025-05-25 23:59:21 / Session: 0.02 hr / Command: 0.00 hr / Memory: 881 MB (FLW-8100)
Information: Result of compile_fusion / initial_map / MV Cell Insertion (FLW-8500)
Information: Total number of MV cells in the design. (MV-334)
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2025-05-25 23:59:21 / Session: 0.02 hr / Command: 0.00 hr / Memory: 881 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-05-25 23:59:21 / Session: 0.02 hr / Command: 0.00 hr / Memory: 881 MB (FLW-8100)
Information: The hierarchy voter_inst is not ungrouped due to restrictions. (UNG-1004)
Information: The hierarchy register_1 is not ungrouped due to restrictions. (UNG-1004)
Information: The hierarchy register_2 is not ungrouped due to restrictions. (UNG-1004)
Information: The hierarchy register_3 is not ungrouped due to restrictions. (UNG-1004)
Information: 4 of 7 hierarchies are not ungrouped because of restrictions. Use report_ungroup for a list. (UNG-1005)
Information: Register Bits Before Sharing = 192, After Sharing = 192, Savings = 0 (SQM-2000)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-05-25 23:59:26 / Session: 0.02 hr / Command: 0.00 hr / Memory: 900 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Early Logic Optimization (FLW-8000)
Information: Time: 2025-05-25 23:59:26 / Session: 0.02 hr / Command: 0.00 hr / Memory: 900 MB (FLW-8100)
Information: Extraction observers are detached as design net change threshold is reached.
Information: Timer using 1 threads
Information: Ending   compile_fusion / initial_map / Early Logic Optimization (FLW-8001)
Information: Time: 2025-05-25 23:59:27 / Session: 0.02 hr / Command: 0.00 hr / Memory: 900 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8000)
Information: Time: 2025-05-25 23:59:27 / Session: 0.02 hr / Command: 0.00 hr / Memory: 900 MB (FLW-8100)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8001)
Information: Time: 2025-05-25 23:59:28 / Session: 0.02 hr / Command: 0.00 hr / Memory: 900 MB (FLW-8100)

Information: Register Bits Before Sharing = 192, After Sharing = 192, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-05-25 23:59:28 / Session: 0.02 hr / Command: 0.00 hr / Memory: 900 MB (FLW-8100)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-05-25 23:59:28 / Session: 0.02 hr / Command: 0.00 hr / Memory: 900 MB (FLW-8100)

Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           6 |            192 |        192
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       5512.40           -        1390              0.02       899
Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2025-05-25 23:59:28 / Session: 0.02 hr / Command: 0.00 hr / Memory: 900 MB (FLW-8100)
CPU Load: 20%, Ram Free: 0 GB, Swap Free: 4 GB, Work Disk Free: 215 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 3 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     8     5  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:    14     1  3 SQM-1067  WARNING   Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... (MSG-3032)
Information:     8     5  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:    30    11  3        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 11 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2025-05-25 23:59:28 / Session: 0.02 hr / Command: 0.00 hr / Memory: 900 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 10956.799805 (AFP-2021)
Information: Generated core boundary = { {10 10} {10 138} {95.6 138} {95.6 10} } (AFP-2022)
Information: Change threshold for extractor is reset. (FLW-1300)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2025-05-25 23:59:29 / Session: 0.02 hr / Command: 0.00 hr / Memory: 900 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           3 |            192 |        192
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2025-05-25 23:59:31 / Session: 0.02 hr / Command: 0.00 hr / Memory: 940 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-05-25 23:59:31 / Session: 0.02 hr / Command: 0.00 hr / Memory: 940 MB (FLW-8100)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Added key list 'DesignWare' to design 'top'. (DWS-0216)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-05-25 23:59:34 / Session: 0.02 hr / Command: 0.00 hr / Memory: 940 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2025-05-25 23:59:34 / Session: 0.02 hr / Command: 0.00 hr / Memory: 940 MB (FLW-8100)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2025-05-25 23:59:48 / Session: 0.02 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)

Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Register Bits Before Sharing = 192, After Sharing = 192, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-05-25 23:59:52 / Session: 0.02 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-05-25 23:59:52 / Session: 0.02 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2025-05-25 23:59:52 / Session: 0.02 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 10931.200195 (AFP-2021)
Information: Generated core boundary = { {10 10} {10 138} {95.4 138} {95.4 10} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing all pins (AFP-1007)
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell register_3/ctmi_1118 is placed overlapping with other cells at {{65.749 1.826} {67.349 3.826}}. (ZRT-763)
Information: The net parasitics of block top are cleared. (TIM-123)
Warning: Pin mode[1] of net mode[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin mode[0] of net mode[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[63] of net parallel_in[63] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[62] of net parallel_in[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[61] of net parallel_in[61] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[60] of net parallel_in[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[59] of net parallel_in[59] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[58] of net parallel_in[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[57] of net parallel_in[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[56] of net parallel_in[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[55] of net parallel_in[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[54] of net parallel_in[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[53] of net parallel_in[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[52] of net parallel_in[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[51] of net parallel_in[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[50] of net parallel_in[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[49] of net parallel_in[49] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[48] of net parallel_in[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[20] of net parallel_in[20] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[8] of net parallel_in[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[7] of net parallel_in[7] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[6] of net parallel_in[6] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[5] of net parallel_in[5] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[4] of net parallel_in[4] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[3] of net parallel_in[3] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[2] of net parallel_in[2] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[1] of net parallel_in[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[0] of net parallel_in[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[63] of net parallel_out[63] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[62] of net parallel_out[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[61] of net parallel_out[61] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[60] of net parallel_out[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[59] of net parallel_out[59] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[56] of net parallel_out[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[53] of net parallel_out[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[52] of net parallel_out[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[51] of net parallel_out[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[50] of net parallel_out[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[49] of net parallel_out[49] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[8] of net parallel_out[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[7] of net parallel_out[7] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[6] of net parallel_out[6] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[5] of net parallel_out[5] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[4] of net parallel_out[4] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[3] of net parallel_out[3] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[2] of net parallel_out[2] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[1] of net parallel_out[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[0] of net parallel_out[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin clk of net clk has no valid shapes to connect. (ZRT-100)
Warning: Pin rst of net rst has no valid shapes to connect. (ZRT-100)
Warning: Pin enable of net enable has no valid shapes to connect. (ZRT-100)
Warning: Pin load of net load has no valid shapes to connect. (ZRT-100)
Warning: Pin serial_in of net serial_in has no valid shapes to connect. (ZRT-100)
Information: Using 1 threads for routing. (ZRT-444)
Warning: Not enough slots available for pin placement. Ignore pin spacing constraints. (DPPA-004)
Warning: Pin parallel_in[15] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin parallel_out[21] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin parallel_out[45] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin parallel_out[15] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin parallel_out[13] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin parallel_out[20] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin parallel_out[40] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin parallel_out[25] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin parallel_out[28] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin parallel_out[57] is placed with relaxed spacing constraint. (DPPA-379)
Warning: 71 pins on block top have been placed with relaxed pin spacing constraint(s). (DPPA-089)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        10931.2   { {10 10} {10 138} {95.4 138} {95.4 10} }
die   auto-floorplan        15599.2   { {0 0} {0 148} {105.4 148} {105.4 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  136               136               132                 4
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2025-05-25 23:59:52 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2025-05-25 23:59:52 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 1455
Timing factor = 1
Non-default weight range: (0.98778, 2.96334)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.79806e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2025-05-25 23:59:54 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-05-25 23:59:55 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-05-25 23:59:55 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-05-25 23:59:55 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-05-25 23:59:56 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-05-25 23:59:56 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-05-25 23:59:58 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-05-25 23:59:58 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-05-25 23:59:58 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2025-05-25 23:59:58 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 50.38%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: Generated core area = 10956.799805 (AFP-2021)
Information: Generated core boundary = { {10 10} {10 138} {95.6 138} {95.6 10} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing all pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 

Min routing layer: M2
Max routing layer: M6

Non default block pin constraint setting(s) of top block: top
pin_spacing_distance: 4.0000
allowed_layers:       M3 
sides:                1 2 3 4

CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
top                    M3      M3      AP       Not allowed

Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell register_3/ctmi_1115 is placed overlapping with other cells at {{70.543 19.221} {71.943 21.221}}. (ZRT-763)
Warning: Cell register_2/ctmi_106 is placed overlapping with other cells at {{80.552 14.333} {82.952 16.333}}. (ZRT-763)
Warning: Cell register_1/ctmi_1052 is placed overlapping with other cells at {{27.520 91.607} {28.920 93.607}}. (ZRT-763)
Warning: Cell register_3/ctmi_1001 is placed overlapping with other cells at {{81.279 83.676} {82.679 85.676}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   44  Alloctr   44  Proc 7917 
Printing options for 'route.common.*'
common.clock_topology                                   :	 normal              
common.single_connection_to_pins                        :	 off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.deterministic                                    :	 on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-2.00um,-2.00um,107.60um,150.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   48  Alloctr   49  Proc 7917 
Warning: Pin parallel_in[62] of net parallel_in[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[51] of net parallel_in[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[50] of net parallel_in[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[32] of net parallel_in[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[4] of net parallel_in[4] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[3] of net parallel_in[3] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[2] of net parallel_in[2] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[1] of net parallel_in[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_in[0] of net parallel_in[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[62] of net parallel_out[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[51] of net parallel_out[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[50] of net parallel_out[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[38] of net parallel_out[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[36] of net parallel_out[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[34] of net parallel_out[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[33] of net parallel_out[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[32] of net parallel_out[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[31] of net parallel_out[31] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[4] of net parallel_out[4] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[3] of net parallel_out[3] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[2] of net parallel_out[2] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[1] of net parallel_out[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin parallel_out[0] of net parallel_out[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin clk of net clk has no valid shapes to connect. (ZRT-100)
Warning: Pin enable of net enable has no valid shapes to connect. (ZRT-100)
Net statistics:
Total number of nets to route for block pin placement     = 136
Number of interface nets to route for block pin placement = 136
Net length statistics: 
Net Count(Ignore Fully Rted) 272, Total Half Perimeter Wire Length (HPWL) 19106 microns
HPWL   0 ~   50 microns: Net Count      160	Total HPWL         2460 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count      112	Total HPWL        16645 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   49  Alloctr   49  Proc 7917 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 40 gCells
Average gCell capacity  18.95	 on layer (1)	 M1
Average gCell capacity  18.83	 on layer (2)	 M2
Average gCell capacity  18.95	 on layer (3)	 M3
Average gCell capacity  18.83	 on layer (4)	 M4
Average gCell capacity  18.95	 on layer (5)	 M5
Average gCell capacity  18.83	 on layer (6)	 M6
Average gCell capacity  18.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 19.00	 on layer (1)	 M1
Average number of tracks per gCell 18.90	 on layer (2)	 M2
Average number of tracks per gCell 19.00	 on layer (3)	 M3
Average number of tracks per gCell 18.90	 on layer (4)	 M4
Average number of tracks per gCell 19.00	 on layer (5)	 M5
Average number of tracks per gCell 18.90	 on layer (6)	 M6
Average number of tracks per gCell 19.00	 on layer (7)	 M7
Average number of tracks per gCell 4.72	 on layer (8)	 M8
Average number of tracks per gCell 4.75	 on layer (9)	 M9
Average number of tracks per gCell 0.62	 on layer (10)	 AP
Number of gCells = 11600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   49  Alloctr   50  Proc 7917 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   49  Alloctr   50  Proc 7917 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   49  Alloctr   50  Proc 7917 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 40 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   61  Alloctr   62  Proc 7917 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~1417.0000um (354 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 40 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   61  Alloctr   62  Proc 7917 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3346.22
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 61.39
Initial. Layer M3 wire length = 3041.95
Initial. Layer M4 wire length = 47.11
Initial. Layer M5 wire length = 195.76
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 260
Initial. Via VIA12 count = 111
Initial. Via VIA23 count = 113
Initial. Via VIA34 count = 24
Initial. Via VIA45 count = 12
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   61  Alloctr   62  Proc 7917 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Global Routing] Total (MB): Used   61  Alloctr   61  Proc 7917 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   52  Alloctr   53  Proc 7917 
CPU Time for Global Route: 00:00:00.24u 00:00:00.00s 00:00:00.24e: 
Number of block ports: 136
Number of block pin locations assigned from router: 111
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Not enough slots available for pin placement. Ignore pin spacing constraints. (DPPA-004)
Number of PG ports on blocks: 0
Number of pins created: 136
Warning: 78 pins on block top have been placed with relaxed pin spacing constraint(s). (DPPA-089)
CPU Time for Pin Creation: 00:00:00.03u 00:00:00.00s 00:00:00.03e: 
Total Pin Placement CPU Time: 00:00:00.28u 00:00:00.00s 00:00:00.28e: 
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        10956.8   { {10 10} {10 138} {95.6 138} {95.6 10} }
die   auto-floorplan        15628.8   { {0 0} {0 148} {105.6 148} {105.6 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  136               136               136                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2025-05-25 23:59:58 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)

Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       5520.00           -        1384              0.03       939
Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2025-05-25 23:59:58 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)
CPU Load: 23%, Ram Free: 0 GB, Swap Free: 4 GB, Work Disk Free: 215 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 9 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     4     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    23     9  3 SQM-1067  WARNING   Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... (MSG-3032)
Information:     9     6  0 ZRT-026   WARNING   Warning: Layer M9 pitch 0.800 may be too small: wire/via-dow... (MSG-3032)
Information:     2     2  0 DPPA-089  WARNING   Warning: 78 pins on block top have been placed with relaxed ... (MSG-3032)
Information:    10    10  0 DPPA-379  WARNING   Warning: Pin parallel_out[57] is placed with relaxed spacing... (MSG-3032)
Information:     6     5  0 ZRT-763   WARNING   Warning: Cell register_3/ctmi_1001 is placed overlapping wit... (MSG-3032)
Information:    78    78  0 ZRT-100   WARNING   Warning: Pin enable of net enable has no valid shapes to con... (MSG-3032)
Information:     2     2  0 DPPA-004  WARNING   Warning: Not enough slots available for pin placement. Ignor... (MSG-3032)
Information:    27    12  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   161   126  1        9  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 126 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Timer using 1 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 3 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 11 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     4     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     8     5  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:    23    11  3 SQM-1067  WARNING   Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... (MSG-3032)
Information:     8     5  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     9     6  0 ZRT-026   WARNING   Warning: Layer M9 pitch 0.800 may be too small: wire/via-dow... (MSG-3032)
Information:     2     2  0 DPPA-089  WARNING   Warning: 78 pins on block top have been placed with relaxed ... (MSG-3032)
Information:    10    10  0 DPPA-379  WARNING   Warning: Pin parallel_out[57] is placed with relaxed spacing... (MSG-3032)
Information:     6     5  0 ZRT-763   WARNING   Warning: Cell register_3/ctmi_1001 is placed overlapping wit... (MSG-3032)
Information:    78    78  0 ZRT-100   WARNING   Warning: Pin enable of net enable has no valid shapes to con... (MSG-3032)
Information:     2     2  0 DPPA-004  WARNING   Warning: Not enough slots available for pin placement. Ignor... (MSG-3032)
Information:    30    15  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   180   141  3       11  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 141 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -to logic_opto' (FLW-8001)
Information: Time: 2025-05-25 23:59:59 / Session: 0.03 hr / Command: 0.01 hr / Memory: 940 MB (FLW-8100)
CPU Load: 23%, Ram Free: 0 GB, Swap Free: 4 GB, Work Disk Free: 215 GB, Tmp Disk Free: 53 GB
1
#### -----  Analyze the design and collect reports ----- ####
report_congestion -rerun_global_router

Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 7917 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell register_2/phfnr_buf_131 is placed overlapping with other cells at {{17.898 17.478} {18.498 19.478}}. (ZRT-763)
Warning: Cell register_1/reg_data_reg[63] is placed overlapping with other cells at {{82.074 12.019} {87.874 14.019}}. (ZRT-763)
Warning: Cell voter_inst/ctmi_612 is placed overlapping with other cells at {{48.774 81.002} {50.374 83.002}}. (ZRT-763)
Warning: Cell register_3/ctmi_1001 is placed overlapping with other cells at {{81.279 83.676} {82.679 85.676}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   21  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   29  Proc 7917 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,105.60um,148.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 7917 
Warning: Power net VSS has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 1457
Number of nets to route  = 1447
10 nets are fully connected,
 of which 10 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1447, Total Half Perimeter Wire Length (HPWL) 26496 microns
HPWL   0 ~   50 microns: Net Count     1349	Total HPWL        17684 microns
HPWL  50 ~  100 microns: Net Count       72	Total HPWL         4565 microns
HPWL 100 ~  200 microns: Net Count       23	Total HPWL         3586 microns
HPWL 200 ~  300 microns: Net Count        3	Total HPWL          661 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 7917 
Number of partitions: 1 (1 x 1)
Size of partitions: 53 gCells x 74 gCells
Average gCell capacity  4.23	 on layer (1)	 M1
Average gCell capacity  9.94	 on layer (2)	 M2
Average gCell capacity  9.95	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.99	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.99	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.01	 on layer (1)	 M1
Average number of tracks per gCell 9.98	 on layer (2)	 M2
Average number of tracks per gCell 10.01	 on layer (3)	 M3
Average number of tracks per gCell 9.98	 on layer (4)	 M4
Average number of tracks per gCell 10.01	 on layer (5)	 M5
Average number of tracks per gCell 9.98	 on layer (6)	 M6
Average number of tracks per gCell 10.01	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.51	 on layer (9)	 M9
Average number of tracks per gCell 0.32	 on layer (10)	 AP
Number of gCells = 39220
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 7917 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 7917 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 7917 
Number of partitions: 1 (1 x 1)
Size of partitions: 53 gCells x 74 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  208  Proc 7997 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 53 gCells x 74 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  209  Alloctr  209  Proc 7997 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    19 Max = 4 GRCs =    23 (0.29%)
Initial. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.10%)
Initial. V routing: Overflow =    15 Max = 4 (GRCs =  1) GRCs =    19 (0.48%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    15 Max = 4 (GRCs =  1) GRCs =    19 (0.48%)
Initial. M3         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.10%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 33386.52
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 14620.62
Initial. Layer M3 wire length = 17429.82
Initial. Layer M4 wire length = 1254.97
Initial. Layer M5 wire length = 81.11
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 11645
Initial. Via VIA12 count = 6034
Initial. Via VIA23 count = 5438
Initial. Via VIA34 count = 169
Initial. Via VIA45 count = 4
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Mon May 26 00:00:00 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 53 gCells x 74 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  209  Alloctr  209  Proc 7997 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     3 Max = 2 GRCs =     2 (0.03%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     3 Max = 2 (GRCs =  2) GRCs =     2 (0.05%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     3 Max = 2 (GRCs =  2) GRCs =     2 (0.05%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 33423.95
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 14536.06
phase1. Layer M3 wire length = 17447.22
phase1. Layer M4 wire length = 1353.24
phase1. Layer M5 wire length = 87.43
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 11696
phase1. Via VIA12 count = 6037
phase1. Via VIA23 count = 5454
phase1. Via VIA34 count = 199
phase1. Via VIA45 count = 6
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Mon May 26 00:00:00 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 53 gCells x 74 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  209  Alloctr  209  Proc 7997 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 33420.08
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 14544.18
phase2. Layer M3 wire length = 17447.18
phase2. Layer M4 wire length = 1341.29
phase2. Layer M5 wire length = 87.43
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 11699
phase2. Via VIA12 count = 6039
phase2. Via VIA23 count = 5457
phase2. Via VIA34 count = 197
phase2. Via VIA45 count = 6
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
Warning: Net VSS has unused floating user-enter shapes. (ZRT-113)
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  180  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  209  Alloctr  209  Proc 7997 

Congestion utilization per direction:
Average vertical track utilization   = 10.72 %
Peak    vertical track utilization   = 43.33 %
Average horizontal track utilization =  8.23 %
Peak    horizontal track utilization = 36.67 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc   80 
[End of Global Routing] Total (MB): Used  208  Alloctr  209  Proc 7997 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 7997 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7997 

****************************************
Report : congestion
Design : top
Version: U-2022.12-SP6
Date   : Mon May 26 00:00:00 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |       0 |     0 |       0  ( 0.00%) |       0
H routing |       0 |     0 |       0  ( 0.00%) |       0
V routing |       0 |     0 |       0  ( 0.00%) |       0

1
collect_reports tuned_auto_floorplan 
Collecting reports for tuned_auto_floorplan stage...
Reports are generated for tuned_auto_floorplan stage.
#### ---- Save and exit ----- ####
get_blocks -all
{top_lib:top.design top_lib:top/rtl_read.design top_lib:top/inital_syn.design top_lib:top/auto_floorplan.design}
save_block
Information: Saving block 'top_lib:top/auto_floorplan.design'
1
save_lib
Saving library 'top_lib'
1
if {[info exists ::env(NO_GUI)]} {
    exit
} else {
	gui_start
}
Load ICV ICCII menu file: /mnt/vol_synopsys2023/synopsys/icvalidator/U-2022.12-SP4/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Please click View->IC Validator VUE in LayoutWindow menu
            to launch VUE.

 + VUE WARNING: couldn't open socket: address already in use

 + VUE INFO: Found a usable port: 2447

Information: 417 out of 427 POW-046 messages were not printed due to limit 10  (MSG-3913)
fc_shell> exit
Maximum memory usage for this session: 1019.96 MB
Maximum memory usage for this session including child processes: 1019.96 MB
CPU usage for this session:    100 seconds (  0.03 hours)
Elapsed time for this session:    114 seconds (  0.03 hours)
Thank you for using Fusion Compiler.
