Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date              : Sun Aug 17 09:55:57 2025
| Host              : work5.itiv.kit.edu running 64-bit Rocky Linux 9.6 (Blue Onyx)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file can_test_wrapper_timing_summary_routed.rpt -pb can_test_wrapper_timing_summary_routed.pb -rpx can_test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : can_test_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                   Violations  
--------  --------  ----------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert  3           
TIMING-9  Warning   Unknown CDC Logic             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.812        0.000                      0                 2716        0.027        0.000                      0                 2716        0.500        0.000                       0                  1310  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
user_si570_sysclk_clk_p          {0.000 1.666}        3.333           300.030         
  clk_out1_can_test_clk_wiz_0_2  {0.000 4.999}        9.999           100.010         
  clk_out2_can_test_clk_wiz_0_2  {0.000 20.831}       41.662          24.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
user_si570_sysclk_clk_p                                                                                                                                                            0.500        0.000                       0                     1  
  clk_out1_can_test_clk_wiz_0_2        7.812        0.000                      0                 1726        0.027        0.000                      0                 1726        4.457        0.000                       0                   855  
  clk_out2_can_test_clk_wiz_0_2       36.864        0.000                      0                  847        0.035        0.000                      0                  847       20.289        0.000                       0                   454  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2        8.737        0.000                      0                  143        0.152        0.000                      0                  143  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out1_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out2_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out1_can_test_clk_wiz_0_2  clk_out2_can_test_clk_wiz_0_2  
(none)                         clk_out2_can_test_clk_wiz_0_2  clk_out2_can_test_clk_wiz_0_2  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_can_test_clk_wiz_0_2                                 
(none)                         clk_out2_can_test_clk_wiz_0_2                                 
(none)                                                        clk_out2_can_test_clk_wiz_0_2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  user_si570_sysclk_clk_p
  To Clock:  user_si570_sysclk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_si570_sysclk_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { user_si570_sysclk_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        7.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.184ns (9.389%)  route 1.776ns (90.611%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 13.525 - 9.999 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.917ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.837ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.030     3.212    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X84Y77         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.291 f  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.597     3.888    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y75         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.070     3.958 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=64, routed)          0.718     4.675    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X84Y77         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.710 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0/O
                         net (fo=23, routed)          0.461     5.171    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0_n_0
    SLICE_X83Y77         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.801    13.525    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X83Y77         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[25]/C
                         clock pessimism             -0.406    13.119    
                         clock uncertainty           -0.062    13.057    
    SLICE_X83Y77         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    12.983    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.983    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.184ns (9.389%)  route 1.776ns (90.611%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 13.525 - 9.999 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.917ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.837ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.030     3.212    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X84Y77         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.291 f  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.597     3.888    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y75         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.070     3.958 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=64, routed)          0.718     4.675    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X84Y77         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.710 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0/O
                         net (fo=23, routed)          0.461     5.171    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0_n_0
    SLICE_X83Y77         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.801    13.525    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X83Y77         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[26]/C
                         clock pessimism             -0.406    13.119    
                         clock uncertainty           -0.062    13.057    
    SLICE_X83Y77         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    12.983    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.983    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.184ns (9.389%)  route 1.776ns (90.611%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 13.525 - 9.999 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.917ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.837ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.030     3.212    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X84Y77         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.291 f  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.597     3.888    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y75         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.070     3.958 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=64, routed)          0.718     4.675    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X84Y77         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.710 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0/O
                         net (fo=23, routed)          0.461     5.171    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0_n_0
    SLICE_X83Y77         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.801    13.525    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X83Y77         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[27]/C
                         clock pessimism             -0.406    13.119    
                         clock uncertainty           -0.062    13.057    
    SLICE_X83Y77         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    12.983    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.983    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.184ns (9.534%)  route 1.746ns (90.466%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.516ns = ( 13.515 - 9.999 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.917ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.837ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.030     3.212    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X84Y77         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.291 f  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.597     3.888    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y75         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.070     3.958 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=64, routed)          0.718     4.675    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X84Y77         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.710 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0/O
                         net (fo=23, routed)          0.431     5.142    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0_n_0
    SLICE_X83Y82         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.792    13.515    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X83Y82         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[11]/C
                         clock pessimism             -0.406    13.109    
                         clock uncertainty           -0.062    13.047    
    SLICE_X83Y82         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    12.973    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.184ns (9.534%)  route 1.746ns (90.466%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.516ns = ( 13.515 - 9.999 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.917ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.837ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.030     3.212    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X84Y77         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.291 f  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.597     3.888    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y75         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.070     3.958 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=64, routed)          0.718     4.675    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X84Y77         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.710 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0/O
                         net (fo=23, routed)          0.431     5.142    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0_n_0
    SLICE_X83Y82         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.792    13.515    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X83Y82         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[19]/C
                         clock pessimism             -0.406    13.109    
                         clock uncertainty           -0.062    13.047    
    SLICE_X83Y82         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    12.973    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.613ns (30.635%)  route 1.388ns (69.365%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 13.508 - 9.999 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.917ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.837ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.049     3.230    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X82Y72         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.308 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[3]/Q
                         net (fo=46, routed)          0.407     3.715    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXHPB_WEN_reg_0[2]
    SLICE_X82Y69         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     3.838 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/memrx_i_57/O
                         net (fo=2, routed)           0.207     4.045    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_RXFIFO_REN
    SLICE_X81Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.096 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/memrx_i_34/O
                         net (fo=11, routed)          0.187     4.284    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RX_BRAM_REN
    SLICE_X81Y78         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.434 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[5]_i_2/O
                         net (fo=7, routed)           0.209     4.642    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[5]_i_2_n_0
    SLICE_X80Y79         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.073     4.715 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[5]_i_1/O
                         net (fo=2, routed)           0.168     4.883    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR020_out
    SLICE_X79Y78         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.984 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_i_2/O
                         net (fo=1, routed)           0.138     5.122    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_i_2_n_0
    SLICE_X79Y76         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     5.159 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_i_1/O
                         net (fo=1, routed)           0.072     5.231    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_i_1_n_0
    SLICE_X79Y76         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.785    13.508    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y76         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_reg/C
                         clock pessimism             -0.406    13.102    
                         clock uncertainty           -0.062    13.041    
    SLICE_X79Y76         FDPE (Setup_DFF_SLICEM_C_D)
                                                      0.025    13.066    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_reg
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.184ns (9.535%)  route 1.746ns (90.465%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 13.531 - 9.999 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.917ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.837ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.030     3.212    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X84Y77         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.291 f  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.597     3.888    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y75         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.070     3.958 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=64, routed)          0.718     4.675    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X84Y77         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.710 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0/O
                         net (fo=23, routed)          0.431     5.141    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0_n_0
    SLICE_X82Y78         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.807    13.531    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X82Y78         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[22]/C
                         clock pessimism             -0.406    13.125    
                         clock uncertainty           -0.062    13.063    
    SLICE_X82Y78         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    12.989    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.184ns (9.535%)  route 1.746ns (90.465%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 13.531 - 9.999 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.917ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.837ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.030     3.212    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X84Y77         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.291 f  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.597     3.888    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y75         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.070     3.958 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=64, routed)          0.718     4.675    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X84Y77         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.710 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0/O
                         net (fo=23, routed)          0.431     5.141    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0_n_0
    SLICE_X82Y78         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.807    13.531    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X82Y78         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[24]/C
                         clock pessimism             -0.406    13.125    
                         clock uncertainty           -0.062    13.063    
    SLICE_X82Y78         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    12.989    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.184ns (9.535%)  route 1.746ns (90.465%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 13.531 - 9.999 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.917ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.837ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.030     3.212    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X84Y77         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.291 f  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.597     3.888    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y75         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.070     3.958 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=64, routed)          0.718     4.675    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X84Y77         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.710 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0/O
                         net (fo=23, routed)          0.431     5.141    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0_n_0
    SLICE_X82Y78         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.807    13.531    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X82Y78         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[6]/C
                         clock pessimism             -0.406    13.125    
                         clock uncertainty           -0.062    13.063    
    SLICE_X82Y78         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    12.989    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.184ns (9.535%)  route 1.746ns (90.465%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 13.531 - 9.999 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.917ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.837ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.030     3.212    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X84Y77         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.291 f  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.597     3.888    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y75         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.070     3.958 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=64, routed)          0.718     4.675    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X84Y77         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.710 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0/O
                         net (fo=23, routed)          0.431     5.141    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0_n_0
    SLICE_X82Y78         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.807    13.531    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X82Y78         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[9]/C
                         clock pessimism             -0.406    13.125    
                         clock uncertainty           -0.062    13.063    
    SLICE_X82Y78         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    12.989    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  7.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.060ns (31.846%)  route 0.128ns (68.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Net Delay (Source):      1.795ns (routing 0.837ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.917ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.795     3.519    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X81Y76         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     3.579 r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=3, routed)           0.128     3.707    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_rdata[2]
    SLICE_X83Y78         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.033     3.214    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X83Y78         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[2]/C
                         clock pessimism              0.406     3.620    
    SLICE_X83Y78         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.680    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.680    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.061ns (29.187%)  route 0.148ns (70.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Net Delay (Source):      1.787ns (routing 0.837ns, distribution 0.950ns)
  Clock Net Delay (Destination): 2.044ns (routing 0.917ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.787     3.511    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y77         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.572 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[18]/Q
                         net (fo=1, routed)           0.148     3.720    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/Q[13]
    SLICE_X82Y77         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.044     3.225    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X82Y77         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism              0.406     3.631    
    SLICE_X82Y77         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.691    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.052ns (53.608%)  route 0.045ns (46.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      1.116ns (routing 0.500ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.554ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.116     2.078    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X82Y80         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.116 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[23]/Q
                         net (fo=1, routed)           0.027     2.143    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[23]
    SLICE_X82Y81         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     2.157 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata[23]_i_1/O
                         net (fo=1, routed)           0.018     2.175    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[23]_0
    SLICE_X82Y81         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.255     1.870    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X82Y81         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[23]/C
                         clock pessimism              0.230     2.100    
    SLICE_X82Y81         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.146    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.058ns (40.000%)  route 0.087ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Net Delay (Source):      1.804ns (routing 0.837ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.917ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.804     3.529    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X82Y81         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.587 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[10]/Q
                         net (fo=1, routed)           0.087     3.674    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_WDATA[10]
    SLICE_X81Y81         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.996     3.177    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y81         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[21]/C
                         clock pessimism              0.406     3.583    
    SLICE_X81Y81         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.643    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.643    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.061ns (42.657%)  route 0.082ns (57.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Net Delay (Source):      1.809ns (routing 0.837ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.044ns (routing 0.917ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.809     3.534    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y76         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.595 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[27]/Q
                         net (fo=1, routed)           0.082     3.677    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/Q[4]
    SLICE_X82Y77         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.044     3.225    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X82Y77         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.355     3.581    
    SLICE_X82Y77         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     3.643    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.643    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.061ns (46.078%)  route 0.071ns (53.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      1.791ns (routing 0.837ns, distribution 0.954ns)
  Clock Net Delay (Destination): 2.015ns (routing 0.917ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.791     3.515    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X81Y72         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.576 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata_reg[25]/Q
                         net (fo=4, routed)           0.071     3.648    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_WDATA[20]
    SLICE_X81Y73         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.015     3.197    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y73         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[8]/C
                         clock pessimism              0.354     3.551    
    SLICE_X81Y73         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.613    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.613    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.059ns (25.214%)  route 0.175ns (74.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Net Delay (Source):      1.780ns (routing 0.837ns, distribution 0.943ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.917ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.780     3.505    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y81         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.564 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[21]/Q
                         net (fo=1, routed)           0.175     3.739    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/dinb[10]
    RAMB36_X11Y16        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.147     3.328    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clkb
    RAMB36_X11Y16        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.403     3.731    
    RAMB36_X11Y16        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[10])
                                                     -0.028     3.703    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -3.703    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_SR_SLEEP_FS3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.059ns (42.902%)  route 0.079ns (57.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.245ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Net Delay (Source):      1.832ns (routing 0.837ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.917ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.832     3.556    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X86Y84         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.615 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=3, routed)           0.079     3.694    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_SR_SLEEP_FS2
    SLICE_X86Y82         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_SR_SLEEP_FS3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.063     3.245    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X86Y82         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_SR_SLEEP_FS3_reg/C
                         clock pessimism              0.350     3.595    
    SLICE_X86Y82         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.657    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_SR_SLEEP_FS3_reg
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 can_test_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.343%)  route 0.033ns (35.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.114ns (routing 0.500ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.554ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.114     2.076    can_test_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y80         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.115 r  can_test_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.027     2.142    can_test_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[3]
    SLICE_X83Y80         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     2.162 r  can_test_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.006     2.168    can_test_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X83Y80         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.252     1.867    can_test_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y80         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.215     2.082    
    SLICE_X83Y80         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.129    can_test_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.058ns (29.707%)  route 0.137ns (70.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Net Delay (Source):      1.812ns (routing 0.837ns, distribution 0.975ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.917ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.812     3.537    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X82Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.595 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[23]/Q
                         net (fo=4, routed)           0.137     3.732    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/dinb[8]
    RAMB36_X10Y14        RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.137     3.318    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clkb
    RAMB36_X10Y14        RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.403     3.721    
    RAMB36_X10Y14        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.028     3.693    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -3.693    
                         arrival time                           3.732    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_can_test_clk_wiz_0_2
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB18_X10Y30  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X10Y14  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X11Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         9.999       8.709      BUFGCE_X0Y2    can_test_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         9.999       8.928      MMCM_X0Y0      can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         9.999       8.935      SLICE_X85Y82   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X82Y80   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X82Y81   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X82Y82   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X83Y76   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[12]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y30  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y30  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X10Y14  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X10Y14  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X11Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X85Y82   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         4.999       4.467      SLICE_X85Y82   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X82Y80   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X82Y80   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB18_X10Y30  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB18_X10Y30  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X10Y14  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X10Y14  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         4.999       4.467      SLICE_X85Y82   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         4.999       4.468      SLICE_X85Y82   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X82Y80   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X82Y80   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack       36.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.864ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.750ns (37.921%)  route 2.865ns (62.079%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 45.217 - 41.662 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.093ns (routing 0.897ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.819ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         2.093     3.281    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y16        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y16        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.875     4.156 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[10]
                         net (fo=1, routed)           0.723     4.879    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[21]
    SLICE_X84Y83         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.001 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_39/O
                         net (fo=1, routed)           0.009     5.010    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_39_n_0
    SLICE_X84Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.073 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_20/O
                         net (fo=1, routed)           0.590     5.663    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_2
    SLICE_X86Y90         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.796 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_10/O
                         net (fo=1, routed)           0.167     5.963    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_10_n_0
    SLICE_X87Y91         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.087 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.139     6.226    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     6.324 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.938     7.263    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X87Y81         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     7.386 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4/O
                         net (fo=2, routed)           0.196     7.581    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4_n_0
    SLICE_X89Y82         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     7.670 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_2/O
                         net (fo=1, routed)           0.053     7.723    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_2_n_0
    SLICE_X89Y82         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     7.846 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_1/O
                         net (fo=1, routed)           0.050     7.896    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_1_n_0
    SLICE_X89Y82         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.824    45.217    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y82         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/C
                         clock pessimism             -0.405    44.811    
                         clock uncertainty           -0.076    44.735    
    SLICE_X89Y82         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    44.760    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         44.760    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                 36.864    

Slack (MET) :             36.891ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 1.721ns (37.512%)  route 2.867ns (62.488%))
  Logic Levels:           8  (LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 45.217 - 41.662 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.093ns (routing 0.897ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.819ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         2.093     3.281    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y16        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y16        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.875     4.156 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[10]
                         net (fo=1, routed)           0.723     4.879    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[21]
    SLICE_X84Y83         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.001 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_39/O
                         net (fo=1, routed)           0.009     5.010    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_39_n_0
    SLICE_X84Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.073 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_20/O
                         net (fo=1, routed)           0.590     5.663    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_2
    SLICE_X86Y90         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.796 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_10/O
                         net (fo=1, routed)           0.167     5.963    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_10_n_0
    SLICE_X87Y91         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.087 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.139     6.226    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     6.324 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.938     7.263    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X87Y81         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     7.386 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4/O
                         net (fo=2, routed)           0.194     7.579    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4_n_0
    SLICE_X89Y82         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     7.614 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_3/O
                         net (fo=1, routed)           0.058     7.672    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I2
    SLICE_X89Y82         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     7.820 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_1/O
                         net (fo=1, routed)           0.049     7.869    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_1_n_0
    SLICE_X89Y82         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.824    45.217    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y82         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/C
                         clock pessimism             -0.405    44.811    
                         clock uncertainty           -0.076    44.735    
    SLICE_X89Y82         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    44.760    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         44.760    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                 36.891    

Slack (MET) :             37.312ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_TXBIT_D1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.415ns (34.023%)  route 2.744ns (65.977%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 45.209 - 41.662 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.093ns (routing 0.897ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.819ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         2.093     3.281    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y16        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y16        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.875     4.156 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[10]
                         net (fo=1, routed)           0.723     4.879    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[21]
    SLICE_X84Y83         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.001 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_39/O
                         net (fo=1, routed)           0.009     5.010    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_39_n_0
    SLICE_X84Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.073 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_20/O
                         net (fo=1, routed)           0.590     5.663    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_2
    SLICE_X86Y90         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.796 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_10/O
                         net (fo=1, routed)           0.167     5.963    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_10_n_0
    SLICE_X87Y91         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.087 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.139     6.226    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     6.324 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           1.116     7.440    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_TXBIT
    SLICE_X87Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_TXBIT_D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.816    45.209    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X87Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_TXBIT_D1_reg/C
                         clock pessimism             -0.405    44.803    
                         clock uncertainty           -0.076    44.727    
    SLICE_X87Y88         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    44.752    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_TXBIT_D1_reg
  -------------------------------------------------------------------
                         required time                         44.752    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                 37.312    

Slack (MET) :             37.328ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.560ns (37.615%)  route 2.587ns (62.385%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 45.213 - 41.662 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.093ns (routing 0.897ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.819ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         2.093     3.281    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y16        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y16        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.875     4.156 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[10]
                         net (fo=1, routed)           0.723     4.879    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[21]
    SLICE_X84Y83         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.001 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_39/O
                         net (fo=1, routed)           0.009     5.010    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_39_n_0
    SLICE_X84Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.073 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_20/O
                         net (fo=1, routed)           0.590     5.663    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_2
    SLICE_X86Y90         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.796 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_10/O
                         net (fo=1, routed)           0.167     5.963    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_10_n_0
    SLICE_X87Y91         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.087 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.139     6.226    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     6.324 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.893     7.218    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X87Y81         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     7.363 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1/O
                         net (fo=1, routed)           0.066     7.429    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1_n_0
    SLICE_X87Y81         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.820    45.213    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X87Y81         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
                         clock pessimism             -0.405    44.808    
                         clock uncertainty           -0.076    44.731    
    SLICE_X87Y81         FDSE (Setup_CFF_SLICEM_C_D)
                                                      0.025    44.756    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg
  -------------------------------------------------------------------
                         required time                         44.756    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                 37.328    

Slack (MET) :             37.425ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT_FD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.525ns (37.664%)  route 2.524ns (62.336%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 45.212 - 41.662 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.093ns (routing 0.897ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.819ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         2.093     3.281    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y16        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y16        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.875     4.156 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[10]
                         net (fo=1, routed)           0.723     4.879    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[21]
    SLICE_X84Y83         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.001 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_39/O
                         net (fo=1, routed)           0.009     5.010    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_39_n_0
    SLICE_X84Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.073 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_20/O
                         net (fo=1, routed)           0.590     5.663    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_2
    SLICE_X86Y90         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.796 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_10/O
                         net (fo=1, routed)           0.167     5.963    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_10_n_0
    SLICE_X87Y91         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.087 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.139     6.226    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     6.324 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.866     7.190    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X87Y82         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     7.300 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT_FD_i_1/O
                         net (fo=1, routed)           0.030     7.330    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT_FD_i_1_n_0
    SLICE_X87Y82         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT_FD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.819    45.212    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X87Y82         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT_FD_reg/C
                         clock pessimism             -0.405    44.807    
                         clock uncertainty           -0.076    44.730    
    SLICE_X87Y82         FDSE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    44.755    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT_FD_reg
  -------------------------------------------------------------------
                         required time                         44.755    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                 37.425    

Slack (MET) :             38.339ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.845ns (26.849%)  route 2.302ns (73.151%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 45.152 - 41.662 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.980ns (routing 0.897ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.819ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.980     3.168    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X78Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.247 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/Q
                         net (fo=26, routed)          0.509     3.756    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]
    SLICE_X78Y64         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     3.805 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_2/O
                         net (fo=18, routed)          0.226     4.031    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_2_n_0
    SLICE_X79Y63         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     4.166 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ecrsyncgen.EMU_OL_ECR_I[0]_i_15/O
                         net (fo=1, routed)           0.288     4.454    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ecrsyncgen.EMU_OL_ECR_I[0]_i_15_n_0
    SLICE_X79Y63         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     4.578 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ecrsyncgen.EMU_OL_ECR_I[0]_i_6/O
                         net (fo=5, routed)           0.219     4.798    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ecrsyncgen.EMU_OL_ECR_I[0]_i_6_n_0
    SLICE_X78Y64         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.834 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_i_2/O
                         net (fo=2, routed)           0.229     5.062    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_i_2_n_0
    SLICE_X80Y62         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.185 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[11]_i_3/O
                         net (fo=20, routed)          0.305     5.490    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BTL_RXBIT_I_reg
    SLICE_X78Y67         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.640 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_4/O
                         net (fo=1, routed)           0.168     5.808    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_4_n_0
    SLICE_X78Y66         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.957 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1/O
                         net (fo=6, routed)           0.359     6.316    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1_n_0
    SLICE_X78Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.759    45.152    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X78Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/C
                         clock pessimism             -0.348    44.805    
                         clock uncertainty           -0.076    44.728    
    SLICE_X78Y67         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    44.654    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]
  -------------------------------------------------------------------
                         required time                         44.654    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                 38.339    

Slack (MET) :             38.339ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.845ns (26.849%)  route 2.302ns (73.151%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 45.152 - 41.662 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.980ns (routing 0.897ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.819ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.980     3.168    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X78Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.247 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/Q
                         net (fo=26, routed)          0.509     3.756    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]
    SLICE_X78Y64         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     3.805 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_2/O
                         net (fo=18, routed)          0.226     4.031    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_2_n_0
    SLICE_X79Y63         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     4.166 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ecrsyncgen.EMU_OL_ECR_I[0]_i_15/O
                         net (fo=1, routed)           0.288     4.454    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ecrsyncgen.EMU_OL_ECR_I[0]_i_15_n_0
    SLICE_X79Y63         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     4.578 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ecrsyncgen.EMU_OL_ECR_I[0]_i_6/O
                         net (fo=5, routed)           0.219     4.798    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ecrsyncgen.EMU_OL_ECR_I[0]_i_6_n_0
    SLICE_X78Y64         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.834 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_i_2/O
                         net (fo=2, routed)           0.229     5.062    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_i_2_n_0
    SLICE_X80Y62         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.185 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[11]_i_3/O
                         net (fo=20, routed)          0.305     5.490    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BTL_RXBIT_I_reg
    SLICE_X78Y67         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.640 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_4/O
                         net (fo=1, routed)           0.168     5.808    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_4_n_0
    SLICE_X78Y66         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.957 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1/O
                         net (fo=6, routed)           0.359     6.316    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1_n_0
    SLICE_X78Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.759    45.152    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X78Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[4]/C
                         clock pessimism             -0.348    44.805    
                         clock uncertainty           -0.076    44.728    
    SLICE_X78Y67         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074    44.654    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[4]
  -------------------------------------------------------------------
                         required time                         44.654    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                 38.339    

Slack (MET) :             38.356ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.845ns (26.841%)  route 2.303ns (73.159%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.488ns = ( 45.150 - 41.662 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.980ns (routing 0.897ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.819ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.980     3.168    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X78Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.247 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/Q
                         net (fo=26, routed)          0.509     3.756    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]
    SLICE_X78Y64         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     3.805 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_2/O
                         net (fo=18, routed)          0.226     4.031    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_2_n_0
    SLICE_X79Y63         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     4.166 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ecrsyncgen.EMU_OL_ECR_I[0]_i_15/O
                         net (fo=1, routed)           0.288     4.454    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ecrsyncgen.EMU_OL_ECR_I[0]_i_15_n_0
    SLICE_X79Y63         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     4.578 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ecrsyncgen.EMU_OL_ECR_I[0]_i_6/O
                         net (fo=5, routed)           0.219     4.798    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ecrsyncgen.EMU_OL_ECR_I[0]_i_6_n_0
    SLICE_X78Y64         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.834 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_i_2/O
                         net (fo=2, routed)           0.229     5.062    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_i_2_n_0
    SLICE_X80Y62         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.185 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[11]_i_3/O
                         net (fo=20, routed)          0.305     5.490    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BTL_RXBIT_I_reg
    SLICE_X78Y67         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.640 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_4/O
                         net (fo=1, routed)           0.168     5.808    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_4_n_0
    SLICE_X78Y66         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.957 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1/O
                         net (fo=6, routed)           0.360     6.317    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1_n_0
    SLICE_X78Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.757    45.150    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X78Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/C
                         clock pessimism             -0.327    44.823    
                         clock uncertainty           -0.076    44.747    
    SLICE_X78Y67         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    44.673    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]
  -------------------------------------------------------------------
                         required time                         44.673    
                         arrival time                          -6.317    
  -------------------------------------------------------------------
                         slack                                 38.356    

Slack (MET) :             38.386ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.811ns (26.750%)  route 2.221ns (73.250%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 45.211 - 41.662 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.897ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.819ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         2.047     3.235    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X89Y94         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.314 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/Q
                         net (fo=29, routed)          0.328     3.643    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]
    SLICE_X90Y92         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.159     3.802 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SM_FLAG_I_i_5/O
                         net (fo=2, routed)           0.255     4.057    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SM_FLAG_I_i_5_n_0
    SLICE_X86Y92         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.108 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_10/O
                         net (fo=3, routed)           0.353     4.461    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_10_n_0
    SLICE_X90Y90         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     4.584 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_6/O
                         net (fo=3, routed)           0.212     4.796    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_6_n_0
    SLICE_X88Y90         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.921 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_4/O
                         net (fo=7, routed)           0.112     5.033    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_4_n_0
    SLICE_X88Y92         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     5.191 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.269     5.460    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X87Y88         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     5.576 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.691     6.267    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_1[0]
    SLICE_X89Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.818    45.211    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[0]/C
                         clock pessimism             -0.408    44.803    
                         clock uncertainty           -0.076    44.727    
    SLICE_X89Y89         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074    44.653    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[0]
  -------------------------------------------------------------------
                         required time                         44.653    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                 38.386    

Slack (MET) :             38.389ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.811ns (26.759%)  route 2.220ns (73.241%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 45.213 - 41.662 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.897ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.819ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         2.047     3.235    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X89Y94         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.314 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/Q
                         net (fo=29, routed)          0.328     3.643    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]
    SLICE_X90Y92         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.159     3.802 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SM_FLAG_I_i_5/O
                         net (fo=2, routed)           0.255     4.057    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SM_FLAG_I_i_5_n_0
    SLICE_X86Y92         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.108 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_10/O
                         net (fo=3, routed)           0.353     4.461    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_10_n_0
    SLICE_X90Y90         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     4.584 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_6/O
                         net (fo=3, routed)           0.212     4.796    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_6_n_0
    SLICE_X88Y90         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.921 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_4/O
                         net (fo=7, routed)           0.112     5.033    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_4_n_0
    SLICE_X88Y92         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     5.191 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.269     5.460    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X87Y88         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     5.576 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.690     6.266    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_1[0]
    SLICE_X89Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.820    45.213    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[3]/C
                         clock pessimism             -0.408    44.805    
                         clock uncertainty           -0.076    44.729    
    SLICE_X89Y89         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    44.655    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[3]
  -------------------------------------------------------------------
                         required time                         44.655    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                 38.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_CTR_FLG_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.073ns (41.291%)  route 0.104ns (58.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      1.088ns (routing 0.488ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.542ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.088     2.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X79Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_CTR_FLG_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y60         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.093 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_CTR_FLG_I_reg/Q
                         net (fo=4, routed)           0.078     2.170    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_CTR_FLG_I
    SLICE_X79Y59         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.205 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_i_1/O
                         net (fo=1, routed)           0.026     2.231    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_i_1_n_0
    SLICE_X79Y59         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.241     1.862    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X79Y59         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/C
                         clock pessimism              0.289     2.151    
    SLICE_X79Y59         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.197    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.059ns (30.981%)  route 0.131ns (69.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Net Delay (Source):      1.757ns (routing 0.819ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.897ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.757     3.488    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X78Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y66         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.547 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[11]/Q
                         net (fo=15, routed)          0.131     3.678    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/Q[0]
    SLICE_X79Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.987     3.175    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/CAN_CLK
    SLICE_X79Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                         clock pessimism              0.408     3.583    
    SLICE_X79Y65         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.643    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from
  -------------------------------------------------------------------
                         required time                         -3.643    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.390%)  route 0.040ns (42.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.125ns (routing 0.488ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.542ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.125     2.091    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y87         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.130 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/Q
                         net (fo=4, routed)           0.025     2.155    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]
    SLICE_X89Y87         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.170 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I[6]_i_1/O
                         net (fo=1, routed)           0.015     2.185    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/plusOp1_out[6]
    SLICE_X89Y87         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.265     1.885    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y87         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/C
                         clock pessimism              0.212     2.097    
    SLICE_X89Y87         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.143    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.093ns (43.310%)  route 0.122ns (56.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Net Delay (Source):      1.818ns (routing 0.819ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.897ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.818     3.549    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y88         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.607 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[4]/Q
                         net (fo=6, routed)           0.100     3.706    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[7]_1[2]
    SLICE_X89Y88         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     3.741 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[6]_i_1/O
                         net (fo=1, routed)           0.022     3.763    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I2[6]
    SLICE_X89Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         2.063     3.251    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/C
                         clock pessimism              0.408     3.660    
    SLICE_X89Y88         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.720    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.720    
                         arrival time                           3.763    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (62.058%)  route 0.037ns (37.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.099ns (routing 0.488ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.542ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.099     2.065    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X85Y84         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.103 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[0]/Q
                         net (fo=3, routed)           0.029     2.132    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X85Y84         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     2.154 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW[1]_i_2/O
                         net (fo=1, routed)           0.008     2.162    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW[1]_i_2_n_0
    SLICE_X85Y84         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.238     1.859    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X85Y84         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]/C
                         clock pessimism              0.212     2.071    
    SLICE_X85Y84         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.118    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.084ns (routing 0.488ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.542ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.084     2.051    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.090 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/Q
                         net (fo=2, routed)           0.026     2.115    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/IC_SYNC_ISR_TXOK
    SLICE_X80Y68         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     2.129 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_i_1/O
                         net (fo=1, routed)           0.017     2.146    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_i_1_n_0
    SLICE_X80Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.221     1.842    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/C
                         clock pessimism              0.215     2.057    
    SLICE_X80Y68         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.103    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.057ns (39.765%)  route 0.086ns (60.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.829ns (routing 0.819ns, distribution 1.010ns)
  Clock Net Delay (Destination): 2.055ns (routing 0.897ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.829     3.559    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X88Y95         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.616 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[5]/Q
                         net (fo=4, routed)           0.086     3.703    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[14]_0[5]
    SLICE_X88Y96         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         2.055     3.243    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X88Y96         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[6]/C
                         clock pessimism              0.353     3.597    
    SLICE_X88Y96         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     3.659    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.659    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.285%)  route 0.042ns (43.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.080ns (routing 0.488ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.542ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.080     2.046    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X78Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y64         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.085 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_reg/Q
                         net (fo=4, routed)           0.027     2.112    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I
    SLICE_X78Y64         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     2.127 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_i_1/O
                         net (fo=1, routed)           0.015     2.142    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_i_1_n_0
    SLICE_X78Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.216     1.837    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X78Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_reg/C
                         clock pessimism              0.215     2.052    
    SLICE_X78Y64         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.098    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_reg
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.196%)  route 0.042ns (43.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.092ns (routing 0.488ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.542ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.092     2.058    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.097 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_reg/Q
                         net (fo=2, routed)           0.025     2.122    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD
    SLICE_X80Y66         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     2.137 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_i_1/O
                         net (fo=1, routed)           0.017     2.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_i_1_n_0
    SLICE_X80Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.230     1.850    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_reg/C
                         clock pessimism              0.214     2.064    
    SLICE_X80Y66         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.110    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_reg
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.075ns (50.114%)  route 0.075ns (49.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Net Delay (Source):      1.117ns (routing 0.488ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.542ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.117     2.084    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y88         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.123 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[4]/Q
                         net (fo=6, routed)           0.060     2.182    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[7]_1[2]
    SLICE_X89Y88         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     2.218 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[7]_i_2/O
                         net (fo=1, routed)           0.015     2.233    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I2[7]
    SLICE_X89Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.264     1.884    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[7]/C
                         clock pessimism              0.258     2.142    
    SLICE_X89Y88         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.188    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_can_test_clk_wiz_0_2
Waveform(ns):       { 0.000 20.831 }
Period(ns):         41.662
Sources:            { can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB18_X10Y30  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB36_X10Y14  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB36_X11Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         41.662      40.372     BUFGCE_X0Y11   can_test_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         41.662      40.591     MMCM_X0Y0      can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         41.662      41.113     SLICE_X79Y60   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X81Y74   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X81Y74   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X80Y67   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X80Y67   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X10Y30  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X10Y30  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X10Y14  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X10Y14  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X79Y60   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X79Y60   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X81Y74   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X81Y74   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X10Y30  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X10Y30  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X10Y14  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X10Y14  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X79Y60   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X79Y60   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
High Pulse Width  Slow    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X81Y74   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X81Y74   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        8.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.077ns (7.430%)  route 0.959ns (92.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 13.527 - 9.999 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.917ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.837ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.038     3.220    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X85Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.297 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.959     4.256    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X84Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.804    13.527    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]/C
                         clock pessimism             -0.406    13.121    
                         clock uncertainty           -0.062    13.059    
    SLICE_X84Y83         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.993    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  8.737    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.077ns (7.430%)  route 0.959ns (92.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 13.527 - 9.999 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.917ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.837ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.038     3.220    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X85Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.297 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.959     4.256    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X84Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.804    13.527    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[0]/C
                         clock pessimism             -0.406    13.121    
                         clock uncertainty           -0.062    13.059    
    SLICE_X84Y83         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    12.993    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  8.737    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.077ns (7.430%)  route 0.959ns (92.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 13.527 - 9.999 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.917ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.837ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.038     3.220    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X85Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.297 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.959     4.256    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X84Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.804    13.527    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[0]/C
                         clock pessimism             -0.406    13.121    
                         clock uncertainty           -0.062    13.059    
    SLICE_X84Y83         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    12.993    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  8.737    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.077ns (7.430%)  route 0.959ns (92.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 13.527 - 9.999 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.917ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.837ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.038     3.220    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X85Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.297 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.959     4.256    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X84Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.804    13.527    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[0]/C
                         clock pessimism             -0.406    13.121    
                         clock uncertainty           -0.062    13.059    
    SLICE_X84Y83         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    12.993    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[0]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  8.737    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.077ns (7.430%)  route 0.959ns (92.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 13.527 - 9.999 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.917ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.837ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.038     3.220    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X85Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.297 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.959     4.256    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X84Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.804    13.527    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[2]/C
                         clock pessimism             -0.406    13.121    
                         clock uncertainty           -0.062    13.059    
    SLICE_X84Y83         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    12.993    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[2]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  8.737    

Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.077ns (7.524%)  route 0.946ns (92.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 13.516 - 9.999 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.917ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.837ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.038     3.220    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X85Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.297 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.946     4.243    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X84Y84         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.792    13.516    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y84         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[0]/C
                         clock pessimism             -0.406    13.110    
                         clock uncertainty           -0.062    13.048    
    SLICE_X84Y84         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    12.982    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[0]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  8.739    

Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.077ns (7.524%)  route 0.946ns (92.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 13.516 - 9.999 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.917ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.837ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.038     3.220    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X85Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.297 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.946     4.243    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X84Y84         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.792    13.516    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y84         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/C
                         clock pessimism             -0.406    13.110    
                         clock uncertainty           -0.062    13.048    
    SLICE_X84Y84         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    12.982    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  8.739    

Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.077ns (7.524%)  route 0.946ns (92.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 13.516 - 9.999 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.917ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.837ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.038     3.220    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X85Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.297 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.946     4.243    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X84Y84         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.792    13.516    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y84         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[0]/C
                         clock pessimism             -0.406    13.110    
                         clock uncertainty           -0.062    13.048    
    SLICE_X84Y84         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.982    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[0]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  8.739    

Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.077ns (7.524%)  route 0.946ns (92.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 13.516 - 9.999 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.917ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.837ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.038     3.220    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X85Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.297 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.946     4.243    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X84Y84         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.792    13.516    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y84         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[1]/C
                         clock pessimism             -0.406    13.110    
                         clock uncertainty           -0.062    13.048    
    SLICE_X84Y84         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    12.982    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  8.739    

Slack (MET) :             8.740ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.077ns (7.546%)  route 0.943ns (92.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 13.514 - 9.999 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.917ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.837ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.038     3.220    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X85Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.297 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.943     4.240    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X84Y86         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.790    13.514    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y86         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[3]/C
                         clock pessimism             -0.406    13.108    
                         clock uncertainty           -0.062    13.046    
    SLICE_X84Y86         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.980    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[3]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                  8.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.941%)  route 0.130ns (76.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      1.114ns (routing 0.500ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.554ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.114     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y72         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.117 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=305, routed)         0.130     2.247    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X79Y72         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.241     1.857    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X79Y72         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[2]/C
                         clock pessimism              0.259     2.116    
    SLICE_X79Y72         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.096    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.941%)  route 0.130ns (76.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      1.114ns (routing 0.500ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.554ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.114     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y72         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.117 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=305, routed)         0.130     2.247    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X79Y72         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.241     1.857    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X79Y72         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[2]/C
                         clock pessimism              0.259     2.116    
    SLICE_X79Y72         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     2.096    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.941%)  route 0.130ns (76.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      1.114ns (routing 0.500ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.554ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.114     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y72         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.117 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=305, routed)         0.130     2.247    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X79Y72         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.241     1.857    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X79Y72         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[2]/C
                         clock pessimism              0.259     2.116    
    SLICE_X79Y72         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     2.096    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.941%)  route 0.130ns (76.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      1.114ns (routing 0.500ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.554ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.114     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y72         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.117 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=305, routed)         0.130     2.247    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X79Y72         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.241     1.857    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X79Y72         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[2]/C
                         clock pessimism              0.259     2.116    
    SLICE_X79Y72         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.096    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.941%)  route 0.130ns (76.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      1.114ns (routing 0.500ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.554ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.114     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y72         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.117 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=305, routed)         0.130     2.247    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X79Y72         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.241     1.857    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X79Y72         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/C
                         clock pessimism              0.259     2.116    
    SLICE_X79Y72         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.096    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.941%)  route 0.130ns (76.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      1.114ns (routing 0.500ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.554ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.114     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y72         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.117 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=305, routed)         0.130     2.247    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X79Y72         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.241     1.857    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X79Y72         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[0]/C
                         clock pessimism              0.259     2.116    
    SLICE_X79Y72         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     2.096    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.041ns (24.961%)  route 0.123ns (75.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      1.114ns (routing 0.500ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.554ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.114     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y72         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.117 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=305, routed)         0.123     2.240    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X80Y72         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.233     1.849    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X80Y72         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[1]/C
                         clock pessimism              0.259     2.108    
    SLICE_X80Y72         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.088    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.041ns (18.588%)  route 0.180ns (81.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      1.114ns (routing 0.500ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.554ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.114     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y72         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.117 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=305, routed)         0.180     2.297    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X80Y75         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.232     1.847    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X80Y75         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[1]/C
                         clock pessimism              0.259     2.107    
    SLICE_X80Y75         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.087    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.041ns (18.588%)  route 0.180ns (81.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      1.114ns (routing 0.500ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.554ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.114     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y72         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.117 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=305, routed)         0.180     2.297    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X80Y75         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.232     1.847    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X80Y75         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[1]/C
                         clock pessimism              0.259     2.107    
    SLICE_X80Y75         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.087    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.041ns (18.588%)  route 0.180ns (81.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      1.114ns (routing 0.500ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.554ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.114     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y72         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.117 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=305, routed)         0.180     2.297    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X80Y75         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.232     1.847    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X80Y75         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[1]/C
                         clock pessimism              0.259     2.107    
    SLICE_X80Y75         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.087    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.210    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESET
                            (input port)
  Destination:            can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.571ns  (logic 1.255ns (48.804%)  route 1.316ns (51.196%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.809ns (routing 0.837ns, distribution 0.972ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  CPU_RESET (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESET_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.255     1.255 r  CPU_RESET_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.255    CPU_RESET_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.255 r  CPU_RESET_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.316     2.571    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X84Y74         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.809     3.533    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X84Y74         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESET
                            (input port)
  Destination:            can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.832ns (58.005%)  route 0.602ns (41.995%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.254ns (routing 0.554ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  CPU_RESET (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESET_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.832     0.832 r  CPU_RESET_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.832    CPU_RESET_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.832 r  CPU_RESET_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.602     1.434    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X84Y74         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.254     1.870    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X84Y74         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.346ns  (logic 0.334ns (24.805%)  route 1.012ns (75.195%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.917ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.837ns, distribution 0.970ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.019     3.201    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y64         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.280 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/Q
                         net (fo=13, routed)          0.811     4.091    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[3]
    SLICE_X82Y66         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     4.179 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[11]_i_4/O
                         net (fo=1, routed)           0.021     4.200    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[11]_i_4_n_0
    SLICE_X82Y66         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     4.268 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]_i_2/O
                         net (fo=1, routed)           0.131     4.399    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[11]
    SLICE_X83Y66         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     4.498 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[11]_i_1/O
                         net (fo=1, routed)           0.049     4.547    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[4]
    SLICE_X83Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.807     3.532    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.273ns  (logic 0.356ns (27.955%)  route 0.917ns (72.045%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.917ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.837ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.030     3.212    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.292 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/Q
                         net (fo=13, routed)          0.627     3.919    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[2]
    SLICE_X83Y64         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.042 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_4/O
                         net (fo=1, routed)           0.010     4.052    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_4_n_0
    SLICE_X83Y64         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     4.116 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_i_2/O
                         net (fo=1, routed)           0.221     4.337    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[12]
    SLICE_X82Y66         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     4.426 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_1/O
                         net (fo=1, routed)           0.059     4.485    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[3]
    SLICE_X82Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.814     3.539    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.256ns  (logic 0.408ns (32.476%)  route 0.848ns (67.524%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.917ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.837ns, distribution 0.975ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.036     3.218    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X85Y81         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.294 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/Q
                         net (fo=3, routed)           0.377     3.671    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[3]
    SLICE_X86Y81         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.817 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_3/O
                         net (fo=1, routed)           0.009     3.826    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_3_n_0
    SLICE_X86Y81         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     3.889 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_i_2/O
                         net (fo=1, routed)           0.395     4.284    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[12]
    SLICE_X85Y80         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     4.407 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_1/O
                         net (fo=1, routed)           0.067     4.474    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_0
    SLICE_X85Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.812     3.536    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X85Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.213ns  (logic 0.293ns (24.146%)  route 0.920ns (75.854%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.917ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.837ns, distribution 0.974ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.030     3.212    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.292 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[7]/Q
                         net (fo=18, routed)          0.400     3.692    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[0]
    SLICE_X81Y64         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.816 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[14]_i_2/O
                         net (fo=1, routed)           0.194     4.010    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[14]
    SLICE_X82Y63         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     4.099 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[14]_i_1/O
                         net (fo=1, routed)           0.326     4.425    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[1]
    SLICE_X82Y71         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.811     3.536    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y71         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[14]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.062ns  (logic 0.375ns (35.311%)  route 0.687ns (64.689%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.917ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.837ns, distribution 0.970ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.018     3.200    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.279 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/Q
                         net (fo=10, routed)          0.442     3.721    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[7][1]
    SLICE_X82Y66         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.871 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[9]_i_4/O
                         net (fo=1, routed)           0.195     4.066    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[9]_i_4_n_0
    SLICE_X83Y67         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     4.212 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[9]_i_1/O
                         net (fo=1, routed)           0.050     4.262    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[6]
    SLICE_X83Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.807     3.532    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.751ns  (logic 0.393ns (52.325%)  route 0.358ns (47.675%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.052ns (routing 0.917ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.837ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.052     3.233    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.313 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/Q
                         net (fo=12, routed)          0.107     3.420    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[1]
    SLICE_X81Y66         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.544 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[13]_i_3/O
                         net (fo=1, routed)           0.091     3.635    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[13]_i_3_n_0
    SLICE_X82Y66         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.674 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[13]_i_2/O
                         net (fo=1, routed)           0.107     3.781    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[13]
    SLICE_X82Y66         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150     3.931 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[13]_i_1/O
                         net (fo=1, routed)           0.053     3.984    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[2]
    SLICE_X82Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.814     3.539    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.677ns  (logic 0.081ns (11.965%)  route 0.596ns (88.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.917ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.837ns, distribution 0.997ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.060     3.242    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X86Y84         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.323 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.596     3.919    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/IC_SYNC_SR_SLEEP_FS2
    SLICE_X86Y84         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.834     3.558    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X86Y84         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.680ns  (logic 0.081ns (11.912%)  route 0.599ns (88.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.917ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.837ns, distribution 0.990ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.053     3.235    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X86Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.316 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.599     3.915    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/IC_SYNC_SR_LBACK_FS2
    SLICE_X86Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.827     3.551    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X86Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.166ns (25.036%)  route 0.497ns (74.964%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.042ns (routing 0.917ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.837ns, distribution 0.970ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.042     3.223    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.302 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/Q
                         net (fo=17, routed)          0.305     3.607    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[7][3]
    SLICE_X83Y64         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     3.658 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[7]_i_3/O
                         net (fo=1, routed)           0.143     3.801    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[7]_i_3_n_0
    SLICE_X83Y65         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     3.837 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[7]_i_1/O
                         net (fo=1, routed)           0.049     3.886    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[8]
    SLICE_X83Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.807     3.532    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[7]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.081ns (13.990%)  route 0.498ns (86.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.917ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.837ns, distribution 0.971ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.047     3.228    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X83Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.309 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.498     3.807    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/IC_SYNC_SR_ESTAT_FS2[0]
    SLICE_X83Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.808     3.533    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X83Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.039ns (25.490%)  route 0.114ns (74.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.500ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.554ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.066     2.028    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/S_AXI_ACLK
    SLICE_X76Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.067 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.114     2.181    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/IC_SYNC_SR_BIDLE_FS2
    SLICE_X76Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.199     1.815    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/S_AXI_ACLK
    SLICE_X76Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.500ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.554ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.109     2.071    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y64         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.111 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.079     2.190    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/IC_SYNC_SR_LBACK_FS2
    SLICE_X81Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.246     1.862    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.138ns (routing 0.500ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.554ns, distribution 0.724ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.138     2.100    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X87Y80         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.139 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.083     2.222    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/out
    SLICE_X87Y80         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.278     1.894    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X87Y80         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.096%)  route 0.126ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.500ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.554ns, distribution 0.708ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.125     2.087    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y59         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y59         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.127 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.126     2.253    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/IC_SYNC_SR_ESTAT_FS2[1]
    SLICE_X81Y59         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.262     1.878    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y59         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.040ns (21.053%)  route 0.150ns (78.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.500ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.554ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.109     2.071    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y63         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y63         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.111 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.150     2.261    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0
    SLICE_X81Y63         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.246     1.862    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y63         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.069ns (37.160%)  route 0.117ns (62.840%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.115ns (routing 0.500ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.554ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.115     2.077    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.118 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/Q
                         net (fo=23, routed)          0.054     2.172    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[7][2]
    SLICE_X82Y65         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     2.186 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[8]_i_4/O
                         net (fo=1, routed)           0.047     2.233    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[8]_i_4_n_0
    SLICE_X83Y65         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.014     2.247 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[8]_i_1/O
                         net (fo=1, routed)           0.016     2.263    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[7]
    SLICE_X83Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.253     1.868    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[8]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.040ns (21.053%)  route 0.150ns (78.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.119ns (routing 0.500ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.554ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.119     2.081    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/S_AXI_ACLK
    SLICE_X84Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.121 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.150     2.271    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/IC_SYNC_SR_ERRWRN_FS2
    SLICE_X84Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.257     1.873    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/S_AXI_ACLK
    SLICE_X84Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.088ns (44.516%)  route 0.110ns (55.484%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.119ns (routing 0.500ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.554ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.119     2.081    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.120 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[1]/Q
                         net (fo=3, routed)           0.050     2.170    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[5]
    SLICE_X83Y67         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     2.184 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[9]_i_3/O
                         net (fo=1, routed)           0.043     2.227    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[9]
    SLICE_X83Y67         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     2.262 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[9]_i_1/O
                         net (fo=1, routed)           0.017     2.279    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[6]
    SLICE_X83Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.253     1.868    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.122ns (55.283%)  route 0.099ns (44.717%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.500ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.554ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.121     2.083    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.122 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[5]/Q
                         net (fo=3, routed)           0.031     2.153    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[1]
    SLICE_X82Y66         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     2.176 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[13]_i_2/O
                         net (fo=1, routed)           0.050     2.226    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[13]
    SLICE_X82Y66         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.060     2.286 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[13]_i_1/O
                         net (fo=1, routed)           0.018     2.304    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[2]
    SLICE_X82Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.261     1.876    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.096ns (42.223%)  route 0.131ns (57.777%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.115ns (routing 0.500ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.554ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.115     2.077    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.116 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/Q
                         net (fo=14, routed)          0.061     2.177    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[7][0]
    SLICE_X82Y65         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.035     2.212 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[10]_i_4/O
                         net (fo=1, routed)           0.044     2.256    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[10]_i_4_n_0
    SLICE_X82Y65         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     2.278 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[10]_i_1/O
                         net (fo=1, routed)           0.026     2.304    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[5]
    SLICE_X82Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.261     1.876    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.880ns  (logic 0.076ns (8.636%)  route 0.804ns (91.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.021ns (routing 0.897ns, distribution 1.124ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.837ns, distribution 1.010ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         2.021     3.209    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/CAN_CLK
    SLICE_X87Y91         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.285 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.804     4.089    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg__0
    SLICE_X87Y80         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.847     3.571    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X87Y80         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.796ns  (logic 0.080ns (10.044%)  route 0.716ns (89.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.992ns (routing 0.897ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.837ns, distribution 0.964ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.992     3.180    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X85Y85         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.260 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/Q
                         net (fo=4, routed)           0.716     3.977    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]
    SLICE_X85Y86         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.801     3.526    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X85Y86         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.610ns  (logic 0.078ns (12.788%)  route 0.532ns (87.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.974ns (routing 0.897ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.837ns, distribution 0.949ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.974     3.162    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X79Y71         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.240 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/Q
                         net (fo=4, routed)           0.532     3.772    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]
    SLICE_X78Y72         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.786     3.510    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X78Y72         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.589ns  (logic 0.078ns (13.239%)  route 0.511ns (86.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.988ns (routing 0.897ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.837ns, distribution 0.952ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.988     3.176    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X79Y68         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y68         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.254 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/Q
                         net (fo=3, routed)           0.511     3.766    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR
    SLICE_X79Y70         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.789     3.513    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X79Y70         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_IC_RXOK_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.589ns  (logic 0.079ns (13.404%)  route 0.510ns (86.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.974ns (routing 0.897ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.837ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.974     3.162    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y70         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_IC_RXOK_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y70         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.241 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_IC_RXOK_I_reg/Q
                         net (fo=2, routed)           0.510     3.752    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/IC_SYNC_ISR_RXOK
    SLICE_X82Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.814     3.539    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.586ns  (logic 0.079ns (13.490%)  route 0.507ns (86.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.977ns (routing 0.897ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.837ns, distribution 0.964ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.977     3.165    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.244 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/Q
                         net (fo=2, routed)           0.507     3.751    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/IC_SYNC_ESR_BERR
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.801     3.526    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.495ns  (logic 0.078ns (15.743%)  route 0.417ns (84.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.053ns (routing 0.897ns, distribution 1.156ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.837ns, distribution 0.992ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         2.053     3.241    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X88Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.319 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/Q
                         net (fo=2, routed)           0.417     3.737    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_SYNC_ECR[0]
    SLICE_X87Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.829     3.554    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X87Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.527ns  (logic 0.079ns (14.991%)  route 0.448ns (85.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.988ns (routing 0.897ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.837ns, distribution 0.975ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.988     3.176    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/CAN_CLK
    SLICE_X79Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y60         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.255 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.448     3.703    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from
    SLICE_X84Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.812     3.536    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/S_AXI_ACLK
    SLICE_X84Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.079ns (17.821%)  route 0.364ns (82.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.030ns (routing 0.897ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.837ns, distribution 1.002ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         2.030     3.218    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X86Y86         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.297 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/Q
                         net (fo=2, routed)           0.364     3.662    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR
    SLICE_X87Y82         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.839     3.564    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X87Y82         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.469ns  (logic 0.080ns (17.058%)  route 0.389ns (82.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.990ns (routing 0.897ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.837ns, distribution 0.964ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.990     3.178    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X80Y59         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y59         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.258 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[8]/Q
                         net (fo=1, routed)           0.389     3.647    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]_1[7]
    SLICE_X80Y59         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.801     3.525    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X80Y59         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_ARBLSS_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.338%)  route 0.058ns (59.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.080ns (routing 0.488ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.554ns, distribution 0.685ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.080     2.047    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X79Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_ARBLSS_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y64         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.086 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_ARBLSS_I_reg/Q
                         net (fo=2, routed)           0.058     2.143    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/IC_SYNC_ISR_ARBLST
    SLICE_X80Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.239     1.855    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X80Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.084ns (routing 0.488ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.554ns, distribution 0.681ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.084     2.051    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X80Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.090 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/Q
                         net (fo=1, routed)           0.056     2.146    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[2]
    SLICE_X80Y76         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.235     1.851    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X80Y76         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/FMER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.292%)  route 0.063ns (61.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.080ns (routing 0.488ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.554ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.080     2.047    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X79Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y64         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.086 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_reg/Q
                         net (fo=2, routed)           0.063     2.148    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/FMER_2S_CDC_TO/IC_SYNC_ESR_FMER
    SLICE_X79Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/FMER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.247     1.863    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/FMER_2S_CDC_TO/S_AXI_ACLK
    SLICE_X79Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/FMER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.084ns (routing 0.488ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.554ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.084     2.051    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X79Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y77         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.089 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[5]/Q
                         net (fo=1, routed)           0.063     2.152    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[5]
    SLICE_X79Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.234     1.849    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.835%)  route 0.063ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.083ns (routing 0.488ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.554ns, distribution 0.682ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.083     2.050    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X80Y74         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.090 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/Q
                         net (fo=1, routed)           0.063     2.153    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[1]
    SLICE_X80Y73         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.236     1.852    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X80Y73         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_ACK_ERROR_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.711%)  route 0.062ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.087ns (routing 0.488ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.554ns, distribution 0.685ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.087     2.054    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X79Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_ACK_ERROR_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.093 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_ACK_ERROR_I_reg/Q
                         net (fo=2, routed)           0.062     2.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/IC_SYNC_ESR_ACKER
    SLICE_X79Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.239     1.854    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/S_AXI_ACLK
    SLICE_X79Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.079ns (routing 0.488ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.554ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.079     2.045    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X80Y75         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y75         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.084 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[1]/Q
                         net (fo=1, routed)           0.074     2.158    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[1]
    SLICE_X80Y75         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.232     1.847    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X80Y75         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.096ns (routing 0.488ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.554ns, distribution 0.705ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.096     2.062    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X80Y59         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y59         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.101 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[14]/Q
                         net (fo=1, routed)           0.059     2.160    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]_1[1]
    SLICE_X80Y59         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.259     1.875    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X80Y59         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[14]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.303%)  route 0.073ns (65.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.084ns (routing 0.488ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.554ns, distribution 0.685ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.084     2.051    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X79Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y77         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.089 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/Q
                         net (fo=4, routed)           0.073     2.161    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]
    SLICE_X79Y76         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.239     1.855    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y76         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.088ns (routing 0.488ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.554ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.088     2.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X80Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y60         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.094 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[1]/Q
                         net (fo=1, routed)           0.070     2.164    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]_1[14]
    SLICE_X80Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.231     1.846    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X80Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.613ns  (logic 0.789ns (30.192%)  route 1.824ns (69.808%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.042ns (routing 0.917ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.819ns, distribution 0.950ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.042     3.223    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.302 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/Q
                         net (fo=17, routed)          0.547     3.850    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[0]
    SLICE_X81Y58         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.000 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_21/O
                         net (fo=5, routed)           0.138     4.137    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_21_n_0
    SLICE_X82Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.289 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23/O
                         net (fo=2, routed)           0.255     4.544    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23_n_0
    SLICE_X80Y59         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.643 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_14/O
                         net (fo=1, routed)           0.233     4.876    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_14_n_0
    SLICE_X81Y59         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     4.911 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5/O
                         net (fo=3, routed)           0.315     5.226    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5_n_0
    SLICE_X82Y61         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.351 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_4/O
                         net (fo=4, routed)           0.288     5.640    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_4_n_0
    SLICE_X83Y60         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     5.789 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_1/O
                         net (fo=1, routed)           0.048     5.837    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_1_n_0
    SLICE_X83Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.769     3.500    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X83Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.576ns  (logic 0.762ns (29.578%)  route 1.814ns (70.422%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.042ns (routing 0.917ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.819ns, distribution 0.950ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.042     3.223    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.302 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/Q
                         net (fo=17, routed)          0.547     3.850    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[0]
    SLICE_X81Y58         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.000 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_21/O
                         net (fo=5, routed)           0.138     4.137    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_21_n_0
    SLICE_X82Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.289 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23/O
                         net (fo=2, routed)           0.255     4.544    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23_n_0
    SLICE_X80Y59         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.643 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_14/O
                         net (fo=1, routed)           0.233     4.876    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_14_n_0
    SLICE_X81Y59         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     4.911 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5/O
                         net (fo=3, routed)           0.315     5.226    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5_n_0
    SLICE_X82Y61         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.351 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_4/O
                         net (fo=4, routed)           0.277     5.629    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_4_n_0
    SLICE_X83Y60         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.751 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_1/O
                         net (fo=1, routed)           0.049     5.800    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_1_n_0
    SLICE_X83Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.769     3.500    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X83Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.573ns  (logic 0.788ns (30.624%)  route 1.785ns (69.376%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.042ns (routing 0.917ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.819ns, distribution 0.959ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.042     3.223    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.302 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/Q
                         net (fo=17, routed)          0.547     3.850    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[0]
    SLICE_X81Y58         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.000 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_21/O
                         net (fo=5, routed)           0.138     4.137    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_21_n_0
    SLICE_X82Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.289 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23/O
                         net (fo=2, routed)           0.255     4.544    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23_n_0
    SLICE_X80Y59         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.643 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_14/O
                         net (fo=1, routed)           0.233     4.876    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_14_n_0
    SLICE_X81Y59         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     4.911 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5/O
                         net (fo=3, routed)           0.315     5.226    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5_n_0
    SLICE_X82Y61         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.351 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_4/O
                         net (fo=4, routed)           0.248     5.600    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_4_n_0
    SLICE_X83Y61         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     5.748 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1/O
                         net (fo=1, routed)           0.049     5.797    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1_n_0
    SLICE_X83Y61         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.778     3.509    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X83Y61         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.549ns  (logic 0.752ns (29.498%)  route 1.797ns (70.502%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.042ns (routing 0.917ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.819ns, distribution 0.959ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.042     3.223    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.302 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/Q
                         net (fo=17, routed)          0.547     3.850    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[0]
    SLICE_X81Y58         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.000 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_21/O
                         net (fo=5, routed)           0.138     4.137    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_21_n_0
    SLICE_X82Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.289 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23/O
                         net (fo=2, routed)           0.250     4.539    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23_n_0
    SLICE_X80Y59         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.628 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_18/O
                         net (fo=1, routed)           0.053     4.681    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_18_n_0
    SLICE_X80Y59         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.804 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_10/O
                         net (fo=1, routed)           0.176     4.980    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_10_n_0
    SLICE_X81Y60         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.016 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3/O
                         net (fo=6, routed)           0.157     5.173    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3_n_0
    SLICE_X82Y58         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     5.296 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.477     5.773    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X83Y61         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.778     3.509    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X83Y61         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.547ns  (logic 0.691ns (27.132%)  route 1.856ns (72.868%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.042ns (routing 0.917ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.819ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.042     3.223    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.302 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/Q
                         net (fo=17, routed)          0.547     3.850    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[0]
    SLICE_X81Y58         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.000 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_21/O
                         net (fo=5, routed)           0.138     4.137    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_21_n_0
    SLICE_X82Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.289 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23/O
                         net (fo=2, routed)           0.255     4.544    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23_n_0
    SLICE_X80Y59         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.643 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_14/O
                         net (fo=1, routed)           0.233     4.876    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_14_n_0
    SLICE_X81Y59         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     4.911 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5/O
                         net (fo=3, routed)           0.315     5.226    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5_n_0
    SLICE_X82Y61         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.351 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_4/O
                         net (fo=4, routed)           0.317     5.668    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_4_n_0
    SLICE_X80Y61         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.719 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[0]_i_1/O
                         net (fo=1, routed)           0.051     5.770    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[0]_i_1_n_0
    SLICE_X80Y61         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.753     3.484    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X80Y61         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[0]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.502ns  (logic 0.752ns (30.052%)  route 1.750ns (69.948%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.042ns (routing 0.917ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.819ns, distribution 0.950ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.042     3.223    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.302 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/Q
                         net (fo=17, routed)          0.547     3.850    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[0]
    SLICE_X81Y58         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.000 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_21/O
                         net (fo=5, routed)           0.138     4.137    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_21_n_0
    SLICE_X82Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.289 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23/O
                         net (fo=2, routed)           0.250     4.539    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23_n_0
    SLICE_X80Y59         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.628 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_18/O
                         net (fo=1, routed)           0.053     4.681    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_18_n_0
    SLICE_X80Y59         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.804 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_10/O
                         net (fo=1, routed)           0.176     4.980    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_10_n_0
    SLICE_X81Y60         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.016 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3/O
                         net (fo=6, routed)           0.157     5.173    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3_n_0
    SLICE_X82Y58         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     5.296 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.430     5.726    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X83Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.769     3.500    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X83Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.502ns  (logic 0.752ns (30.052%)  route 1.750ns (69.948%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.042ns (routing 0.917ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.819ns, distribution 0.950ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.042     3.223    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.302 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/Q
                         net (fo=17, routed)          0.547     3.850    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[0]
    SLICE_X81Y58         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.000 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_21/O
                         net (fo=5, routed)           0.138     4.137    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_21_n_0
    SLICE_X82Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.289 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23/O
                         net (fo=2, routed)           0.250     4.539    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23_n_0
    SLICE_X80Y59         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.628 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_18/O
                         net (fo=1, routed)           0.053     4.681    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_18_n_0
    SLICE_X80Y59         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.804 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_10/O
                         net (fo=1, routed)           0.176     4.980    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_10_n_0
    SLICE_X81Y60         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.016 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3/O
                         net (fo=6, routed)           0.157     5.173    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3_n_0
    SLICE_X82Y58         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     5.296 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.430     5.726    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X83Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.769     3.500    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X83Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.480ns  (logic 0.732ns (29.516%)  route 1.748ns (70.484%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.063ns (routing 0.917ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.819ns, distribution 1.007ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.063     3.245    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X86Y82         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.324 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/Q
                         net (fo=24, routed)          0.333     3.657    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[8]
    SLICE_X87Y81         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     3.792 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.161     3.953    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X87Y80         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.105 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.359     4.465    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.518 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_17/O
                         net (fo=4, routed)           0.185     4.703    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[3]
    SLICE_X89Y79         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.826 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.147     4.973    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X90Y80         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.073 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.142     5.215    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X90Y81         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.305 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.420     5.725    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X89Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.826     3.556    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_FLAG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.477ns  (logic 0.771ns (31.131%)  route 1.706ns (68.869%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.063ns (routing 0.917ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.819ns, distribution 0.996ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.063     3.245    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X86Y82         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.324 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/Q
                         net (fo=19, routed)          0.295     3.619    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[6]
    SLICE_X88Y82         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.764 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_3/O
                         net (fo=4, routed)           0.248     4.011    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_I4_in[3]
    SLICE_X89Y83         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.161 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_1/O
                         net (fo=5, routed)           0.196     4.357    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp5_out
    SLICE_X88Y86         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     4.447 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0/O
                         net (fo=10, routed)          0.672     5.119    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BTL_SAMP_EN
    SLICE_X90Y92         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     5.277 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SM_FLAG_I_i_4/O
                         net (fo=1, routed)           0.236     5.513    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SM_FLAG_I_i_4_n_0
    SLICE_X90Y92         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.149     5.662 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SM_FLAG_I_i_1/O
                         net (fo=1, routed)           0.059     5.721    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_FLAG_I_reg_2
    SLICE_X90Y92         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_FLAG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.815     3.546    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y92         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_FLAG_I_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.350ns  (logic 0.732ns (31.149%)  route 1.618ns (68.851%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.063ns (routing 0.917ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.819ns, distribution 1.003ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.063     3.245    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X86Y82         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.324 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/Q
                         net (fo=24, routed)          0.333     3.657    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[8]
    SLICE_X87Y81         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     3.792 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.161     3.953    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X87Y80         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.105 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.359     4.465    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.518 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_17/O
                         net (fo=4, routed)           0.185     4.703    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[3]
    SLICE_X89Y79         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.826 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.147     4.973    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X90Y80         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.073 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.142     5.215    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X90Y81         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.305 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.290     5.595    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X89Y79         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.822     3.553    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y79         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.096ns (routing 0.500ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.542ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.096     2.058    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X78Y73         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.097 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/Q
                         net (fo=1, routed)           0.055     2.152    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[3]
    SLICE_X78Y73         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.217     1.838    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X78Y73         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.101ns (routing 0.500ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.542ns, distribution 0.685ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.101     2.064    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y88         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.103 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/Q
                         net (fo=1, routed)           0.055     2.158    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[3]
    SLICE_X84Y88         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.227     1.847    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y88         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.098ns (routing 0.500ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.542ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.098     2.060    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X80Y71         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.099 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/Q
                         net (fo=1, routed)           0.059     2.158    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[4]
    SLICE_X80Y73         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.215     1.836    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X80Y73         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.099ns (routing 0.500ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.542ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.099     2.061    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y79         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.099 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[3]/Q
                         net (fo=1, routed)           0.066     2.165    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[3]
    SLICE_X79Y78         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.216     1.837    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X79Y78         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.105ns (routing 0.500ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.542ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.105     2.068    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X77Y72         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.106 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/Q
                         net (fo=1, routed)           0.063     2.169    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[5]
    SLICE_X77Y72         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.213     1.833    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X77Y72         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.111ns (routing 0.500ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.542ns, distribution 0.688ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.111     2.074    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X85Y87         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.112 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/Q
                         net (fo=1, routed)           0.060     2.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[4]
    SLICE_X85Y87         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.230     1.850    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X85Y87         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.097ns (routing 0.500ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.542ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.097     2.059    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X78Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y77         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.098 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[5]/Q
                         net (fo=1, routed)           0.074     2.172    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[5]
    SLICE_X78Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.208     1.828    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X78Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.098ns (routing 0.500ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.542ns, distribution 0.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.098     2.060    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X78Y76         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y76         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.099 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/Q
                         net (fo=1, routed)           0.074     2.173    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[0]
    SLICE_X78Y76         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.212     1.833    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X78Y76         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[0]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.099ns (routing 0.500ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.542ns, distribution 0.676ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.099     2.061    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X80Y76         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.100 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/Q
                         net (fo=1, routed)           0.074     2.174    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[1]
    SLICE_X80Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.218     1.839    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X80Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.040ns (34.188%)  route 0.077ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.097ns (routing 0.500ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.542ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.097     2.059    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X80Y79         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.099 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[4]/Q
                         net (fo=1, routed)           0.077     2.176    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[4]
    SLICE_X80Y78         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.213     1.834    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X80Y78         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay           525 Endpoints
Min Delay           525 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.410ns  (logic 0.757ns (22.202%)  route 2.653ns (77.798%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.897ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.819ns, distribution 1.007ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.984     3.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y82         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.253 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.238     4.491    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X87Y81         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     4.649 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.161     4.810    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X87Y80         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.962 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.359     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.375 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_17/O
                         net (fo=4, routed)           0.185     5.560    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[3]
    SLICE_X89Y79         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.683 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.147     5.830    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X90Y80         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.930 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.142     6.072    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X90Y81         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     6.162 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.420     6.582    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X89Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.826     3.556    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.280ns  (logic 0.757ns (23.082%)  route 2.523ns (76.918%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.897ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.819ns, distribution 1.003ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.984     3.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y82         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.253 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.238     4.491    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X87Y81         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     4.649 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.161     4.810    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X87Y80         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.962 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.359     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.375 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_17/O
                         net (fo=4, routed)           0.185     5.560    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[3]
    SLICE_X89Y79         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.683 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.147     5.830    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X90Y80         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.930 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.142     6.072    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X90Y81         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     6.162 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.290     6.452    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X89Y79         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.822     3.553    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y79         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_FLAG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.223ns  (logic 0.679ns (21.069%)  route 2.544ns (78.931%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.897ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.819ns, distribution 0.996ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.984     3.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y82         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.253 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.133     4.387    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X88Y82         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     4.438 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_3/O
                         net (fo=4, routed)           0.248     4.685    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_I4_in[3]
    SLICE_X89Y83         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.835 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_1/O
                         net (fo=5, routed)           0.196     5.031    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp5_out
    SLICE_X88Y86         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     5.121 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0/O
                         net (fo=10, routed)          0.672     5.793    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BTL_SAMP_EN
    SLICE_X90Y92         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     5.951 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SM_FLAG_I_i_4/O
                         net (fo=1, routed)           0.236     6.187    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SM_FLAG_I_i_4_n_0
    SLICE_X90Y92         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.149     6.336 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SM_FLAG_I_i_1/O
                         net (fo=1, routed)           0.059     6.395    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_FLAG_I_reg_2
    SLICE_X90Y92         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_FLAG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.815     3.546    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y92         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_FLAG_I_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.209ns  (logic 0.757ns (23.591%)  route 2.452ns (76.408%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.897ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.819ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.984     3.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y82         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.253 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.238     4.491    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X87Y81         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     4.649 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.161     4.810    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X87Y80         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.962 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.359     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.375 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_17/O
                         net (fo=4, routed)           0.185     5.560    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[3]
    SLICE_X89Y79         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.683 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.147     5.830    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X90Y80         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.930 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.142     6.072    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X90Y81         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     6.162 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.219     6.381    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X89Y81         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.820     3.551    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y81         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.209ns  (logic 0.757ns (23.591%)  route 2.452ns (76.408%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.897ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.819ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.984     3.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y82         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.253 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.238     4.491    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X87Y81         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     4.649 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.161     4.810    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X87Y80         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.962 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.359     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.375 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_17/O
                         net (fo=4, routed)           0.185     5.560    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[3]
    SLICE_X89Y79         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.683 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.147     5.830    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X90Y80         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.930 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.142     6.072    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X90Y81         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     6.162 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.219     6.381    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X89Y81         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.820     3.551    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y81         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.146ns  (logic 0.791ns (25.140%)  route 2.355ns (74.860%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.897ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.819ns, distribution 1.003ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.984     3.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y82         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.253 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.238     4.491    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X87Y81         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     4.649 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.161     4.810    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X87Y80         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.962 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.359     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.375 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_17/O
                         net (fo=4, routed)           0.185     5.560    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[3]
    SLICE_X89Y79         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.683 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.147     5.830    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X90Y80         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.930 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.216     6.146    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X89Y79         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.270 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1/O
                         net (fo=1, routed)           0.049     6.319    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1_n_0
    SLICE_X89Y79         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.822     3.553    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y79         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.133ns  (logic 0.813ns (25.947%)  route 2.320ns (74.053%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.897ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.819ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.984     3.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y82         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.253 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.238     4.491    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X87Y81         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     4.649 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.161     4.810    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X87Y80         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.962 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.359     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.375 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_17/O
                         net (fo=4, routed)           0.185     5.560    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[3]
    SLICE_X89Y79         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.683 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.147     5.830    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X90Y80         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.930 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.180     6.110    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X89Y81         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     6.256 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_1/O
                         net (fo=1, routed)           0.050     6.306    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_1_n_0
    SLICE_X89Y81         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.820     3.551    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y81         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.065ns  (logic 0.835ns (27.244%)  route 2.230ns (72.756%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.897ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.819ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.984     3.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y82         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.253 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.238     4.491    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X87Y81         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     4.649 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.161     4.810    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X87Y80         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.962 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.297     5.259    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X89Y79         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.382 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.182     5.564    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X88Y79         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     5.664 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5/O
                         net (fo=6, routed)           0.255     5.919    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I11
    SLICE_X89Y81         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     6.016 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_8/O
                         net (fo=1, routed)           0.048     6.064    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_8_n_0
    SLICE_X89Y81         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     6.188 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_2/O
                         net (fo=1, routed)           0.049     6.237    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_2_n_0
    SLICE_X89Y81         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.820     3.551    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y81         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.010ns  (logic 0.752ns (24.984%)  route 2.258ns (75.016%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.897ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.819ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.984     3.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y82         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.253 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.238     4.491    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X87Y81         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     4.649 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.161     4.810    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X87Y80         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.962 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.204     5.167    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y80         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     5.255 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.297     5.551    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X88Y80         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     5.588 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.105     5.693    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X88Y81         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     5.841 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_3/O
                         net (fo=1, routed)           0.187     6.028    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_3_n_0
    SLICE_X87Y81         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.116 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1/O
                         net (fo=1, routed)           0.066     6.182    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1_n_0
    SLICE_X87Y81         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.820     3.551    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X87Y81         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.997ns  (logic 0.758ns (25.294%)  route 2.239ns (74.706%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.897ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.819ns, distribution 1.009ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.984     3.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y82         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.253 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.238     4.491    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X87Y81         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     4.649 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.161     4.810    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X87Y80         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.962 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.359     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.375 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_17/O
                         net (fo=4, routed)           0.185     5.560    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[3]
    SLICE_X89Y79         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.683 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.152     5.835    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X90Y80         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.936 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[0]_i_3/O
                         net (fo=1, routed)           0.092     6.028    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[0]_i_3_n_0
    SLICE_X89Y80         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     6.118 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[0]_i_1/O
                         net (fo=1, routed)           0.051     6.169    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[0]_i_1_n_0
    SLICE_X89Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.828     3.558    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y80         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.488ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.542ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.084     2.051    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X81Y74         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y74         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.092 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/Q
                         net (fo=1, routed)           0.078     2.170    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1
    SLICE_X81Y74         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.219     1.839    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X81Y74         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGVAL_FD1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.589%)  route 0.087ns (68.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.488ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.542ns, distribution 0.688ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.089     2.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X80Y67         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.095 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=171, routed)         0.087     2.182    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X80Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGVAL_FD1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.230     1.850    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGVAL_FD1_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGPAD_SEL_FS1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.160%)  route 0.093ns (69.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.488ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.542ns, distribution 0.687ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.089     2.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X80Y67         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.095 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=171, routed)         0.093     2.188    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X79Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGPAD_SEL_FS1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.229     1.849    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X79Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGPAD_SEL_FS1_reg[0]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_RXFIFO_WEN_FD1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.934%)  route 0.094ns (70.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.488ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.542ns, distribution 0.689ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.089     2.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X80Y67         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.095 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=171, routed)         0.094     2.189    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X79Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_RXFIFO_WEN_FD1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.231     1.851    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X79Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_RXFIFO_WEN_FD1_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.085ns (routing 0.488ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.542ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.085     2.052    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y82         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.091 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/Q
                         net (fo=1, routed)           0.105     2.196    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1
    SLICE_X83Y82         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.222     1.842    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y82         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_EN_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.007%)  route 0.108ns (72.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.488ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.542ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.089     2.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X80Y67         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.095 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=171, routed)         0.108     2.203    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X80Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_EN_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.217     1.837    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_EN_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.007%)  route 0.108ns (72.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.488ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.542ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.089     2.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X80Y67         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.095 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=171, routed)         0.108     2.203    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X80Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.217     1.837    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[0]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.007%)  route 0.108ns (72.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.488ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.542ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.089     2.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X80Y67         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.095 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=171, routed)         0.108     2.203    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X80Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.217     1.837    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.007%)  route 0.108ns (72.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.488ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.542ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.089     2.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X80Y67         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.095 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=171, routed)         0.108     2.203    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X80Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.217     1.837    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.007%)  route 0.108ns (72.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.488ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.542ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.089     2.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X80Y67         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.095 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=171, routed)         0.108     2.203    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X80Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.217     1.837    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_can_test_clk_wiz_0_2'  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            PMOD0_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.662ns  (logic 2.906ns (51.327%)  route 2.756ns (48.673%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 fall edge)
                                                      4.999     4.999 f  
    AL8                                               0.000     4.999 f  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     5.099    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     5.589 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.639 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     6.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     5.909 f  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     6.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.181 f  can_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=854, routed)         2.512     8.693    PMOD0_3_OBUF
    A21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.878    11.571 f  PMOD0_3_OBUF_inst/O
                         net (fo=0)                   0.000    11.571    PMOD0_3
    A21                                                               f  PMOD0_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.996ns  (logic 2.858ns (71.519%)  route 1.138ns (28.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.043ns (routing 0.917ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.043     3.225    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X85Y75         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.303 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/Q
                         net (fo=21, routed)          1.138     4.441    GPIO_LED_5_OBUF
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.780     7.221 r  GPIO_LED_5_OBUF_inst/O
                         net (fo=0)                   0.000     7.221    GPIO_LED_5
    AH13                                                              r  GPIO_LED_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.977ns  (logic 2.862ns (71.959%)  route 1.115ns (28.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.029ns (routing 0.917ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.029     3.211    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X84Y73         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.292 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/Q
                         net (fo=2, routed)           1.115     4.407    GPIO_LED_3_OBUF
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.781     7.188 r  GPIO_LED_3_OBUF_inst/O
                         net (fo=0)                   0.000     7.188    GPIO_LED_3
    AJ14                                                              r  GPIO_LED_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.902ns  (logic 2.864ns (73.400%)  route 1.038ns (26.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.047ns (routing 0.917ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.047     3.228    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y58         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y58         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.307 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/Q
                         net (fo=1, routed)           1.038     4.345    GPIO_LED_0_OBUF
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.785     7.131 r  GPIO_LED_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.131    GPIO_LED_0
    AG14                                                              r  GPIO_LED_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.906ns  (logic 2.887ns (73.926%)  route 1.018ns (26.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.043ns (routing 0.917ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.043     3.224    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X83Y73         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.303 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/Q
                         net (fo=38, routed)          1.018     4.322    GPIO_LED_7_OBUF
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.808     7.130 r  GPIO_LED_7_OBUF_inst/O
                         net (fo=0)                   0.000     7.130    GPIO_LED_7
    AL12                                                              r  GPIO_LED_7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.743ns  (logic 2.860ns (76.407%)  route 0.883ns (23.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.038ns (routing 0.917ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.038     3.219    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X83Y73         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.298 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/Q
                         net (fo=14, routed)          0.883     4.181    GPIO_LED_4_OBUF
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.781     6.962 r  GPIO_LED_4_OBUF_inst/O
                         net (fo=0)                   0.000     6.962    GPIO_LED_4
    AJ15                                                              r  GPIO_LED_4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 2.867ns (78.371%)  route 0.791ns (21.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.034ns (routing 0.917ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.034     3.215    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X85Y73         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.293 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/Q
                         net (fo=2, routed)           0.791     4.085    GPIO_LED_2_OBUF
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.789     6.874 r  GPIO_LED_2_OBUF_inst/O
                         net (fo=0)                   0.000     6.874    GPIO_LED_2
    AE13                                                              r  GPIO_LED_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.483ns  (logic 2.867ns (82.316%)  route 0.616ns (17.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.047ns (routing 0.917ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         2.047     3.228    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y58         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y58         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.309 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/Q
                         net (fo=1, routed)           0.616     3.925    GPIO_LED_1_OBUF
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.786     6.712 r  GPIO_LED_1_OBUF_inst/O
                         net (fo=0)                   0.000     6.712    GPIO_LED_1
    AF13                                                              r  GPIO_LED_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.483ns (83.924%)  route 0.284ns (16.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.132ns (routing 0.500ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.132     2.095    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y58         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y58         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.135 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/Q
                         net (fo=1, routed)           0.284     2.419    GPIO_LED_1_OBUF
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.443     3.861 r  GPIO_LED_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.861    GPIO_LED_1
    AF13                                                              r  GPIO_LED_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_can_test_clk_wiz_0_2'  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            PMOD0_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.069ns  (logic 1.551ns (50.531%)  route 1.518ns (49.469%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=854, routed)         1.373     2.336    PMOD0_3_OBUF
    A21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.534     3.869 r  PMOD0_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.869    PMOD0_3
    A21                                                               r  PMOD0_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.484ns (78.023%)  route 0.418ns (21.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.119ns (routing 0.500ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.119     2.082    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X85Y73         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.121 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/Q
                         net (fo=2, routed)           0.418     2.539    GPIO_LED_2_OBUF
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.445     3.984 r  GPIO_LED_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.984    GPIO_LED_2
    AE13                                                              r  GPIO_LED_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.476ns (75.913%)  route 0.468ns (24.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.114ns (routing 0.500ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.114     2.076    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X83Y73         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.115 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/Q
                         net (fo=14, routed)          0.468     2.583    GPIO_LED_4_OBUF
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.437     4.021 r  GPIO_LED_4_OBUF_inst/O
                         net (fo=0)                   0.000     4.021    GPIO_LED_4
    AJ15                                                              r  GPIO_LED_4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.503ns (75.433%)  route 0.490ns (24.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.117ns (routing 0.500ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.117     2.079    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X83Y73         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.118 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/Q
                         net (fo=38, routed)          0.490     2.608    GPIO_LED_7_OBUF
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.464     4.072 r  GPIO_LED_7_OBUF_inst/O
                         net (fo=0)                   0.000     4.072    GPIO_LED_7
    AL12                                                              r  GPIO_LED_7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.478ns (73.055%)  route 0.545ns (26.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.114ns (routing 0.500ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.114     2.076    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X84Y73         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.117 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/Q
                         net (fo=2, routed)           0.545     2.662    GPIO_LED_3_OBUF
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.437     4.100 r  GPIO_LED_3_OBUF_inst/O
                         net (fo=0)                   0.000     4.100    GPIO_LED_3
    AJ14                                                              r  GPIO_LED_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.475ns (73.129%)  route 0.542ns (26.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.122ns (routing 0.500ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.122     2.084    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X85Y75         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.123 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/Q
                         net (fo=21, routed)          0.542     2.665    GPIO_LED_5_OBUF
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.436     4.101 r  GPIO_LED_5_OBUF_inst/O
                         net (fo=0)                   0.000     4.101    GPIO_LED_5
    AH13                                                              r  GPIO_LED_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.480ns (72.769%)  route 0.554ns (27.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.132ns (routing 0.500ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=854, routed)         1.132     2.095    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y58         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y58         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.134 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/Q
                         net (fo=1, routed)           0.554     2.688    GPIO_LED_0_OBUF
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.441     4.129 r  GPIO_LED_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.129    GPIO_LED_0
    AG14                                                              r  GPIO_LED_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_can_test_clk_wiz_0_2'  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            PMOD0_5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 2.898ns (51.444%)  route 2.735ns (48.556%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 fall edge)
                                                     20.831    20.831 f  
    AL8                                               0.000    20.831 f  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100    20.931    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489    21.421 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    21.471    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    21.471 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    21.868    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    21.741 f  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    21.992    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.020 f  can_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=453, routed)         2.484    24.504    PMOD0_5_OBUF
    C21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.870    27.373 f  PMOD0_5_OBUF_inst/O
                         net (fo=0)                   0.000    27.373    PMOD0_5
    C21                                                               f  PMOD0_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.130ns  (logic 3.056ns (59.562%)  route 2.074ns (40.438%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.065ns (routing 0.897ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         2.065     3.253    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_CLK
    SLICE_X88Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.333 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=8, routed)           0.389     3.723    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_0
    SLICE_X89Y91         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.846 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           1.685     5.531    can_phy_tx_1_OBUF
    D20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.853     8.383 r  can_phy_tx_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.383    can_phy_tx_1
    D20                                                               r  can_phy_tx_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.035ns  (logic 3.073ns (61.026%)  route 1.962ns (38.974%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.009ns (routing 0.897ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         2.009     3.197    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X82Y61         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.275 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/Q
                         net (fo=3, routed)           0.156     3.432    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/SM_REG_I_reg[0]
    SLICE_X82Y65         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.555 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           1.806     5.361    can_phy_tx_0_OBUF
    A20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.872     8.232 r  can_phy_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.232    can_phy_tx_0
    A20                                                               r  can_phy_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_can_test_clk_wiz_0_2'  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            PMOD0_5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.050ns  (logic 1.542ns (50.557%)  route 1.508ns (49.443%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=453, routed)         1.359     2.326    PMOD0_5_OBUF
    C21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.525     3.850 r  PMOD0_5_OBUF_inst/O
                         net (fo=0)                   0.000     3.850    PMOD0_5
    C21                                                               r  PMOD0_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.589ns (61.099%)  route 1.012ns (38.901%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.086ns (routing 0.488ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.086     2.053    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_CLK
    SLICE_X81Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.093 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=9, routed)           0.107     2.199    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_0
    SLICE_X82Y65         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     2.221 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           0.905     3.126    can_phy_tx_0_OBUF
    A20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.527     4.653 r  can_phy_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.653    can_phy_tx_0
    A20                                                               r  can_phy_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.568ns (60.062%)  route 1.043ns (39.938%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.118ns (routing 0.488ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.118     2.085    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X87Y81         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.123 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/Q
                         net (fo=3, routed)           0.201     2.323    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/SM_REG_I_reg[0]
    SLICE_X89Y91         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     2.345 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           0.842     3.187    can_phy_tx_1_OBUF
    D20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.508     4.695 r  can_phy_tx_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.695    can_phy_tx_1
    D20                                                               r  can_phy_tx_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_phy_rx_0
                            (input port)
  Destination:            can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.314ns  (logic 1.316ns (39.710%)  route 1.998ns (60.290%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.765ns (routing 0.819ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  can_phy_rx_0 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_0_IBUF_inst/I
    B20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.316     1.316 r  can_phy_rx_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.316    can_phy_rx_0_IBUF_inst/OUT
    B20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.316 r  can_phy_rx_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.998     3.314    can_test_i/input_register_can_0/U0/can_phy_rx
    SLICE_X81Y65         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.765     3.496    can_test_i/input_register_can_0/U0/can_clk
    SLICE_X81Y65         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/C

Slack:                    inf
  Source:                 can_phy_rx_1
                            (input port)
  Destination:            can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.055ns  (logic 1.301ns (42.585%)  route 1.754ns (57.415%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.818ns (routing 0.819ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E20                                               0.000     0.000 r  can_phy_rx_1 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_1_IBUF_inst/I
    E20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.301     1.301 r  can_phy_rx_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.301    can_phy_rx_1_IBUF_inst/OUT
    E20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.301 r  can_phy_rx_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.754     3.055    can_test_i/input_register_can_1/U0/can_phy_rx
    SLICE_X89Y91         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.818     3.549    can_test_i/input_register_can_1/U0/can_clk
    SLICE_X89Y91         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_phy_rx_1
                            (input port)
  Destination:            can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.877ns (50.013%)  route 0.877ns (49.987%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.260ns (routing 0.542ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E20                                               0.000     0.000 r  can_phy_rx_1 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_1_IBUF_inst/I
    E20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.877     0.877 r  can_phy_rx_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.877    can_phy_rx_1_IBUF_inst/OUT
    E20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.877 r  can_phy_rx_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.877     1.754    can_test_i/input_register_can_1/U0/can_phy_rx
    SLICE_X89Y91         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.260     1.881    can_test_i/input_register_can_1/U0/can_clk
    SLICE_X89Y91         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/C

Slack:                    inf
  Source:                 can_phy_rx_0
                            (input port)
  Destination:            can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.890ns  (logic 0.892ns (47.206%)  route 0.998ns (52.794%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.225ns (routing 0.542ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  can_phy_rx_0 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_0_IBUF_inst/I
    B20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.892     0.892 r  can_phy_rx_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.892    can_phy_rx_0_IBUF_inst/OUT
    B20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  can_phy_rx_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.998     1.890    can_test_i/input_register_can_0/U0/can_phy_rx
    SLICE_X81Y65         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=453, routed)         1.225     1.845    can_test_i/input_register_can_0/U0/can_clk
    SLICE_X81Y65         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/C





