(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.2 SW Build 2258646 on Thu Jun 14 20:04:27 MDT 2018
# Start time    : Wed Jun 12 16:04:17 +0800 2019
# Command line  : sds++ -Wall -O3 -I../src {-IE:\reconfiguration_lab\SYSROOT_arm64} -c -fmessage-length=0 -MTsrc/main.o {-IE:\reconfiguration_lab\SYSROOT_arm64/usr/include} -hls-target 1 -MMD -MP -MFsrc/main.d -MTsrc/main.o -o src/main.o ../src/main.cpp -sds-hw convolution_hw main.cpp -clkid 3 -sds-end -sds-sys-config ubuntu -sds-proc ubuntu -sds-pf zcu104_dvfs
# Log file      : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/sds_main.log
# Journal file  : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/sds_main.jou
# Report file   : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/sds_main.rpt
#-----------------------------------------------------------

#-----------------------------------------------------------
# This file contains undocumented internal commands and is
# provided for diagnostic purposes. To reproduce the results
# of this run, please run the sds++ command line above again.
#-----------------------------------------------------------

# Create data motion intermediate representation
H:/Vivado/SDx/2018.2/bin/clang_wrapper -I../src {-IE:\reconfiguration_lab\SYSROOT_arm64} {-IE:\reconfiguration_lab\SYSROOT_arm64/usr/include} -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -target aarch64-linux-gnu -mcpu=cortex-a53 -O0 -g     -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include   -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include  -std=c++11 -emit-llvm -S E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/src/main.s
# Performing accelerator source linting for convolution_hw
H:/Vivado/SDx/2018.2/bin/sdslint -target cortex-a53 -func "convolution_hw" E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp -- -c -I../src {-IE:\reconfiguration_lab\SYSROOT_arm64} {-IE:\reconfiguration_lab\SYSROOT_arm64/usr/include} -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -target aarch64-linux-gnu -mcpu=cortex-a53 -O0 -g -w    -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include   -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include  -std=c++11
aarch64-linux-gnu-g++ -c E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
aarch64-linux-gnu-objcopy --add-section .xdinfo=E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o.xml E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
# Performing pragma generation
H:/Vivado/SDx/2018.2/bin/clang_wrapper -E -IE:/C_FPGA_PRO/cnn_accelerator/src -IE:/reconfiguration_lab/SYSROOT_arm64 -IE:/reconfiguration_lab/SYSROOT_arm64/usr/include -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -m64 -target aarch64-linux-gnu -D HLS_NO_XIL_FPO_LIB -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include -IE:/C_FPGA_PRO/cnn_accelerator/src -D __SDSVHLS__ -target aarch64-linux-gnu -mcpu=cortex-a53 -O0 -g -w    -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include   -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include  -std=c++11 E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/main_pp.cpp
H:/Vivado/SDx/2018.2/bin/pragma_gen  -func "convolution_hw"   -tcl E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/convolution_hw.tcl   E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/main_pp.cpp -multi_aximm   --  -c  -D __SDSVHLS__ -IE:/C_FPGA_PRO/cnn_accelerator/src -IE:/reconfiguration_lab/SYSROOT_arm64 -IE:/reconfiguration_lab/SYSROOT_arm64/usr/include -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__ -m64 -target aarch64-linux-gnu    -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include   -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include -IE:/C_FPGA_PRO/cnn_accelerator/src  -target aarch64-linux-gnu -mcpu=cortex-a53 -O0 -g -w    -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include   -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include  -std=c++11
# Moving function convolution_hw to Programmable Logic
cd E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls
H:/Vivado/Vivado/2018.2/bin/vivado_hls E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/convolution_hw_run.tcl -l convolution_hw_vivado_hls.log
cd E:/C_FPGA_PRO/cnn_accelerator/Release
cd E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/convolution_hw/solution/impl/ip
cd E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls
H:/Vivado/SDK/2018.2/gnuwin/bin/sed.exe -i -e {s/xilinx\.com\/xidane/xilinx\.com\/xd/g} E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/convolution_hw/solution/impl/ip/auxiliary.xml
cd E:/C_FPGA_PRO/cnn_accelerator/Release
cd E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm
H:/Vivado/SDx/2018.2/bin/xsltproc  --output E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.hlsmap1.xml  --stringparam P_CLKID 3  --stringparam P_HLS_TYPE hls   H:/Vivado/SDx/2018.2/scripts/xsd/xdHlsmapRenameAttr.xsl  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw_auxiliary.xml
H:/Vivado/SDx/2018.2/bin/xsltproc  --output E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.hlsmap.xml  H:/Vivado/SDx/2018.2/scripts/xsd/xdHlsmapAdapter.xsl  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.hlsmap1.xml
H:/Vivado/SDx/2018.2/bin/xsltproc    --output E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.fcnmap.xml  H:/Vivado/SDx/2018.2/scripts/xsd/xdHlsmapAxi4.xsl  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.hlsmap.xml
H:/Vivado/SDx/2018.2/bin/xsltproc  --output E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw_if.xml  --stringparam P_ADAPTER_COMPREF adapter_v3_0  H:/Vivado/SDx/2018.2/scripts/xsd/xdHlsAdapterComp.xsl  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.fcnmap.xml
cd E:/C_FPGA_PRO/cnn_accelerator/Release
aarch64-linux-gnu-objcopy --add-section .xddata=E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/convolution_hw.xml E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
aarch64-linux-gnu-objcopy --add-section .xdasm=E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/src/main.s E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
aarch64-linux-gnu-g++ -E -I../src {-IE:\reconfiguration_lab\SYSROOT_arm64} {-IE:\reconfiguration_lab\SYSROOT_arm64/usr/include} -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__ -MTE:/C_FPGA_PRO/cnn_accelerator/Release/src/main.o -MFE:/C_FPGA_PRO/cnn_accelerator/Release/src/main.d -MTE:/C_FPGA_PRO/cnn_accelerator/Release/src/main.o     -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.pp/main.iix
aarch64-linux-gnu-objcopy --add-section .xdpp=E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.pp/main.ii E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
aarch64-linux-gnu-objcopy --add-section .xdfcnmap=E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.fcnmap.xml E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
aarch64-linux-gnu-objcopy --add-section .xdhlscore=E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/convolution_hw/solution/impl/ip/xilinx_com_hls_convolution_hw_1_0.zip E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
aarch64-linux-gnu-objcopy --add-section .xdif=E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw_if.xml E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
# sds++ completed at Wed Jun 12 16:07:39 +0800 2019
