Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul  9 09:53:31 2024
| Host         : DESKTOP-PJ7659C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_s_control_sets_placed.rpt
| Design       : Top_s
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    99 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |           11 |
| Yes          | No                    | No                     |              43 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             141 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+-----------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+-----------------------------+------------------+----------------+--------------+
| ~clk_IBUF_BUFG |                                 |                             |                1 |              1 |         1.00 |
| ~sclk0/CLK     | OC0/SPI0/CS_t                   | OC0/SPI0/CS_t_i_1_n_0       |                1 |              1 |         1.00 |
| ~sclk0/CLK     | OC0/SPI0/MOSI_t_i_1_n_0         | OC0/SPI0/MOSI_t0            |                1 |              1 |         1.00 |
|  sclk0/CLK     |                                 |                             |                2 |              2 |         1.00 |
| ~sclk0/CLK     |                                 |                             |                3 |              4 |         1.33 |
| ~sclk0/CLK     | OC0/SPI0/byteCount_i[3]_i_1_n_0 | OC0/SPI0/MOSI_t0            |                1 |              4 |         4.00 |
| ~sclk0/CLK     | OC0/SPI0/TxCount                |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                 | OC0/BB0/startOUT_t0         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | OC0/BB0/nByteCount[3]_i_1_n_0   |                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | sclk0/p_0_in                    | sclk0/counter[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                 | OnSeq0/powerOn0             |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | OC0/bytesIN_i[6][5]_i_1_n_0     | OC0/done0                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | OC0/bytesIN_i[3][5]_i_1_n_0     | OC0/done0                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | OC0/byteFlag_w__0__0            | OC0/done0                   |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | OC0/bytesIN_i[2][5]_i_1_n_0     | OC0/done0                   |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | OC0/bytesIN_i[1][5]_i_1_n_0     | OC0/done0                   |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | OC0/bytesIN_i[5][5]_i_1_n_0     | OC0/done0                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | OC0/bytesIN_i[4][5]_i_1_n_0     | OC0/done0                   |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[1]_2          | OC0/BB0/startOUT_t0         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[8][7]_i_1_n_0 | OC0/BB0/startOUT_t0         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[5][7]_i_1_n_0 | OC0/BB0/startOUT_t0         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[2]_1          | OC0/BB0/startOUT_t0         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[3][7]_i_1_n_0 | OC0/BB0/startOUT_t0         |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[0][7]_i_1_n_0 | OC0/BB0/startOUT_t0         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[6]_3          | OC0/BB0/startOUT_t0         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[4][7]_i_1_n_0 | OC0/BB0/startOUT_t0         |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[7][7]_i_1_n_0 | OC0/BB0/startOUT_t0         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[9][7]_i_1_n_0 | OC0/BB0/startOUT_t0         |                1 |              7 |         7.00 |
| ~sclk0/CLK     | OC0/SPI0/byteReg                |                             |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | OC0/BB0/byteOUT_t               | OC0/BB0/startOUT_t0         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG |                                 | rst_IBUF                    |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG | OnSeq0/delay4us[11]_i_2_n_0     | OnSeq0/delay4us[11]_i_1_n_0 |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG |                                 |                             |               11 |             27 |         2.45 |
|  clk_IBUF_BUFG | OnSeq0/delay200ms[27]_i_1_n_0   |                             |               10 |             27 |         2.70 |
+----------------+---------------------------------+-----------------------------+------------------+----------------+--------------+


