# Reading pref.tcl
# do test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/quart2 {C:/quart2/fulladder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:57 on Mar 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quart2" C:/quart2/fulladder.v 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 10:52:57 on Mar 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/quart2 {C:/quart2/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:57 on Mar 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quart2" C:/quart2/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 10:52:57 on Mar 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.test
# vsim work.test 
# Start time: 10:53:04 on Mar 25,2022
# Loading work.test
# Loading work.fulladder
add wave -position insertpoint  \
sim:/test/a \
sim:/test/b \
sim:/test/c \
sim:/test/x
run
# End time: 10:53:56 on Mar 25,2022, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
