# RISC-V-CPU-Pipeline-Simulator
Made as part of my Computer Organisation &amp; Architecture course, to learn and implement not only assembly programming for RISC-V but also learn the functioning of the Pipelined CPU with and without Operand Forwarding
