// Seed: 1391152870
module module_0 (
    input  tri  id_0,
    input  wor  id_1,
    input  wand id_2,
    output tri0 id_3,
    output tri  id_4,
    output tri0 id_5
);
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd73,
    parameter id_6 = 32'd1
) (
    input tri1 _id_0,
    input wand id_1,
    input supply1 id_2,
    inout wand id_3,
    output supply0 id_4
);
  wire [(  id_0  ) : id_0] _id_6;
  parameter id_7 = 1;
  logic [id_0 : id_6] id_8, id_9, id_10;
  assign id_3 = -1'h0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3,
      id_3,
      id_3,
      id_4
  );
endmodule
