(S (NP (JJ Reversible) (JJ sequential) (NNS circuits)) (VP (VBP are) (VP (VBG going) (S (VP (TO to) (VP (VB be) (NP (NP (DT the) (JJ significant) (NN memory) (NNS blocks)) (PP (IN for) (NP (DT the) (JJ forthcoming) (NN computing) (NNS devices))))))) (PP (IN for) (NP (PRP$ their) (ADJP (JJ ultra) (JJ low)) (NN power) (NN consumption))))) (. .))
(S (ADVP (RB Therefore)) (NP (NP (NN design)) (PP (IN of) (NP (NP (JJ various) (NNS types)) (PP (IN of) (NP (NNS latches)))))) (VP (VBZ has) (VP (VBN been) (VP (VBN considered) (S (NP (NP (DT a) (JJ major) (NN objective)) (PP (IN for) (NP (DT the) (NNS researchers))))) (NP (RB quite) (DT a) (JJ long) (NN time))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (NP (PRP we)) (VP (VBD proposed) (NP (NP (JJ efficient) (NN design)) (PP (IN of) (NP (NP (JJ reversible) (JJ sequential) (NNS circuits)) (SBAR (WHNP (WDT that)) (S (VP (VBP are) (VP (VBN optimized) (PP (IN in) (NP (NP (NNS terms)) (PP (IN of) (NP (NP (NN quantum) (NN cost)) (, ,) (NP (NN delay)) (CC and) (NP (NN garbage) (NNS outputs)))))))))))))) (. .))
(S (S (PP (IN For) (NP (DT this))) (NP (PRP we)) (VP (VBD proposed) (NP (NP (DT a) (JJ new) (CD 3*3) (JJ reversible) (NN gate)) (VP (VBN called) (S (NP (NNP SAM) (NN gate))))))) (CC and) (S (NP (PRP we)) (ADVP (RB then)) (VP (VB design) (NP (NP (JJ efficient) (JJ sequential) (NNS circuits)) (VP (VBG using) (NP (NP (NNP SAM) (NN gate)) (PP (IN along) (PP (IN with) (NP (NP (DT some)) (PP (IN of) (NP (DT the) (JJ basic) (JJ reversible) (NN logic) (NNS gates))))))))))) (. .))
