
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={35,rS,rT,offset}                      Premise(F2)
	S3= GPR[rS]=base                                            Premise(F3)
	S4= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a          Premise(F4)
	S5= DCache[FU(base)+{16{offset[15]},offset}]=a              Premise(F5)
	S6= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F6)

IF	S7= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S8= PC.Out=addr                                             PC-Out(S1)
	S9= A_EX.Out=>ALU.A                                         Premise(F7)
	S10= B_EX.Out=>ALU.B                                        Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_DMMU1.In                        Premise(F9)
	S12= ALU.Out=>ALUOut_MEM.In                                 Premise(F10)
	S13= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F11)
	S14= FU.OutID1=>A_EX.In                                     Premise(F12)
	S15= A_MEM.Out=>A_WB.In                                     Premise(F13)
	S16= IMMEXT.Out=>B_EX.In                                    Premise(F14)
	S17= B_MEM.Out=>B_WB.In                                     Premise(F15)
	S18= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F16)
	S19= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F17)
	S20= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F18)
	S21= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F19)
	S22= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F20)
	S23= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F21)
	S24= FU.Bub_ID=>CU_ID.Bub                                   Premise(F22)
	S25= FU.Halt_ID=>CU_ID.Halt                                 Premise(F23)
	S26= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F25)
	S28= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F27)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F28)
	S31= FU.Halt_IF=>CU_IF.Halt                                 Premise(F29)
	S32= ICache.Hit=>CU_IF.ICacheHit                            Premise(F30)
	S33= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F31)
	S34= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F32)
	S35= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F33)
	S36= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F34)
	S37= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F35)
	S38= DCache.Hit=>CU_MEM.DCacheHit                           Premise(F36)
	S39= DMMU.Hit=>CU_MEM.DMMUHit                               Premise(F37)
	S40= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F38)
	S41= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F39)
	S42= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F40)
	S43= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F41)
	S44= DMMU.Addr=>DAddrReg_DMMU1.In                           Premise(F42)
	S45= DAddrReg_MEM.Out=>DAddrReg_WB.In                       Premise(F43)
	S46= ALUOut_MEM.Out=>DCache.IEA                             Premise(F44)
	S47= DCache.Out=>DCacheReg.In                               Premise(F45)
	S48= ALUOut_MEM.Out=>DMMU.IEA                               Premise(F46)
	S49= CP0.ASID=>DMMU.PID                                     Premise(F47)
	S50= DMMU.PID=pid                                           Path(S7,S49)
	S51= DCache.Out=>DR_DMMU1.In                                Premise(F48)
	S52= DCache.Out=>DR_WB.In                                   Premise(F49)
	S53= DCache.Hit=>FU.DCacheHit                               Premise(F50)
	S54= ICache.Hit=>FU.ICacheHit                               Premise(F51)
	S55= IR_EX.Out=>FU.IR_EX                                    Premise(F52)
	S56= IR_ID.Out=>FU.IR_ID                                    Premise(F53)
	S57= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F54)
	S58= IR_MEM.Out=>FU.IR_MEM                                  Premise(F55)
	S59= IR_WB.Out=>FU.IR_WB                                    Premise(F56)
	S60= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F57)
	S61= GPR.Rdata1=>FU.InID1                                   Premise(F58)
	S62= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F59)
	S63= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F60)
	S64= MemDataSelL.Out=>FU.InWB                               Premise(F61)
	S65= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F62)
	S66= IR_ID.Out25_21=>GPR.RReg1                              Premise(F63)
	S67= MemDataSelL.Out=>GPR.WData                             Premise(F64)
	S68= IR_WB.Out20_16=>GPR.WReg                               Premise(F65)
	S69= IMMU.Addr=>IAddrReg.In                                 Premise(F66)
	S70= PC.Out=>ICache.IEA                                     Premise(F67)
	S71= ICache.IEA=addr                                        Path(S8,S70)
	S72= ICache.Hit=ICacheHit(addr)                             ICache-Search(S71)
	S73= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S72,S32)
	S74= FU.ICacheHit=ICacheHit(addr)                           Path(S72,S54)
	S75= PC.Out=>ICache.IEA                                     Premise(F68)
	S76= IMem.MEM8WordOut=>ICache.WData                         Premise(F69)
	S77= ICache.Out=>ICacheReg.In                               Premise(F70)
	S78= IR_ID.Out15_0=>IMMEXT.In                               Premise(F71)
	S79= PC.Out=>IMMU.IEA                                       Premise(F72)
	S80= IMMU.IEA=addr                                          Path(S8,S79)
	S81= CP0.ASID=>IMMU.PID                                     Premise(F73)
	S82= IMMU.PID=pid                                           Path(S7,S81)
	S83= IMMU.Addr={pid,addr}                                   IMMU-Search(S82,S80)
	S84= IAddrReg.In={pid,addr}                                 Path(S83,S69)
	S85= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S82,S80)
	S86= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S85,S33)
	S87= IAddrReg.Out=>IMem.RAddr                               Premise(F74)
	S88= ICacheReg.Out=>IRMux.CacheData                         Premise(F75)
	S89= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F76)
	S90= IMem.Out=>IRMux.MemData                                Premise(F77)
	S91= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F78)
	S92= IR_MEM.Out=>IR_DMMU1.In                                Premise(F79)
	S93= IR_ID.Out=>IR_EX.In                                    Premise(F80)
	S94= ICache.Out=>IR_ID.In                                   Premise(F81)
	S95= IRMux.Out=>IR_ID.In                                    Premise(F82)
	S96= ICache.Out=>IR_IMMU.In                                 Premise(F83)
	S97= IR_EX.Out=>IR_MEM.In                                   Premise(F84)
	S98= IR_MEM.Out=>IR_WB.In                                   Premise(F85)
	S99= ALUOut_WB.Out1_0=>MemDataSelL.Addr                     Premise(F86)
	S100= DR_WB.Out=>MemDataSelL.In                             Premise(F87)
	S101= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F88)
	S102= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F89)
	S103= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F90)
	S104= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F91)
	S105= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F92)
	S106= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F93)
	S107= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F94)
	S108= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F95)
	S109= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F96)
	S110= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F97)
	S111= IR_EX.Out31_26=>CU_EX.Op                              Premise(F98)
	S112= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F99)
	S113= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F100)
	S114= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F101)
	S115= IR_ID.Out31_26=>CU_ID.Op                              Premise(F102)
	S116= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F103)
	S117= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F104)
	S118= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F105)
	S119= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F106)
	S120= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F107)
	S121= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F108)
	S122= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F109)
	S123= IR_WB.Out31_26=>CU_WB.Op                              Premise(F110)
	S124= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F111)
	S125= CtrlA_EX=0                                            Premise(F112)
	S126= CtrlB_EX=0                                            Premise(F113)
	S127= CtrlALUOut_MEM=0                                      Premise(F114)
	S128= CtrlALUOut_DMMU1=0                                    Premise(F115)
	S129= CtrlALUOut_DMMU2=0                                    Premise(F116)
	S130= CtrlALUOut_WB=0                                       Premise(F117)
	S131= CtrlA_MEM=0                                           Premise(F118)
	S132= CtrlA_WB=0                                            Premise(F119)
	S133= CtrlB_MEM=0                                           Premise(F120)
	S134= CtrlB_WB=0                                            Premise(F121)
	S135= CtrlDCache=0                                          Premise(F122)
	S136= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S5,S135)
	S137= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S6,S135)
	S138= CtrlICache=0                                          Premise(F123)
	S139= CtrlIMMU=0                                            Premise(F124)
	S140= CtrlDMMU=0                                            Premise(F125)
	S141= CtrlDAddrReg_DMMU1=0                                  Premise(F126)
	S142= CtrlDAddrReg_DMMU2=0                                  Premise(F127)
	S143= CtrlDAddrReg_MEM=0                                    Premise(F128)
	S144= CtrlDAddrReg_WB=0                                     Premise(F129)
	S145= CtrlDMem=0                                            Premise(F130)
	S146= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S4,S145)
	S147= CtrlDMem8Word=0                                       Premise(F131)
	S148= CtrlDCacheReg=0                                       Premise(F132)
	S149= CtrlASIDIn=0                                          Premise(F133)
	S150= CtrlCP0=0                                             Premise(F134)
	S151= CP0[ASID]=pid                                         CP0-Hold(S0,S150)
	S152= CtrlEPCIn=0                                           Premise(F135)
	S153= CtrlExCodeIn=0                                        Premise(F136)
	S154= CtrlDR_DMMU1=0                                        Premise(F137)
	S155= CtrlDR_DMMU2=0                                        Premise(F138)
	S156= CtrlDR_WB=0                                           Premise(F139)
	S157= CtrlIR_DMMU1=0                                        Premise(F140)
	S158= CtrlIR_DMMU2=0                                        Premise(F141)
	S159= CtrlIR_EX=0                                           Premise(F142)
	S160= CtrlIR_ID=0                                           Premise(F143)
	S161= CtrlIR_IMMU=1                                         Premise(F144)
	S162= CtrlIR_MEM=0                                          Premise(F145)
	S163= CtrlIR_WB=0                                           Premise(F146)
	S164= CtrlGPR=0                                             Premise(F147)
	S165= GPR[rS]=base                                          GPR-Hold(S3,S164)
	S166= CtrlIAddrReg=1                                        Premise(F148)
	S167= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S84,S166)
	S168= CtrlPC=0                                              Premise(F149)
	S169= CtrlPCInc=0                                           Premise(F150)
	S170= PC[Out]=addr                                          PC-Hold(S1,S168,S169)
	S171= CtrlIMem=0                                            Premise(F151)
	S172= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S2,S171)
	S173= CtrlICacheReg=1                                       Premise(F152)
	S174= CtrlIRMux=0                                           Premise(F153)

IMMU	S175= CP0.ASID=pid                                          CP0-Read-ASID(S151)
	S176= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S167)
	S177= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S167)
	S178= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S167)
	S179= PC.Out=addr                                           PC-Out(S170)
	S180= A_EX.Out=>ALU.A                                       Premise(F154)
	S181= B_EX.Out=>ALU.B                                       Premise(F155)
	S182= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F156)
	S183= ALU.Out=>ALUOut_MEM.In                                Premise(F157)
	S184= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F158)
	S185= FU.OutID1=>A_EX.In                                    Premise(F159)
	S186= A_MEM.Out=>A_WB.In                                    Premise(F160)
	S187= IMMEXT.Out=>B_EX.In                                   Premise(F161)
	S188= B_MEM.Out=>B_WB.In                                    Premise(F162)
	S189= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F163)
	S190= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F164)
	S191= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F165)
	S192= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F166)
	S193= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F167)
	S194= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F168)
	S195= FU.Bub_ID=>CU_ID.Bub                                  Premise(F169)
	S196= FU.Halt_ID=>CU_ID.Halt                                Premise(F170)
	S197= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F171)
	S198= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F172)
	S199= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F173)
	S200= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F174)
	S201= FU.Bub_IF=>CU_IF.Bub                                  Premise(F175)
	S202= FU.Halt_IF=>CU_IF.Halt                                Premise(F176)
	S203= ICache.Hit=>CU_IF.ICacheHit                           Premise(F177)
	S204= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F178)
	S205= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F179)
	S206= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F180)
	S207= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F181)
	S208= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F182)
	S209= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F183)
	S210= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F184)
	S211= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F185)
	S212= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F186)
	S213= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F187)
	S214= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F188)
	S215= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F189)
	S216= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F190)
	S217= ALUOut_MEM.Out=>DCache.IEA                            Premise(F191)
	S218= DCache.Out=>DCacheReg.In                              Premise(F192)
	S219= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F193)
	S220= CP0.ASID=>DMMU.PID                                    Premise(F194)
	S221= DMMU.PID=pid                                          Path(S175,S220)
	S222= DCache.Out=>DR_DMMU1.In                               Premise(F195)
	S223= DCache.Out=>DR_WB.In                                  Premise(F196)
	S224= DCache.Hit=>FU.DCacheHit                              Premise(F197)
	S225= ICache.Hit=>FU.ICacheHit                              Premise(F198)
	S226= IR_EX.Out=>FU.IR_EX                                   Premise(F199)
	S227= IR_ID.Out=>FU.IR_ID                                   Premise(F200)
	S228= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F201)
	S229= IR_MEM.Out=>FU.IR_MEM                                 Premise(F202)
	S230= IR_WB.Out=>FU.IR_WB                                   Premise(F203)
	S231= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F204)
	S232= GPR.Rdata1=>FU.InID1                                  Premise(F205)
	S233= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F206)
	S234= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F207)
	S235= MemDataSelL.Out=>FU.InWB                              Premise(F208)
	S236= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F209)
	S237= IR_ID.Out25_21=>GPR.RReg1                             Premise(F210)
	S238= MemDataSelL.Out=>GPR.WData                            Premise(F211)
	S239= IR_WB.Out20_16=>GPR.WReg                              Premise(F212)
	S240= IMMU.Addr=>IAddrReg.In                                Premise(F213)
	S241= PC.Out=>ICache.IEA                                    Premise(F214)
	S242= ICache.IEA=addr                                       Path(S179,S241)
	S243= ICache.Hit=ICacheHit(addr)                            ICache-Search(S242)
	S244= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S243,S203)
	S245= FU.ICacheHit=ICacheHit(addr)                          Path(S243,S225)
	S246= PC.Out=>ICache.IEA                                    Premise(F215)
	S247= IMem.MEM8WordOut=>ICache.WData                        Premise(F216)
	S248= ICache.Out=>ICacheReg.In                              Premise(F217)
	S249= IR_ID.Out15_0=>IMMEXT.In                              Premise(F218)
	S250= PC.Out=>IMMU.IEA                                      Premise(F219)
	S251= IMMU.IEA=addr                                         Path(S179,S250)
	S252= CP0.ASID=>IMMU.PID                                    Premise(F220)
	S253= IMMU.PID=pid                                          Path(S175,S252)
	S254= IMMU.Addr={pid,addr}                                  IMMU-Search(S253,S251)
	S255= IAddrReg.In={pid,addr}                                Path(S254,S240)
	S256= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S253,S251)
	S257= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S256,S204)
	S258= IAddrReg.Out=>IMem.RAddr                              Premise(F221)
	S259= IMem.RAddr={pid,addr}                                 Path(S176,S258)
	S260= IMem.Out={35,rS,rT,offset}                            IMem-Read(S259,S172)
	S261= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S259,S172)
	S262= ICache.WData=IMemGet8Word({pid,addr})                 Path(S261,S247)
	S263= ICacheReg.Out=>IRMux.CacheData                        Premise(F222)
	S264= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F223)
	S265= IMem.Out=>IRMux.MemData                               Premise(F224)
	S266= IRMux.MemData={35,rS,rT,offset}                       Path(S260,S265)
	S267= IRMux.Out={35,rS,rT,offset}                           IRMux-Select2(S266)
	S268= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F225)
	S269= IR_MEM.Out=>IR_DMMU1.In                               Premise(F226)
	S270= IR_ID.Out=>IR_EX.In                                   Premise(F227)
	S271= ICache.Out=>IR_ID.In                                  Premise(F228)
	S272= IRMux.Out=>IR_ID.In                                   Premise(F229)
	S273= IR_ID.In={35,rS,rT,offset}                            Path(S267,S272)
	S274= ICache.Out=>IR_IMMU.In                                Premise(F230)
	S275= IR_EX.Out=>IR_MEM.In                                  Premise(F231)
	S276= IR_MEM.Out=>IR_WB.In                                  Premise(F232)
	S277= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F233)
	S278= DR_WB.Out=>MemDataSelL.In                             Premise(F234)
	S279= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F235)
	S280= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F236)
	S281= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F237)
	S282= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F238)
	S283= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F239)
	S284= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F240)
	S285= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F241)
	S286= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F242)
	S287= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F243)
	S288= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F244)
	S289= IR_EX.Out31_26=>CU_EX.Op                              Premise(F245)
	S290= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F246)
	S291= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F247)
	S292= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F248)
	S293= IR_ID.Out31_26=>CU_ID.Op                              Premise(F249)
	S294= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F250)
	S295= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F251)
	S296= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F252)
	S297= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F253)
	S298= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F254)
	S299= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F255)
	S300= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F256)
	S301= IR_WB.Out31_26=>CU_WB.Op                              Premise(F257)
	S302= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F258)
	S303= CtrlA_EX=0                                            Premise(F259)
	S304= CtrlB_EX=0                                            Premise(F260)
	S305= CtrlALUOut_MEM=0                                      Premise(F261)
	S306= CtrlALUOut_DMMU1=0                                    Premise(F262)
	S307= CtrlALUOut_DMMU2=0                                    Premise(F263)
	S308= CtrlALUOut_WB=0                                       Premise(F264)
	S309= CtrlA_MEM=0                                           Premise(F265)
	S310= CtrlA_WB=0                                            Premise(F266)
	S311= CtrlB_MEM=0                                           Premise(F267)
	S312= CtrlB_WB=0                                            Premise(F268)
	S313= CtrlDCache=0                                          Premise(F269)
	S314= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S136,S313)
	S315= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S137,S313)
	S316= CtrlICache=1                                          Premise(F270)
	S317= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S242,S262,S316)
	S318= CtrlIMMU=0                                            Premise(F271)
	S319= CtrlDMMU=0                                            Premise(F272)
	S320= CtrlDAddrReg_DMMU1=0                                  Premise(F273)
	S321= CtrlDAddrReg_DMMU2=0                                  Premise(F274)
	S322= CtrlDAddrReg_MEM=0                                    Premise(F275)
	S323= CtrlDAddrReg_WB=0                                     Premise(F276)
	S324= CtrlDMem=0                                            Premise(F277)
	S325= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S146,S324)
	S326= CtrlDMem8Word=0                                       Premise(F278)
	S327= CtrlDCacheReg=0                                       Premise(F279)
	S328= CtrlASIDIn=0                                          Premise(F280)
	S329= CtrlCP0=0                                             Premise(F281)
	S330= CP0[ASID]=pid                                         CP0-Hold(S151,S329)
	S331= CtrlEPCIn=0                                           Premise(F282)
	S332= CtrlExCodeIn=0                                        Premise(F283)
	S333= CtrlDR_DMMU1=0                                        Premise(F284)
	S334= CtrlDR_DMMU2=0                                        Premise(F285)
	S335= CtrlDR_WB=0                                           Premise(F286)
	S336= CtrlIR_DMMU1=0                                        Premise(F287)
	S337= CtrlIR_DMMU2=0                                        Premise(F288)
	S338= CtrlIR_EX=0                                           Premise(F289)
	S339= CtrlIR_ID=1                                           Premise(F290)
	S340= [IR_ID]={35,rS,rT,offset}                             IR_ID-Write(S273,S339)
	S341= CtrlIR_IMMU=0                                         Premise(F291)
	S342= CtrlIR_MEM=0                                          Premise(F292)
	S343= CtrlIR_WB=0                                           Premise(F293)
	S344= CtrlGPR=0                                             Premise(F294)
	S345= GPR[rS]=base                                          GPR-Hold(S165,S344)
	S346= CtrlIAddrReg=0                                        Premise(F295)
	S347= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S167,S346)
	S348= CtrlPC=0                                              Premise(F296)
	S349= CtrlPCInc=1                                           Premise(F297)
	S350= PC[Out]=addr+4                                        PC-Inc(S170,S348,S349)
	S351= PC[CIA]=addr                                          PC-Inc(S170,S348,S349)
	S352= CtrlIMem=0                                            Premise(F298)
	S353= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S172,S352)
	S354= CtrlICacheReg=0                                       Premise(F299)
	S355= CtrlIRMux=0                                           Premise(F300)

ID	S356= CP0.ASID=pid                                          CP0-Read-ASID(S330)
	S357= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S340)
	S358= IR_ID.Out31_26=35                                     IR-Out(S340)
	S359= IR_ID.Out25_21=rS                                     IR-Out(S340)
	S360= IR_ID.Out20_16=rT                                     IR-Out(S340)
	S361= IR_ID.Out15_0=offset                                  IR-Out(S340)
	S362= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S347)
	S363= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S347)
	S364= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S347)
	S365= PC.Out=addr+4                                         PC-Out(S350)
	S366= PC.CIA=addr                                           PC-Out(S351)
	S367= PC.CIA31_28=addr[31:28]                               PC-Out(S351)
	S368= A_EX.Out=>ALU.A                                       Premise(F301)
	S369= B_EX.Out=>ALU.B                                       Premise(F302)
	S370= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F303)
	S371= ALU.Out=>ALUOut_MEM.In                                Premise(F304)
	S372= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F305)
	S373= FU.OutID1=>A_EX.In                                    Premise(F306)
	S374= A_MEM.Out=>A_WB.In                                    Premise(F307)
	S375= IMMEXT.Out=>B_EX.In                                   Premise(F308)
	S376= B_MEM.Out=>B_WB.In                                    Premise(F309)
	S377= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F310)
	S378= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F311)
	S379= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F312)
	S380= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F313)
	S381= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F314)
	S382= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F315)
	S383= FU.Bub_ID=>CU_ID.Bub                                  Premise(F316)
	S384= FU.Halt_ID=>CU_ID.Halt                                Premise(F317)
	S385= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F318)
	S386= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F319)
	S387= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F320)
	S388= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F321)
	S389= FU.Bub_IF=>CU_IF.Bub                                  Premise(F322)
	S390= FU.Halt_IF=>CU_IF.Halt                                Premise(F323)
	S391= ICache.Hit=>CU_IF.ICacheHit                           Premise(F324)
	S392= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F325)
	S393= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F326)
	S394= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F327)
	S395= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F328)
	S396= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F329)
	S397= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F330)
	S398= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F331)
	S399= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F332)
	S400= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F333)
	S401= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F334)
	S402= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F335)
	S403= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F336)
	S404= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F337)
	S405= ALUOut_MEM.Out=>DCache.IEA                            Premise(F338)
	S406= DCache.Out=>DCacheReg.In                              Premise(F339)
	S407= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F340)
	S408= CP0.ASID=>DMMU.PID                                    Premise(F341)
	S409= DMMU.PID=pid                                          Path(S356,S408)
	S410= DCache.Out=>DR_DMMU1.In                               Premise(F342)
	S411= DCache.Out=>DR_WB.In                                  Premise(F343)
	S412= DCache.Hit=>FU.DCacheHit                              Premise(F344)
	S413= ICache.Hit=>FU.ICacheHit                              Premise(F345)
	S414= IR_EX.Out=>FU.IR_EX                                   Premise(F346)
	S415= IR_ID.Out=>FU.IR_ID                                   Premise(F347)
	S416= FU.IR_ID={35,rS,rT,offset}                            Path(S357,S415)
	S417= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F348)
	S418= IR_MEM.Out=>FU.IR_MEM                                 Premise(F349)
	S419= IR_WB.Out=>FU.IR_WB                                   Premise(F350)
	S420= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F351)
	S421= GPR.Rdata1=>FU.InID1                                  Premise(F352)
	S422= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F353)
	S423= FU.InID1_RReg=rS                                      Path(S359,S422)
	S424= FU.InID2_RReg=5'b00000                                Premise(F354)
	S425= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F355)
	S426= MemDataSelL.Out=>FU.InWB                              Premise(F356)
	S427= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F357)
	S428= IR_ID.Out25_21=>GPR.RReg1                             Premise(F358)
	S429= GPR.RReg1=rS                                          Path(S359,S428)
	S430= GPR.Rdata1=base                                       GPR-Read(S429,S345)
	S431= FU.InID1=base                                         Path(S430,S421)
	S432= FU.OutID1=FU(base)                                    FU-Forward(S431)
	S433= A_EX.In=FU(base)                                      Path(S432,S373)
	S434= MemDataSelL.Out=>GPR.WData                            Premise(F359)
	S435= IR_WB.Out20_16=>GPR.WReg                              Premise(F360)
	S436= IMMU.Addr=>IAddrReg.In                                Premise(F361)
	S437= PC.Out=>ICache.IEA                                    Premise(F362)
	S438= ICache.IEA=addr+4                                     Path(S365,S437)
	S439= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S438)
	S440= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S439,S391)
	S441= FU.ICacheHit=ICacheHit(addr+4)                        Path(S439,S413)
	S442= PC.Out=>ICache.IEA                                    Premise(F363)
	S443= IMem.MEM8WordOut=>ICache.WData                        Premise(F364)
	S444= ICache.Out=>ICacheReg.In                              Premise(F365)
	S445= IR_ID.Out15_0=>IMMEXT.In                              Premise(F366)
	S446= IMMEXT.In=offset                                      Path(S361,S445)
	S447= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S446)
	S448= B_EX.In={16{offset[15]},offset}                       Path(S447,S375)
	S449= PC.Out=>IMMU.IEA                                      Premise(F367)
	S450= IMMU.IEA=addr+4                                       Path(S365,S449)
	S451= CP0.ASID=>IMMU.PID                                    Premise(F368)
	S452= IMMU.PID=pid                                          Path(S356,S451)
	S453= IMMU.Addr={pid,addr+4}                                IMMU-Search(S452,S450)
	S454= IAddrReg.In={pid,addr+4}                              Path(S453,S436)
	S455= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S452,S450)
	S456= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S455,S392)
	S457= IAddrReg.Out=>IMem.RAddr                              Premise(F369)
	S458= IMem.RAddr={pid,addr}                                 Path(S362,S457)
	S459= IMem.Out={35,rS,rT,offset}                            IMem-Read(S458,S353)
	S460= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S458,S353)
	S461= ICache.WData=IMemGet8Word({pid,addr})                 Path(S460,S443)
	S462= ICacheReg.Out=>IRMux.CacheData                        Premise(F370)
	S463= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F371)
	S464= IMem.Out=>IRMux.MemData                               Premise(F372)
	S465= IRMux.MemData={35,rS,rT,offset}                       Path(S459,S464)
	S466= IRMux.Out={35,rS,rT,offset}                           IRMux-Select2(S465)
	S467= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F373)
	S468= IR_MEM.Out=>IR_DMMU1.In                               Premise(F374)
	S469= IR_ID.Out=>IR_EX.In                                   Premise(F375)
	S470= IR_EX.In={35,rS,rT,offset}                            Path(S357,S469)
	S471= ICache.Out=>IR_ID.In                                  Premise(F376)
	S472= IRMux.Out=>IR_ID.In                                   Premise(F377)
	S473= IR_ID.In={35,rS,rT,offset}                            Path(S466,S472)
	S474= ICache.Out=>IR_IMMU.In                                Premise(F378)
	S475= IR_EX.Out=>IR_MEM.In                                  Premise(F379)
	S476= IR_MEM.Out=>IR_WB.In                                  Premise(F380)
	S477= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F381)
	S478= DR_WB.Out=>MemDataSelL.In                             Premise(F382)
	S479= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F383)
	S480= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F384)
	S481= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F385)
	S482= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F386)
	S483= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F387)
	S484= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F388)
	S485= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F389)
	S486= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F390)
	S487= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F391)
	S488= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F392)
	S489= IR_EX.Out31_26=>CU_EX.Op                              Premise(F393)
	S490= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F394)
	S491= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F395)
	S492= CU_ID.IRFunc1=rT                                      Path(S360,S491)
	S493= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F396)
	S494= CU_ID.IRFunc2=rS                                      Path(S359,S493)
	S495= IR_ID.Out31_26=>CU_ID.Op                              Premise(F397)
	S496= CU_ID.Op=35                                           Path(S358,S495)
	S497= CU_ID.Func=alu_add                                    CU_ID(S496)
	S498= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S496)
	S499= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F398)
	S500= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F399)
	S501= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F400)
	S502= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F401)
	S503= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F402)
	S504= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F403)
	S505= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F404)
	S506= IR_WB.Out31_26=>CU_WB.Op                              Premise(F405)
	S507= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F406)
	S508= CtrlA_EX=1                                            Premise(F407)
	S509= [A_EX]=FU(base)                                       A_EX-Write(S433,S508)
	S510= CtrlB_EX=1                                            Premise(F408)
	S511= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S448,S510)
	S512= CtrlALUOut_MEM=0                                      Premise(F409)
	S513= CtrlALUOut_DMMU1=0                                    Premise(F410)
	S514= CtrlALUOut_DMMU2=0                                    Premise(F411)
	S515= CtrlALUOut_WB=0                                       Premise(F412)
	S516= CtrlA_MEM=0                                           Premise(F413)
	S517= CtrlA_WB=0                                            Premise(F414)
	S518= CtrlB_MEM=0                                           Premise(F415)
	S519= CtrlB_WB=0                                            Premise(F416)
	S520= CtrlDCache=0                                          Premise(F417)
	S521= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S314,S520)
	S522= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S315,S520)
	S523= CtrlICache=0                                          Premise(F418)
	S524= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S317,S523)
	S525= CtrlIMMU=0                                            Premise(F419)
	S526= CtrlDMMU=0                                            Premise(F420)
	S527= CtrlDAddrReg_DMMU1=0                                  Premise(F421)
	S528= CtrlDAddrReg_DMMU2=0                                  Premise(F422)
	S529= CtrlDAddrReg_MEM=0                                    Premise(F423)
	S530= CtrlDAddrReg_WB=0                                     Premise(F424)
	S531= CtrlDMem=0                                            Premise(F425)
	S532= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S325,S531)
	S533= CtrlDMem8Word=0                                       Premise(F426)
	S534= CtrlDCacheReg=0                                       Premise(F427)
	S535= CtrlASIDIn=0                                          Premise(F428)
	S536= CtrlCP0=0                                             Premise(F429)
	S537= CP0[ASID]=pid                                         CP0-Hold(S330,S536)
	S538= CtrlEPCIn=0                                           Premise(F430)
	S539= CtrlExCodeIn=0                                        Premise(F431)
	S540= CtrlDR_DMMU1=0                                        Premise(F432)
	S541= CtrlDR_DMMU2=0                                        Premise(F433)
	S542= CtrlDR_WB=0                                           Premise(F434)
	S543= CtrlIR_DMMU1=0                                        Premise(F435)
	S544= CtrlIR_DMMU2=0                                        Premise(F436)
	S545= CtrlIR_EX=1                                           Premise(F437)
	S546= [IR_EX]={35,rS,rT,offset}                             IR_EX-Write(S470,S545)
	S547= CtrlIR_ID=0                                           Premise(F438)
	S548= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S340,S547)
	S549= CtrlIR_IMMU=0                                         Premise(F439)
	S550= CtrlIR_MEM=0                                          Premise(F440)
	S551= CtrlIR_WB=0                                           Premise(F441)
	S552= CtrlGPR=0                                             Premise(F442)
	S553= GPR[rS]=base                                          GPR-Hold(S345,S552)
	S554= CtrlIAddrReg=0                                        Premise(F443)
	S555= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S347,S554)
	S556= CtrlPC=0                                              Premise(F444)
	S557= CtrlPCInc=0                                           Premise(F445)
	S558= PC[CIA]=addr                                          PC-Hold(S351,S557)
	S559= PC[Out]=addr+4                                        PC-Hold(S350,S556,S557)
	S560= CtrlIMem=0                                            Premise(F446)
	S561= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S353,S560)
	S562= CtrlICacheReg=0                                       Premise(F447)
	S563= CtrlIRMux=0                                           Premise(F448)

EX	S564= A_EX.Out=FU(base)                                     A_EX-Out(S509)
	S565= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S509)
	S566= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S509)
	S567= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S511)
	S568= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S511)
	S569= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S511)
	S570= CP0.ASID=pid                                          CP0-Read-ASID(S537)
	S571= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S546)
	S572= IR_EX.Out31_26=35                                     IR_EX-Out(S546)
	S573= IR_EX.Out25_21=rS                                     IR_EX-Out(S546)
	S574= IR_EX.Out20_16=rT                                     IR_EX-Out(S546)
	S575= IR_EX.Out15_0=offset                                  IR_EX-Out(S546)
	S576= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S548)
	S577= IR_ID.Out31_26=35                                     IR-Out(S548)
	S578= IR_ID.Out25_21=rS                                     IR-Out(S548)
	S579= IR_ID.Out20_16=rT                                     IR-Out(S548)
	S580= IR_ID.Out15_0=offset                                  IR-Out(S548)
	S581= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S555)
	S582= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S555)
	S583= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S555)
	S584= PC.CIA=addr                                           PC-Out(S558)
	S585= PC.CIA31_28=addr[31:28]                               PC-Out(S558)
	S586= PC.Out=addr+4                                         PC-Out(S559)
	S587= A_EX.Out=>ALU.A                                       Premise(F449)
	S588= ALU.A=FU(base)                                        Path(S564,S587)
	S589= B_EX.Out=>ALU.B                                       Premise(F450)
	S590= ALU.B={16{offset[15]},offset}                         Path(S567,S589)
	S591= ALU.Func=6'b010010                                    Premise(F451)
	S592= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S588,S590)
	S593= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S588,S590)
	S594= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S588,S590)
	S595= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S588,S590)
	S596= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S588,S590)
	S597= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F452)
	S598= ALU.Out=>ALUOut_MEM.In                                Premise(F453)
	S599= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S592,S598)
	S600= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F454)
	S601= FU.OutID1=>A_EX.In                                    Premise(F455)
	S602= A_MEM.Out=>A_WB.In                                    Premise(F456)
	S603= IMMEXT.Out=>B_EX.In                                   Premise(F457)
	S604= B_MEM.Out=>B_WB.In                                    Premise(F458)
	S605= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F459)
	S606= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F460)
	S607= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F461)
	S608= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F462)
	S609= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F463)
	S610= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F464)
	S611= FU.Bub_ID=>CU_ID.Bub                                  Premise(F465)
	S612= FU.Halt_ID=>CU_ID.Halt                                Premise(F466)
	S613= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F467)
	S614= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F468)
	S615= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F469)
	S616= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F470)
	S617= FU.Bub_IF=>CU_IF.Bub                                  Premise(F471)
	S618= FU.Halt_IF=>CU_IF.Halt                                Premise(F472)
	S619= ICache.Hit=>CU_IF.ICacheHit                           Premise(F473)
	S620= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F474)
	S621= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F475)
	S622= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F476)
	S623= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F477)
	S624= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F478)
	S625= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F479)
	S626= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F480)
	S627= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F481)
	S628= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F482)
	S629= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F483)
	S630= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F484)
	S631= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F485)
	S632= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F486)
	S633= ALUOut_MEM.Out=>DCache.IEA                            Premise(F487)
	S634= DCache.Out=>DCacheReg.In                              Premise(F488)
	S635= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F489)
	S636= CP0.ASID=>DMMU.PID                                    Premise(F490)
	S637= DMMU.PID=pid                                          Path(S570,S636)
	S638= DCache.Out=>DR_DMMU1.In                               Premise(F491)
	S639= DCache.Out=>DR_WB.In                                  Premise(F492)
	S640= DCache.Hit=>FU.DCacheHit                              Premise(F493)
	S641= ICache.Hit=>FU.ICacheHit                              Premise(F494)
	S642= IR_EX.Out=>FU.IR_EX                                   Premise(F495)
	S643= FU.IR_EX={35,rS,rT,offset}                            Path(S571,S642)
	S644= IR_ID.Out=>FU.IR_ID                                   Premise(F496)
	S645= FU.IR_ID={35,rS,rT,offset}                            Path(S576,S644)
	S646= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F497)
	S647= IR_MEM.Out=>FU.IR_MEM                                 Premise(F498)
	S648= IR_WB.Out=>FU.IR_WB                                   Premise(F499)
	S649= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F500)
	S650= FU.InEX_WReg=rT                                       Path(S574,S649)
	S651= GPR.Rdata1=>FU.InID1                                  Premise(F501)
	S652= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F502)
	S653= FU.InID1_RReg=rS                                      Path(S578,S652)
	S654= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F503)
	S655= MemDataSelL.Out=>FU.InWB                              Premise(F504)
	S656= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F505)
	S657= IR_ID.Out25_21=>GPR.RReg1                             Premise(F506)
	S658= GPR.RReg1=rS                                          Path(S578,S657)
	S659= GPR.Rdata1=base                                       GPR-Read(S658,S553)
	S660= FU.InID1=base                                         Path(S659,S651)
	S661= FU.OutID1=FU(base)                                    FU-Forward(S660)
	S662= A_EX.In=FU(base)                                      Path(S661,S601)
	S663= MemDataSelL.Out=>GPR.WData                            Premise(F507)
	S664= IR_WB.Out20_16=>GPR.WReg                              Premise(F508)
	S665= IMMU.Addr=>IAddrReg.In                                Premise(F509)
	S666= PC.Out=>ICache.IEA                                    Premise(F510)
	S667= ICache.IEA=addr+4                                     Path(S586,S666)
	S668= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S667)
	S669= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S668,S619)
	S670= FU.ICacheHit=ICacheHit(addr+4)                        Path(S668,S641)
	S671= PC.Out=>ICache.IEA                                    Premise(F511)
	S672= IMem.MEM8WordOut=>ICache.WData                        Premise(F512)
	S673= ICache.Out=>ICacheReg.In                              Premise(F513)
	S674= IR_ID.Out15_0=>IMMEXT.In                              Premise(F514)
	S675= IMMEXT.In=offset                                      Path(S580,S674)
	S676= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S675)
	S677= B_EX.In={16{offset[15]},offset}                       Path(S676,S603)
	S678= PC.Out=>IMMU.IEA                                      Premise(F515)
	S679= IMMU.IEA=addr+4                                       Path(S586,S678)
	S680= CP0.ASID=>IMMU.PID                                    Premise(F516)
	S681= IMMU.PID=pid                                          Path(S570,S680)
	S682= IMMU.Addr={pid,addr+4}                                IMMU-Search(S681,S679)
	S683= IAddrReg.In={pid,addr+4}                              Path(S682,S665)
	S684= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S681,S679)
	S685= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S684,S620)
	S686= IAddrReg.Out=>IMem.RAddr                              Premise(F517)
	S687= IMem.RAddr={pid,addr}                                 Path(S581,S686)
	S688= IMem.Out={35,rS,rT,offset}                            IMem-Read(S687,S561)
	S689= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S687,S561)
	S690= ICache.WData=IMemGet8Word({pid,addr})                 Path(S689,S672)
	S691= ICacheReg.Out=>IRMux.CacheData                        Premise(F518)
	S692= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F519)
	S693= IMem.Out=>IRMux.MemData                               Premise(F520)
	S694= IRMux.MemData={35,rS,rT,offset}                       Path(S688,S693)
	S695= IRMux.Out={35,rS,rT,offset}                           IRMux-Select2(S694)
	S696= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F521)
	S697= IR_MEM.Out=>IR_DMMU1.In                               Premise(F522)
	S698= IR_ID.Out=>IR_EX.In                                   Premise(F523)
	S699= IR_EX.In={35,rS,rT,offset}                            Path(S576,S698)
	S700= ICache.Out=>IR_ID.In                                  Premise(F524)
	S701= IRMux.Out=>IR_ID.In                                   Premise(F525)
	S702= IR_ID.In={35,rS,rT,offset}                            Path(S695,S701)
	S703= ICache.Out=>IR_IMMU.In                                Premise(F526)
	S704= IR_EX.Out=>IR_MEM.In                                  Premise(F527)
	S705= IR_MEM.In={35,rS,rT,offset}                           Path(S571,S704)
	S706= IR_MEM.Out=>IR_WB.In                                  Premise(F528)
	S707= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F529)
	S708= DR_WB.Out=>MemDataSelL.In                             Premise(F530)
	S709= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F531)
	S710= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F532)
	S711= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F533)
	S712= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F534)
	S713= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F535)
	S714= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F536)
	S715= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F537)
	S716= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F538)
	S717= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F539)
	S718= CU_EX.IRFunc1=rT                                      Path(S574,S717)
	S719= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F540)
	S720= CU_EX.IRFunc2=rS                                      Path(S573,S719)
	S721= IR_EX.Out31_26=>CU_EX.Op                              Premise(F541)
	S722= CU_EX.Op=35                                           Path(S572,S721)
	S723= CU_EX.Func=alu_add                                    CU_EX(S722)
	S724= CU_EX.MemDataSelFunc=mds_lbz                          CU_EX(S722)
	S725= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F542)
	S726= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F543)
	S727= CU_ID.IRFunc1=rT                                      Path(S579,S726)
	S728= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F544)
	S729= CU_ID.IRFunc2=rS                                      Path(S578,S728)
	S730= IR_ID.Out31_26=>CU_ID.Op                              Premise(F545)
	S731= CU_ID.Op=35                                           Path(S577,S730)
	S732= CU_ID.Func=alu_add                                    CU_ID(S731)
	S733= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S731)
	S734= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F546)
	S735= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F547)
	S736= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F548)
	S737= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F549)
	S738= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F550)
	S739= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F551)
	S740= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F552)
	S741= IR_WB.Out31_26=>CU_WB.Op                              Premise(F553)
	S742= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F554)
	S743= CtrlA_EX=0                                            Premise(F555)
	S744= [A_EX]=FU(base)                                       A_EX-Hold(S509,S743)
	S745= CtrlB_EX=0                                            Premise(F556)
	S746= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S511,S745)
	S747= CtrlALUOut_MEM=1                                      Premise(F557)
	S748= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S599,S747)
	S749= CtrlALUOut_DMMU1=0                                    Premise(F558)
	S750= CtrlALUOut_DMMU2=0                                    Premise(F559)
	S751= CtrlALUOut_WB=0                                       Premise(F560)
	S752= CtrlA_MEM=0                                           Premise(F561)
	S753= CtrlA_WB=0                                            Premise(F562)
	S754= CtrlB_MEM=0                                           Premise(F563)
	S755= CtrlB_WB=0                                            Premise(F564)
	S756= CtrlDCache=0                                          Premise(F565)
	S757= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S521,S756)
	S758= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S522,S756)
	S759= CtrlICache=0                                          Premise(F566)
	S760= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S524,S759)
	S761= CtrlIMMU=0                                            Premise(F567)
	S762= CtrlDMMU=0                                            Premise(F568)
	S763= CtrlDAddrReg_DMMU1=0                                  Premise(F569)
	S764= CtrlDAddrReg_DMMU2=0                                  Premise(F570)
	S765= CtrlDAddrReg_MEM=0                                    Premise(F571)
	S766= CtrlDAddrReg_WB=0                                     Premise(F572)
	S767= CtrlDMem=0                                            Premise(F573)
	S768= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S532,S767)
	S769= CtrlDMem8Word=0                                       Premise(F574)
	S770= CtrlDCacheReg=0                                       Premise(F575)
	S771= CtrlASIDIn=0                                          Premise(F576)
	S772= CtrlCP0=0                                             Premise(F577)
	S773= CP0[ASID]=pid                                         CP0-Hold(S537,S772)
	S774= CtrlEPCIn=0                                           Premise(F578)
	S775= CtrlExCodeIn=0                                        Premise(F579)
	S776= CtrlDR_DMMU1=0                                        Premise(F580)
	S777= CtrlDR_DMMU2=0                                        Premise(F581)
	S778= CtrlDR_WB=0                                           Premise(F582)
	S779= CtrlIR_DMMU1=0                                        Premise(F583)
	S780= CtrlIR_DMMU2=0                                        Premise(F584)
	S781= CtrlIR_EX=0                                           Premise(F585)
	S782= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S546,S781)
	S783= CtrlIR_ID=0                                           Premise(F586)
	S784= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S548,S783)
	S785= CtrlIR_IMMU=0                                         Premise(F587)
	S786= CtrlIR_MEM=1                                          Premise(F588)
	S787= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Write(S705,S786)
	S788= CtrlIR_WB=0                                           Premise(F589)
	S789= CtrlGPR=0                                             Premise(F590)
	S790= GPR[rS]=base                                          GPR-Hold(S553,S789)
	S791= CtrlIAddrReg=0                                        Premise(F591)
	S792= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S555,S791)
	S793= CtrlPC=0                                              Premise(F592)
	S794= CtrlPCInc=0                                           Premise(F593)
	S795= PC[CIA]=addr                                          PC-Hold(S558,S794)
	S796= PC[Out]=addr+4                                        PC-Hold(S559,S793,S794)
	S797= CtrlIMem=0                                            Premise(F594)
	S798= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S561,S797)
	S799= CtrlICacheReg=0                                       Premise(F595)
	S800= CtrlIRMux=0                                           Premise(F596)

MEM	S801= A_EX.Out=FU(base)                                     A_EX-Out(S744)
	S802= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S744)
	S803= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S744)
	S804= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S746)
	S805= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S746)
	S806= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S746)
	S807= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S748)
	S808= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S748)
	S809= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S748)
	S810= CP0.ASID=pid                                          CP0-Read-ASID(S773)
	S811= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S782)
	S812= IR_EX.Out31_26=35                                     IR_EX-Out(S782)
	S813= IR_EX.Out25_21=rS                                     IR_EX-Out(S782)
	S814= IR_EX.Out20_16=rT                                     IR_EX-Out(S782)
	S815= IR_EX.Out15_0=offset                                  IR_EX-Out(S782)
	S816= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S784)
	S817= IR_ID.Out31_26=35                                     IR-Out(S784)
	S818= IR_ID.Out25_21=rS                                     IR-Out(S784)
	S819= IR_ID.Out20_16=rT                                     IR-Out(S784)
	S820= IR_ID.Out15_0=offset                                  IR-Out(S784)
	S821= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S787)
	S822= IR_MEM.Out31_26=35                                    IR_MEM-Out(S787)
	S823= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S787)
	S824= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S787)
	S825= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S787)
	S826= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S792)
	S827= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S792)
	S828= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S792)
	S829= PC.CIA=addr                                           PC-Out(S795)
	S830= PC.CIA31_28=addr[31:28]                               PC-Out(S795)
	S831= PC.Out=addr+4                                         PC-Out(S796)
	S832= A_EX.Out=>ALU.A                                       Premise(F597)
	S833= ALU.A=FU(base)                                        Path(S801,S832)
	S834= B_EX.Out=>ALU.B                                       Premise(F598)
	S835= ALU.B={16{offset[15]},offset}                         Path(S804,S834)
	S836= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F599)
	S837= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S807,S836)
	S838= ALU.Out=>ALUOut_MEM.In                                Premise(F600)
	S839= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F601)
	S840= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S807,S839)
	S841= FU.OutID1=>A_EX.In                                    Premise(F602)
	S842= A_MEM.Out=>A_WB.In                                    Premise(F603)
	S843= IMMEXT.Out=>B_EX.In                                   Premise(F604)
	S844= B_MEM.Out=>B_WB.In                                    Premise(F605)
	S845= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F606)
	S846= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F607)
	S847= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F608)
	S848= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F609)
	S849= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F610)
	S850= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F611)
	S851= FU.Bub_ID=>CU_ID.Bub                                  Premise(F612)
	S852= FU.Halt_ID=>CU_ID.Halt                                Premise(F613)
	S853= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F614)
	S854= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F615)
	S855= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F616)
	S856= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F617)
	S857= FU.Bub_IF=>CU_IF.Bub                                  Premise(F618)
	S858= FU.Halt_IF=>CU_IF.Halt                                Premise(F619)
	S859= ICache.Hit=>CU_IF.ICacheHit                           Premise(F620)
	S860= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F621)
	S861= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F622)
	S862= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F623)
	S863= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F624)
	S864= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F625)
	S865= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F626)
	S866= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F627)
	S867= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F628)
	S868= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F629)
	S869= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F630)
	S870= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F631)
	S871= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F632)
	S872= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F633)
	S873= ALUOut_MEM.Out=>DCache.IEA                            Premise(F634)
	S874= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S807,S873)
	S875= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S874)
	S876= DCache.Out=a                                          DCache-Search(S874,S757)
	S877= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S875,S865)
	S878= DCache.Out=>DCacheReg.In                              Premise(F635)
	S879= DCacheReg.In=a                                        Path(S876,S878)
	S880= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F636)
	S881= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S807,S880)
	S882= CP0.ASID=>DMMU.PID                                    Premise(F637)
	S883= DMMU.PID=pid                                          Path(S810,S882)
	S884= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S883,S881)
	S885= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S884,S871)
	S886= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S883,S881)
	S887= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S886,S866)
	S888= DCache.Out=>DR_DMMU1.In                               Premise(F638)
	S889= DR_DMMU1.In=a                                         Path(S876,S888)
	S890= DCache.Out=>DR_WB.In                                  Premise(F639)
	S891= DR_WB.In=a                                            Path(S876,S890)
	S892= DCache.Hit=>FU.DCacheHit                              Premise(F640)
	S893= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S875,S892)
	S894= ICache.Hit=>FU.ICacheHit                              Premise(F641)
	S895= IR_EX.Out=>FU.IR_EX                                   Premise(F642)
	S896= FU.IR_EX={35,rS,rT,offset}                            Path(S811,S895)
	S897= IR_ID.Out=>FU.IR_ID                                   Premise(F643)
	S898= FU.IR_ID={35,rS,rT,offset}                            Path(S816,S897)
	S899= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F644)
	S900= IR_MEM.Out=>FU.IR_MEM                                 Premise(F645)
	S901= FU.IR_MEM={35,rS,rT,offset}                           Path(S821,S900)
	S902= IR_WB.Out=>FU.IR_WB                                   Premise(F646)
	S903= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F647)
	S904= FU.InEX_WReg=rT                                       Path(S814,S903)
	S905= GPR.Rdata1=>FU.InID1                                  Premise(F648)
	S906= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F649)
	S907= FU.InID1_RReg=rS                                      Path(S818,S906)
	S908= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F650)
	S909= FU.InMEM_WReg=rT                                      Path(S824,S908)
	S910= MemDataSelL.Out=>FU.InWB                              Premise(F651)
	S911= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F652)
	S912= IR_ID.Out25_21=>GPR.RReg1                             Premise(F653)
	S913= GPR.RReg1=rS                                          Path(S818,S912)
	S914= GPR.Rdata1=base                                       GPR-Read(S913,S790)
	S915= FU.InID1=base                                         Path(S914,S905)
	S916= FU.OutID1=FU(base)                                    FU-Forward(S915)
	S917= A_EX.In=FU(base)                                      Path(S916,S841)
	S918= MemDataSelL.Out=>GPR.WData                            Premise(F654)
	S919= IR_WB.Out20_16=>GPR.WReg                              Premise(F655)
	S920= IMMU.Addr=>IAddrReg.In                                Premise(F656)
	S921= PC.Out=>ICache.IEA                                    Premise(F657)
	S922= ICache.IEA=addr+4                                     Path(S831,S921)
	S923= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S922)
	S924= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S923,S859)
	S925= FU.ICacheHit=ICacheHit(addr+4)                        Path(S923,S894)
	S926= PC.Out=>ICache.IEA                                    Premise(F658)
	S927= IMem.MEM8WordOut=>ICache.WData                        Premise(F659)
	S928= ICache.Out=>ICacheReg.In                              Premise(F660)
	S929= IR_ID.Out15_0=>IMMEXT.In                              Premise(F661)
	S930= IMMEXT.In=offset                                      Path(S820,S929)
	S931= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S930)
	S932= B_EX.In={16{offset[15]},offset}                       Path(S931,S843)
	S933= PC.Out=>IMMU.IEA                                      Premise(F662)
	S934= IMMU.IEA=addr+4                                       Path(S831,S933)
	S935= CP0.ASID=>IMMU.PID                                    Premise(F663)
	S936= IMMU.PID=pid                                          Path(S810,S935)
	S937= IMMU.Addr={pid,addr+4}                                IMMU-Search(S936,S934)
	S938= IAddrReg.In={pid,addr+4}                              Path(S937,S920)
	S939= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S936,S934)
	S940= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S939,S860)
	S941= IAddrReg.Out=>IMem.RAddr                              Premise(F664)
	S942= IMem.RAddr={pid,addr}                                 Path(S826,S941)
	S943= IMem.Out={35,rS,rT,offset}                            IMem-Read(S942,S798)
	S944= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S942,S798)
	S945= ICache.WData=IMemGet8Word({pid,addr})                 Path(S944,S927)
	S946= ICacheReg.Out=>IRMux.CacheData                        Premise(F665)
	S947= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F666)
	S948= IMem.Out=>IRMux.MemData                               Premise(F667)
	S949= IRMux.MemData={35,rS,rT,offset}                       Path(S943,S948)
	S950= IRMux.Out={35,rS,rT,offset}                           IRMux-Select2(S949)
	S951= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F668)
	S952= IR_MEM.Out=>IR_DMMU1.In                               Premise(F669)
	S953= IR_DMMU1.In={35,rS,rT,offset}                         Path(S821,S952)
	S954= IR_ID.Out=>IR_EX.In                                   Premise(F670)
	S955= IR_EX.In={35,rS,rT,offset}                            Path(S816,S954)
	S956= ICache.Out=>IR_ID.In                                  Premise(F671)
	S957= IRMux.Out=>IR_ID.In                                   Premise(F672)
	S958= IR_ID.In={35,rS,rT,offset}                            Path(S950,S957)
	S959= ICache.Out=>IR_IMMU.In                                Premise(F673)
	S960= IR_EX.Out=>IR_MEM.In                                  Premise(F674)
	S961= IR_MEM.In={35,rS,rT,offset}                           Path(S811,S960)
	S962= IR_MEM.Out=>IR_WB.In                                  Premise(F675)
	S963= IR_WB.In={35,rS,rT,offset}                            Path(S821,S962)
	S964= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F676)
	S965= DR_WB.Out=>MemDataSelL.In                             Premise(F677)
	S966= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F678)
	S967= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F679)
	S968= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F680)
	S969= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F681)
	S970= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F682)
	S971= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F683)
	S972= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F684)
	S973= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F685)
	S974= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F686)
	S975= CU_EX.IRFunc1=rT                                      Path(S814,S974)
	S976= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F687)
	S977= CU_EX.IRFunc2=rS                                      Path(S813,S976)
	S978= IR_EX.Out31_26=>CU_EX.Op                              Premise(F688)
	S979= CU_EX.Op=35                                           Path(S812,S978)
	S980= CU_EX.Func=alu_add                                    CU_EX(S979)
	S981= CU_EX.MemDataSelFunc=mds_lbz                          CU_EX(S979)
	S982= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F689)
	S983= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F690)
	S984= CU_ID.IRFunc1=rT                                      Path(S819,S983)
	S985= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F691)
	S986= CU_ID.IRFunc2=rS                                      Path(S818,S985)
	S987= IR_ID.Out31_26=>CU_ID.Op                              Premise(F692)
	S988= CU_ID.Op=35                                           Path(S817,S987)
	S989= CU_ID.Func=alu_add                                    CU_ID(S988)
	S990= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S988)
	S991= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F693)
	S992= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F694)
	S993= CU_MEM.IRFunc1=rT                                     Path(S824,S992)
	S994= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F695)
	S995= CU_MEM.IRFunc2=rS                                     Path(S823,S994)
	S996= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F696)
	S997= CU_MEM.Op=35                                          Path(S822,S996)
	S998= CU_MEM.Func=alu_add                                   CU_MEM(S997)
	S999= CU_MEM.MemDataSelFunc=mds_lbz                         CU_MEM(S997)
	S1000= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F697)
	S1001= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F698)
	S1002= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F699)
	S1003= IR_WB.Out31_26=>CU_WB.Op                             Premise(F700)
	S1004= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F701)
	S1005= CtrlA_EX=0                                           Premise(F702)
	S1006= [A_EX]=FU(base)                                      A_EX-Hold(S744,S1005)
	S1007= CtrlB_EX=0                                           Premise(F703)
	S1008= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S746,S1007)
	S1009= CtrlALUOut_MEM=0                                     Premise(F704)
	S1010= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S748,S1009)
	S1011= CtrlALUOut_DMMU1=1                                   Premise(F705)
	S1012= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Write(S837,S1011)
	S1013= CtrlALUOut_DMMU2=0                                   Premise(F706)
	S1014= CtrlALUOut_WB=1                                      Premise(F707)
	S1015= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Write(S840,S1014)
	S1016= CtrlA_MEM=0                                          Premise(F708)
	S1017= CtrlA_WB=1                                           Premise(F709)
	S1018= CtrlB_MEM=0                                          Premise(F710)
	S1019= CtrlB_WB=1                                           Premise(F711)
	S1020= CtrlDCache=0                                         Premise(F712)
	S1021= DCache[FU(base)+{16{offset[15]},offset}]=a           DCache-Hold(S757,S1020)
	S1022= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S758,S1020)
	S1023= CtrlICache=0                                         Premise(F713)
	S1024= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S760,S1023)
	S1025= CtrlIMMU=0                                           Premise(F714)
	S1026= CtrlDMMU=0                                           Premise(F715)
	S1027= CtrlDAddrReg_DMMU1=0                                 Premise(F716)
	S1028= CtrlDAddrReg_DMMU2=0                                 Premise(F717)
	S1029= CtrlDAddrReg_MEM=0                                   Premise(F718)
	S1030= CtrlDAddrReg_WB=1                                    Premise(F719)
	S1031= CtrlDMem=0                                           Premise(F720)
	S1032= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S768,S1031)
	S1033= CtrlDMem8Word=0                                      Premise(F721)
	S1034= CtrlDCacheReg=0                                      Premise(F722)
	S1035= CtrlASIDIn=0                                         Premise(F723)
	S1036= CtrlCP0=0                                            Premise(F724)
	S1037= CP0[ASID]=pid                                        CP0-Hold(S773,S1036)
	S1038= CtrlEPCIn=0                                          Premise(F725)
	S1039= CtrlExCodeIn=0                                       Premise(F726)
	S1040= CtrlDR_DMMU1=0                                       Premise(F727)
	S1041= CtrlDR_DMMU2=0                                       Premise(F728)
	S1042= CtrlDR_WB=1                                          Premise(F729)
	S1043= [DR_WB]=a                                            DR_WB-Write(S891,S1042)
	S1044= CtrlIR_DMMU1=1                                       Premise(F730)
	S1045= [IR_DMMU1]={35,rS,rT,offset}                         IR_DMMU1-Write(S953,S1044)
	S1046= CtrlIR_DMMU2=0                                       Premise(F731)
	S1047= CtrlIR_EX=0                                          Premise(F732)
	S1048= [IR_EX]={35,rS,rT,offset}                            IR_EX-Hold(S782,S1047)
	S1049= CtrlIR_ID=0                                          Premise(F733)
	S1050= [IR_ID]={35,rS,rT,offset}                            IR_ID-Hold(S784,S1049)
	S1051= CtrlIR_IMMU=0                                        Premise(F734)
	S1052= CtrlIR_MEM=0                                         Premise(F735)
	S1053= [IR_MEM]={35,rS,rT,offset}                           IR_MEM-Hold(S787,S1052)
	S1054= CtrlIR_WB=1                                          Premise(F736)
	S1055= [IR_WB]={35,rS,rT,offset}                            IR_WB-Write(S963,S1054)
	S1056= CtrlGPR=0                                            Premise(F737)
	S1057= GPR[rS]=base                                         GPR-Hold(S790,S1056)
	S1058= CtrlIAddrReg=0                                       Premise(F738)
	S1059= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S792,S1058)
	S1060= CtrlPC=0                                             Premise(F739)
	S1061= CtrlPCInc=0                                          Premise(F740)
	S1062= PC[CIA]=addr                                         PC-Hold(S795,S1061)
	S1063= PC[Out]=addr+4                                       PC-Hold(S796,S1060,S1061)
	S1064= CtrlIMem=0                                           Premise(F741)
	S1065= IMem[{pid,addr}]={35,rS,rT,offset}                   IMem-Hold(S798,S1064)
	S1066= CtrlICacheReg=0                                      Premise(F742)
	S1067= CtrlIRMux=0                                          Premise(F743)

WB	S1068= A_EX.Out=FU(base)                                    A_EX-Out(S1006)
	S1069= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1006)
	S1070= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1006)
	S1071= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1008)
	S1072= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1008)
	S1073= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1008)
	S1074= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1010)
	S1075= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1010)
	S1076= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1010)
	S1077= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1012)
	S1078= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1012)
	S1079= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1012)
	S1080= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}       ALUOut_WB-Out(S1015)
	S1081= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S1015)
	S1082= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S1015)
	S1083= CP0.ASID=pid                                         CP0-Read-ASID(S1037)
	S1084= DR_WB.Out=a                                          DR_WB-Out(S1043)
	S1085= DR_WB.Out1_0={a}[1:0]                                DR_WB-Out(S1043)
	S1086= DR_WB.Out4_0={a}[4:0]                                DR_WB-Out(S1043)
	S1087= IR_DMMU1.Out={35,rS,rT,offset}                       IR_DMMU1-Out(S1045)
	S1088= IR_DMMU1.Out31_26=35                                 IR_DMMU1-Out(S1045)
	S1089= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1045)
	S1090= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1045)
	S1091= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1045)
	S1092= IR_EX.Out={35,rS,rT,offset}                          IR_EX-Out(S1048)
	S1093= IR_EX.Out31_26=35                                    IR_EX-Out(S1048)
	S1094= IR_EX.Out25_21=rS                                    IR_EX-Out(S1048)
	S1095= IR_EX.Out20_16=rT                                    IR_EX-Out(S1048)
	S1096= IR_EX.Out15_0=offset                                 IR_EX-Out(S1048)
	S1097= IR_ID.Out={35,rS,rT,offset}                          IR-Out(S1050)
	S1098= IR_ID.Out31_26=35                                    IR-Out(S1050)
	S1099= IR_ID.Out25_21=rS                                    IR-Out(S1050)
	S1100= IR_ID.Out20_16=rT                                    IR-Out(S1050)
	S1101= IR_ID.Out15_0=offset                                 IR-Out(S1050)
	S1102= IR_MEM.Out={35,rS,rT,offset}                         IR_MEM-Out(S1053)
	S1103= IR_MEM.Out31_26=35                                   IR_MEM-Out(S1053)
	S1104= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1053)
	S1105= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1053)
	S1106= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1053)
	S1107= IR_WB.Out={35,rS,rT,offset}                          IR-Out(S1055)
	S1108= IR_WB.Out31_26=35                                    IR-Out(S1055)
	S1109= IR_WB.Out25_21=rS                                    IR-Out(S1055)
	S1110= IR_WB.Out20_16=rT                                    IR-Out(S1055)
	S1111= IR_WB.Out15_0=offset                                 IR-Out(S1055)
	S1112= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1059)
	S1113= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1059)
	S1114= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1059)
	S1115= PC.CIA=addr                                          PC-Out(S1062)
	S1116= PC.CIA31_28=addr[31:28]                              PC-Out(S1062)
	S1117= PC.Out=addr+4                                        PC-Out(S1063)
	S1118= A_EX.Out=>ALU.A                                      Premise(F1038)
	S1119= ALU.A=FU(base)                                       Path(S1068,S1118)
	S1120= B_EX.Out=>ALU.B                                      Premise(F1039)
	S1121= ALU.B={16{offset[15]},offset}                        Path(S1071,S1120)
	S1122= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1040)
	S1123= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1074,S1122)
	S1124= ALU.Out=>ALUOut_MEM.In                               Premise(F1041)
	S1125= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F1042)
	S1126= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1074,S1125)
	S1127= FU.OutID1=>A_EX.In                                   Premise(F1043)
	S1128= A_MEM.Out=>A_WB.In                                   Premise(F1044)
	S1129= IMMEXT.Out=>B_EX.In                                  Premise(F1045)
	S1130= B_MEM.Out=>B_WB.In                                   Premise(F1046)
	S1131= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1047)
	S1132= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1048)
	S1133= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1049)
	S1134= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1050)
	S1135= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1051)
	S1136= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1052)
	S1137= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1053)
	S1138= FU.Halt_ID=>CU_ID.Halt                               Premise(F1054)
	S1139= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1055)
	S1140= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1056)
	S1141= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1057)
	S1142= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1058)
	S1143= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1059)
	S1144= FU.Halt_IF=>CU_IF.Halt                               Premise(F1060)
	S1145= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1061)
	S1146= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1062)
	S1147= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1063)
	S1148= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1064)
	S1149= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1065)
	S1150= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1066)
	S1151= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F1067)
	S1152= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F1068)
	S1153= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1069)
	S1154= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1070)
	S1155= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1071)
	S1156= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1072)
	S1157= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F1073)
	S1158= DAddrReg_MEM.Out=>DAddrReg_WB.In                     Premise(F1074)
	S1159= ALUOut_MEM.Out=>DCache.IEA                           Premise(F1075)
	S1160= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1074,S1159)
	S1161= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1160)
	S1162= DCache.Out=a                                         DCache-Search(S1160,S1021)
	S1163= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1161,S1151)
	S1164= DCache.Out=>DCacheReg.In                             Premise(F1076)
	S1165= DCacheReg.In=a                                       Path(S1162,S1164)
	S1166= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F1077)
	S1167= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1074,S1166)
	S1168= CP0.ASID=>DMMU.PID                                   Premise(F1078)
	S1169= DMMU.PID=pid                                         Path(S1083,S1168)
	S1170= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1169,S1167)
	S1171= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1170,S1157)
	S1172= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1169,S1167)
	S1173= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1172,S1152)
	S1174= DCache.Out=>DR_DMMU1.In                              Premise(F1079)
	S1175= DR_DMMU1.In=a                                        Path(S1162,S1174)
	S1176= DCache.Out=>DR_WB.In                                 Premise(F1080)
	S1177= DR_WB.In=a                                           Path(S1162,S1176)
	S1178= DCache.Hit=>FU.DCacheHit                             Premise(F1081)
	S1179= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1161,S1178)
	S1180= ICache.Hit=>FU.ICacheHit                             Premise(F1082)
	S1181= IR_EX.Out=>FU.IR_EX                                  Premise(F1083)
	S1182= FU.IR_EX={35,rS,rT,offset}                           Path(S1092,S1181)
	S1183= IR_ID.Out=>FU.IR_ID                                  Premise(F1084)
	S1184= FU.IR_ID={35,rS,rT,offset}                           Path(S1097,S1183)
	S1185= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1085)
	S1186= IR_MEM.Out=>FU.IR_MEM                                Premise(F1086)
	S1187= FU.IR_MEM={35,rS,rT,offset}                          Path(S1102,S1186)
	S1188= IR_WB.Out=>FU.IR_WB                                  Premise(F1087)
	S1189= FU.IR_WB={35,rS,rT,offset}                           Path(S1107,S1188)
	S1190= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F1088)
	S1191= FU.InEX_WReg=rT                                      Path(S1095,S1190)
	S1192= GPR.Rdata1=>FU.InID1                                 Premise(F1089)
	S1193= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1090)
	S1194= FU.InID1_RReg=rS                                     Path(S1099,S1193)
	S1195= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F1091)
	S1196= FU.InMEM_WReg=rT                                     Path(S1105,S1195)
	S1197= MemDataSelL.Out=>FU.InWB                             Premise(F1092)
	S1198= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F1093)
	S1199= FU.InWB_WReg=rT                                      Path(S1110,S1198)
	S1200= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1094)
	S1201= GPR.RReg1=rS                                         Path(S1099,S1200)
	S1202= GPR.Rdata1=base                                      GPR-Read(S1201,S1057)
	S1203= FU.InID1=base                                        Path(S1202,S1192)
	S1204= FU.OutID1=FU(base)                                   FU-Forward(S1203)
	S1205= A_EX.In=FU(base)                                     Path(S1204,S1127)
	S1206= MemDataSelL.Out=>GPR.WData                           Premise(F1095)
	S1207= IR_WB.Out20_16=>GPR.WReg                             Premise(F1096)
	S1208= GPR.WReg=rT                                          Path(S1110,S1207)
	S1209= IMMU.Addr=>IAddrReg.In                               Premise(F1097)
	S1210= PC.Out=>ICache.IEA                                   Premise(F1098)
	S1211= ICache.IEA=addr+4                                    Path(S1117,S1210)
	S1212= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1211)
	S1213= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1212,S1145)
	S1214= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1212,S1180)
	S1215= PC.Out=>ICache.IEA                                   Premise(F1099)
	S1216= IMem.MEM8WordOut=>ICache.WData                       Premise(F1100)
	S1217= ICache.Out=>ICacheReg.In                             Premise(F1101)
	S1218= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1102)
	S1219= IMMEXT.In=offset                                     Path(S1101,S1218)
	S1220= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1219)
	S1221= B_EX.In={16{offset[15]},offset}                      Path(S1220,S1129)
	S1222= PC.Out=>IMMU.IEA                                     Premise(F1103)
	S1223= IMMU.IEA=addr+4                                      Path(S1117,S1222)
	S1224= CP0.ASID=>IMMU.PID                                   Premise(F1104)
	S1225= IMMU.PID=pid                                         Path(S1083,S1224)
	S1226= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1225,S1223)
	S1227= IAddrReg.In={pid,addr+4}                             Path(S1226,S1209)
	S1228= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1225,S1223)
	S1229= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1228,S1146)
	S1230= IAddrReg.Out=>IMem.RAddr                             Premise(F1105)
	S1231= IMem.RAddr={pid,addr}                                Path(S1112,S1230)
	S1232= IMem.Out={35,rS,rT,offset}                           IMem-Read(S1231,S1065)
	S1233= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1231,S1065)
	S1234= ICache.WData=IMemGet8Word({pid,addr})                Path(S1233,S1216)
	S1235= ICacheReg.Out=>IRMux.CacheData                       Premise(F1106)
	S1236= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1107)
	S1237= IMem.Out=>IRMux.MemData                              Premise(F1108)
	S1238= IRMux.MemData={35,rS,rT,offset}                      Path(S1232,S1237)
	S1239= IRMux.Out={35,rS,rT,offset}                          IRMux-Select2(S1238)
	S1240= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1109)
	S1241= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1110)
	S1242= IR_DMMU1.In={35,rS,rT,offset}                        Path(S1102,S1241)
	S1243= IR_ID.Out=>IR_EX.In                                  Premise(F1111)
	S1244= IR_EX.In={35,rS,rT,offset}                           Path(S1097,S1243)
	S1245= ICache.Out=>IR_ID.In                                 Premise(F1112)
	S1246= IRMux.Out=>IR_ID.In                                  Premise(F1113)
	S1247= IR_ID.In={35,rS,rT,offset}                           Path(S1239,S1246)
	S1248= ICache.Out=>IR_IMMU.In                               Premise(F1114)
	S1249= IR_EX.Out=>IR_MEM.In                                 Premise(F1115)
	S1250= IR_MEM.In={35,rS,rT,offset}                          Path(S1092,S1249)
	S1251= IR_MEM.Out=>IR_WB.In                                 Premise(F1116)
	S1252= IR_WB.In={35,rS,rT,offset}                           Path(S1102,S1251)
	S1253= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F1117)
	S1254= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S1081,S1253)
	S1255= MemDataSelL.Func=6'b000101                           Premise(F1118)
	S1256= DR_WB.Out=>MemDataSelL.In                            Premise(F1119)
	S1257= MemDataSelL.In=a                                     Path(S1084,S1256)
	S1258= MemDataSelL.Out=a                                    MemDataSelL(S1257,S1254)
	S1259= FU.InWB=a                                            Path(S1258,S1197)
	S1260= GPR.WData=a                                          Path(S1258,S1206)
	S1261= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1120)
	S1262= CU_DMMU1.IRFunc1=rT                                  Path(S1090,S1261)
	S1263= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1121)
	S1264= CU_DMMU1.IRFunc2=rS                                  Path(S1089,S1263)
	S1265= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1122)
	S1266= CU_DMMU1.Op=35                                       Path(S1088,S1265)
	S1267= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1266)
	S1268= CU_DMMU1.MemDataSelFunc=mds_lbz                      CU_DMMU1(S1266)
	S1269= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1123)
	S1270= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1124)
	S1271= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1125)
	S1272= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1126)
	S1273= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1127)
	S1274= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1128)
	S1275= CU_EX.IRFunc1=rT                                     Path(S1095,S1274)
	S1276= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1129)
	S1277= CU_EX.IRFunc2=rS                                     Path(S1094,S1276)
	S1278= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1130)
	S1279= CU_EX.Op=35                                          Path(S1093,S1278)
	S1280= CU_EX.Func=alu_add                                   CU_EX(S1279)
	S1281= CU_EX.MemDataSelFunc=mds_lbz                         CU_EX(S1279)
	S1282= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1131)
	S1283= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1132)
	S1284= CU_ID.IRFunc1=rT                                     Path(S1100,S1283)
	S1285= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1133)
	S1286= CU_ID.IRFunc2=rS                                     Path(S1099,S1285)
	S1287= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1134)
	S1288= CU_ID.Op=35                                          Path(S1098,S1287)
	S1289= CU_ID.Func=alu_add                                   CU_ID(S1288)
	S1290= CU_ID.MemDataSelFunc=mds_lbz                         CU_ID(S1288)
	S1291= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1135)
	S1292= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1136)
	S1293= CU_MEM.IRFunc1=rT                                    Path(S1105,S1292)
	S1294= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1137)
	S1295= CU_MEM.IRFunc2=rS                                    Path(S1104,S1294)
	S1296= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1138)
	S1297= CU_MEM.Op=35                                         Path(S1103,S1296)
	S1298= CU_MEM.Func=alu_add                                  CU_MEM(S1297)
	S1299= CU_MEM.MemDataSelFunc=mds_lbz                        CU_MEM(S1297)
	S1300= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1139)
	S1301= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1140)
	S1302= CU_WB.IRFunc1=rT                                     Path(S1110,S1301)
	S1303= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1141)
	S1304= CU_WB.IRFunc2=rS                                     Path(S1109,S1303)
	S1305= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1142)
	S1306= CU_WB.Op=35                                          Path(S1108,S1305)
	S1307= CU_WB.Func=alu_add                                   CU_WB(S1306)
	S1308= CU_WB.MemDataSelFunc=mds_lbz                         CU_WB(S1306)
	S1309= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1143)
	S1310= CtrlA_EX=0                                           Premise(F1144)
	S1311= [A_EX]=FU(base)                                      A_EX-Hold(S1006,S1310)
	S1312= CtrlB_EX=0                                           Premise(F1145)
	S1313= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1008,S1312)
	S1314= CtrlALUOut_MEM=0                                     Premise(F1146)
	S1315= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1010,S1314)
	S1316= CtrlALUOut_DMMU1=0                                   Premise(F1147)
	S1317= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1012,S1316)
	S1318= CtrlALUOut_DMMU2=0                                   Premise(F1148)
	S1319= CtrlALUOut_WB=0                                      Premise(F1149)
	S1320= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1015,S1319)
	S1321= CtrlA_MEM=0                                          Premise(F1150)
	S1322= CtrlA_WB=0                                           Premise(F1151)
	S1323= CtrlB_MEM=0                                          Premise(F1152)
	S1324= CtrlB_WB=0                                           Premise(F1153)
	S1325= CtrlDCache=0                                         Premise(F1154)
	S1326= DCache[FU(base)+{16{offset[15]},offset}]=a           DCache-Hold(S1021,S1325)
	S1327= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S1022,S1325)
	S1328= CtrlICache=0                                         Premise(F1155)
	S1329= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1024,S1328)
	S1330= CtrlIMMU=0                                           Premise(F1156)
	S1331= CtrlDMMU=0                                           Premise(F1157)
	S1332= CtrlDAddrReg_DMMU1=0                                 Premise(F1158)
	S1333= CtrlDAddrReg_DMMU2=0                                 Premise(F1159)
	S1334= CtrlDAddrReg_MEM=0                                   Premise(F1160)
	S1335= CtrlDAddrReg_WB=0                                    Premise(F1161)
	S1336= CtrlDMem=0                                           Premise(F1162)
	S1337= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1032,S1336)
	S1338= CtrlDMem8Word=0                                      Premise(F1163)
	S1339= CtrlDCacheReg=0                                      Premise(F1164)
	S1340= CtrlASIDIn=0                                         Premise(F1165)
	S1341= CtrlCP0=0                                            Premise(F1166)
	S1342= CP0[ASID]=pid                                        CP0-Hold(S1037,S1341)
	S1343= CtrlEPCIn=0                                          Premise(F1167)
	S1344= CtrlExCodeIn=0                                       Premise(F1168)
	S1345= CtrlDR_DMMU1=0                                       Premise(F1169)
	S1346= CtrlDR_DMMU2=0                                       Premise(F1170)
	S1347= CtrlDR_WB=0                                          Premise(F1171)
	S1348= [DR_WB]=a                                            DR_WB-Hold(S1043,S1347)
	S1349= CtrlIR_DMMU1=0                                       Premise(F1172)
	S1350= [IR_DMMU1]={35,rS,rT,offset}                         IR_DMMU1-Hold(S1045,S1349)
	S1351= CtrlIR_DMMU2=0                                       Premise(F1173)
	S1352= CtrlIR_EX=0                                          Premise(F1174)
	S1353= [IR_EX]={35,rS,rT,offset}                            IR_EX-Hold(S1048,S1352)
	S1354= CtrlIR_ID=0                                          Premise(F1175)
	S1355= [IR_ID]={35,rS,rT,offset}                            IR_ID-Hold(S1050,S1354)
	S1356= CtrlIR_IMMU=0                                        Premise(F1176)
	S1357= CtrlIR_MEM=0                                         Premise(F1177)
	S1358= [IR_MEM]={35,rS,rT,offset}                           IR_MEM-Hold(S1053,S1357)
	S1359= CtrlIR_WB=0                                          Premise(F1178)
	S1360= [IR_WB]={35,rS,rT,offset}                            IR_WB-Hold(S1055,S1359)
	S1361= CtrlGPR=1                                            Premise(F1179)
	S1362= GPR[rT]=a                                            GPR-Write(S1208,S1260,S1361)
	S1363= CtrlIAddrReg=0                                       Premise(F1180)
	S1364= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1059,S1363)
	S1365= CtrlPC=0                                             Premise(F1181)
	S1366= CtrlPCInc=0                                          Premise(F1182)
	S1367= PC[CIA]=addr                                         PC-Hold(S1062,S1366)
	S1368= PC[Out]=addr+4                                       PC-Hold(S1063,S1365,S1366)
	S1369= CtrlIMem=0                                           Premise(F1183)
	S1370= IMem[{pid,addr}]={35,rS,rT,offset}                   IMem-Hold(S1065,S1369)
	S1371= CtrlICacheReg=0                                      Premise(F1184)
	S1372= CtrlIRMux=0                                          Premise(F1185)

POST	S1311= [A_EX]=FU(base)                                      A_EX-Hold(S1006,S1310)
	S1313= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1008,S1312)
	S1315= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1010,S1314)
	S1317= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1012,S1316)
	S1320= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1015,S1319)
	S1326= DCache[FU(base)+{16{offset[15]},offset}]=a           DCache-Hold(S1021,S1325)
	S1327= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S1022,S1325)
	S1329= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1024,S1328)
	S1337= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1032,S1336)
	S1342= CP0[ASID]=pid                                        CP0-Hold(S1037,S1341)
	S1348= [DR_WB]=a                                            DR_WB-Hold(S1043,S1347)
	S1350= [IR_DMMU1]={35,rS,rT,offset}                         IR_DMMU1-Hold(S1045,S1349)
	S1353= [IR_EX]={35,rS,rT,offset}                            IR_EX-Hold(S1048,S1352)
	S1355= [IR_ID]={35,rS,rT,offset}                            IR_ID-Hold(S1050,S1354)
	S1358= [IR_MEM]={35,rS,rT,offset}                           IR_MEM-Hold(S1053,S1357)
	S1360= [IR_WB]={35,rS,rT,offset}                            IR_WB-Hold(S1055,S1359)
	S1362= GPR[rT]=a                                            GPR-Write(S1208,S1260,S1361)
	S1364= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1059,S1363)
	S1367= PC[CIA]=addr                                         PC-Hold(S1062,S1366)
	S1368= PC[Out]=addr+4                                       PC-Hold(S1063,S1365,S1366)
	S1370= IMem[{pid,addr}]={35,rS,rT,offset}                   IMem-Hold(S1065,S1369)

