Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 19 20:38:01 2024
| Host         : DESKTOP-E8CIL9E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RegFile_timing_summary_routed.rpt -pb RegFile_timing_summary_routed.pb -rpx RegFile_timing_summary_routed.rpx -warn_on_violation
| Design       : RegFile
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  90          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (38)
6. checking no_output_delay (52)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (52)
--------------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  564          inf        0.000                      0                  564        4.500        0.000                       0                   257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                   257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y52     Reg0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y52     Reg0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48     Reg0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y52     Reg0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48     Reg0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y51     Reg0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48     Reg0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y52     Reg0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y52     Reg0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y52     Reg0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y52     Reg0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y52     Reg0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y52     Reg0_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48     Reg0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48     Reg0_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y52     Reg0_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y52     Reg0_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48     Reg0_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48     Reg0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y52     Reg0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y52     Reg0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y52     Reg0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y52     Reg0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48     Reg0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48     Reg0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y52     Reg0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y52     Reg0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48     Reg0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48     Reg0_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AddrReg1[1]
                            (input port)
  Destination:            Reg1_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.679ns  (logic 4.285ns (36.684%)  route 7.395ns (63.316%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  AddrReg1[1] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg1[1]
    D17                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  AddrReg1_IBUF[1]_inst/O
                         net (fo=64, routed)          4.319     5.299    AddrReg1_IBUF[1]
    SLICE_X0Y54          LUT6 (Prop_lut6_I2_O)        0.124     5.423 r  Reg1_data_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.423    Reg1_data_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y54          MUXF7 (Prop_muxf7_I1_O)      0.245     5.668 r  Reg1_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.668    Reg1_data_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y54          MUXF8 (Prop_muxf8_I0_O)      0.104     5.772 r  Reg1_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.076     8.848    Reg1_data_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         2.831    11.679 r  Reg1_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.679    Reg1_data[1]
    V16                                                               r  Reg1_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg2[0]
                            (input port)
  Destination:            Reg2_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.372ns  (logic 4.278ns (37.622%)  route 7.094ns (62.378%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  AddrReg2[0] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg2[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  AddrReg2_IBUF[0]_inst/O
                         net (fo=64, routed)          3.939     4.903    AddrReg2_IBUF[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I4_O)        0.124     5.027 r  Reg2_data_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.027    Reg2_data_OBUF[5]_inst_i_4_n_0
    SLICE_X3Y47          MUXF7 (Prop_muxf7_I0_O)      0.238     5.265 r  Reg2_data_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.265    Reg2_data_OBUF[5]_inst_i_2_n_0
    SLICE_X3Y47          MUXF8 (Prop_muxf8_I0_O)      0.104     5.369 r  Reg2_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.155     8.524    Reg2_data_OBUF[5]
    B17                  OBUF (Prop_obuf_I_O)         2.849    11.372 r  Reg2_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.372    Reg2_data[5]
    B17                                                               r  Reg2_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg2[2]
                            (input port)
  Destination:            Reg2_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.043ns  (logic 4.232ns (38.326%)  route 6.811ns (61.674%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  AddrReg2[2] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg2[2]
    F15                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  AddrReg2_IBUF[2]_inst/O
                         net (fo=32, routed)          4.143     5.110    AddrReg2_IBUF[2]
    SLICE_X4Y56          MUXF7 (Prop_muxf7_S_O)       0.296     5.406 r  Reg2_data_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.406    Reg2_data_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y56          MUXF8 (Prop_muxf8_I0_O)      0.104     5.510 r  Reg2_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.668     8.178    Reg2_data_OBUF[2]
    A13                  OBUF (Prop_obuf_I_O)         2.865    11.043 r  Reg2_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.043    Reg2_data[2]
    A13                                                               r  Reg2_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg2[2]
                            (input port)
  Destination:            Reg2_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.003ns  (logic 4.229ns (38.441%)  route 6.773ns (61.559%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  AddrReg2[2] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg2[2]
    F15                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  AddrReg2_IBUF[2]_inst/O
                         net (fo=32, routed)          4.071     5.038    AddrReg2_IBUF[2]
    SLICE_X1Y54          MUXF7 (Prop_muxf7_S_O)       0.296     5.334 r  Reg2_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.334    Reg2_data_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y54          MUXF8 (Prop_muxf8_I0_O)      0.104     5.438 r  Reg2_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.702     8.140    Reg2_data_OBUF[1]
    A14                  OBUF (Prop_obuf_I_O)         2.862    11.003 r  Reg2_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.003    Reg2_data[1]
    A14                                                               r  Reg2_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg2[0]
                            (input port)
  Destination:            Reg2_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.879ns  (logic 4.241ns (38.987%)  route 6.637ns (61.013%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  AddrReg2[0] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg2[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  AddrReg2_IBUF[0]_inst/O
                         net (fo=64, routed)          3.484     4.448    AddrReg2_IBUF[0]
    SLICE_X1Y49          LUT6 (Prop_lut6_I4_O)        0.124     4.572 r  Reg2_data_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.572    Reg2_data_OBUF[15]_inst_i_7_n_0
    SLICE_X1Y49          MUXF7 (Prop_muxf7_I1_O)      0.217     4.789 r  Reg2_data_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.789    Reg2_data_OBUF[15]_inst_i_3_n_0
    SLICE_X1Y49          MUXF8 (Prop_muxf8_I1_O)      0.094     4.883 r  Reg2_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.154     8.036    Reg2_data_OBUF[15]
    B14                  OBUF (Prop_obuf_I_O)         2.842    10.879 r  Reg2_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.879    Reg2_data[15]
    B14                                                               r  Reg2_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg2[2]
                            (input port)
  Destination:            Reg2_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.860ns  (logic 4.196ns (38.634%)  route 6.664ns (61.366%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  AddrReg2[2] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg2[2]
    F15                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  AddrReg2_IBUF[2]_inst/O
                         net (fo=32, routed)          3.772     4.740    AddrReg2_IBUF[2]
    SLICE_X1Y52          MUXF7 (Prop_muxf7_S_O)       0.296     5.036 r  Reg2_data_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.036    Reg2_data_OBUF[7]_inst_i_2_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     5.140 r  Reg2_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.892     8.032    Reg2_data_OBUF[7]
    D13                  OBUF (Prop_obuf_I_O)         2.829    10.860 r  Reg2_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.860    Reg2_data[7]
    D13                                                               r  Reg2_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg2[2]
                            (input port)
  Destination:            Reg2_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.797ns  (logic 4.221ns (39.093%)  route 6.576ns (60.907%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  AddrReg2[2] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg2[2]
    F15                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  AddrReg2_IBUF[2]_inst/O
                         net (fo=32, routed)          3.490     4.457    AddrReg2_IBUF[2]
    SLICE_X5Y53          MUXF7 (Prop_muxf7_S_O)       0.296     4.753 r  Reg2_data_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.753    Reg2_data_OBUF[12]_inst_i_2_n_0
    SLICE_X5Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     4.857 r  Reg2_data_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.086     7.943    Reg2_data_OBUF[12]
    B11                  OBUF (Prop_obuf_I_O)         2.854    10.797 r  Reg2_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.797    Reg2_data[12]
    B11                                                               r  Reg2_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg2[1]
                            (input port)
  Destination:            Reg2_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.728ns  (logic 4.226ns (39.397%)  route 6.501ns (60.603%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  AddrReg2[1] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg2[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  AddrReg2_IBUF[1]_inst/O
                         net (fo=64, routed)          3.414     4.379    AddrReg2_IBUF[1]
    SLICE_X5Y49          LUT6 (Prop_lut6_I2_O)        0.124     4.503 r  Reg2_data_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000     4.503    Reg2_data_OBUF[8]_inst_i_6_n_0
    SLICE_X5Y49          MUXF7 (Prop_muxf7_I0_O)      0.212     4.715 r  Reg2_data_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.715    Reg2_data_OBUF[8]_inst_i_3_n_0
    SLICE_X5Y49          MUXF8 (Prop_muxf8_I1_O)      0.094     4.809 r  Reg2_data_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.088     7.896    Reg2_data_OBUF[8]
    D12                  OBUF (Prop_obuf_I_O)         2.831    10.728 r  Reg2_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.728    Reg2_data[8]
    D12                                                               r  Reg2_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg2[1]
                            (input port)
  Destination:            Reg2_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.686ns  (logic 4.258ns (39.844%)  route 6.428ns (60.156%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  AddrReg2[1] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg2[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  AddrReg2_IBUF[1]_inst/O
                         net (fo=64, routed)          3.392     4.357    AddrReg2_IBUF[1]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.124     4.481 r  Reg2_data_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.481    Reg2_data_OBUF[4]_inst_i_7_n_0
    SLICE_X1Y47          MUXF7 (Prop_muxf7_I1_O)      0.217     4.698 r  Reg2_data_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.698    Reg2_data_OBUF[4]_inst_i_3_n_0
    SLICE_X1Y47          MUXF8 (Prop_muxf8_I1_O)      0.094     4.792 r  Reg2_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.036     7.828    Reg2_data_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         2.857    10.686 r  Reg2_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.686    Reg2_data[4]
    A15                                                               r  Reg2_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg2[2]
                            (input port)
  Destination:            Reg2_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.664ns  (logic 4.195ns (39.338%)  route 6.469ns (60.662%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  AddrReg2[2] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg2[2]
    F15                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  AddrReg2_IBUF[2]_inst/O
                         net (fo=32, routed)          3.316     4.283    AddrReg2_IBUF[2]
    SLICE_X3Y52          MUXF7 (Prop_muxf7_S_O)       0.296     4.579 r  Reg2_data_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.579    Reg2_data_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     4.683 r  Reg2_data_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.153     7.836    Reg2_data_OBUF[10]
    F13                  OBUF (Prop_obuf_I_O)         2.828    10.664 r  Reg2_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.664    Reg2_data[10]
    F13                                                               r  Reg2_data[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AddrReg1[2]
                            (input port)
  Destination:            Reg1_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.512ns (52.967%)  route 1.343ns (47.033%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  AddrReg1[2] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg1[2]
    E17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  AddrReg1_IBUF[2]_inst/O
                         net (fo=32, routed)          0.678     0.884    AddrReg1_IBUF[2]
    SLICE_X2Y51          MUXF7 (Prop_muxf7_S_O)       0.090     0.974 r  Reg1_data_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.974    Reg1_data_OBUF[13]_inst_i_3_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.019     0.993 r  Reg1_data_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.665     1.658    Reg1_data_OBUF[13]
    M17                  OBUF (Prop_obuf_I_O)         1.197     2.856 r  Reg1_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.856    Reg1_data[13]
    M17                                                               r  Reg1_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg2[3]
                            (input port)
  Destination:            Reg2_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.872ns  (logic 1.515ns (52.759%)  route 1.357ns (47.241%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  AddrReg2[3] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg2[3]
    G16                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  AddrReg2_IBUF[3]_inst/O
                         net (fo=16, routed)          0.652     0.846    AddrReg2_IBUF[3]
    SLICE_X1Y56          MUXF8 (Prop_muxf8_S_O)       0.080     0.926 r  Reg2_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.705     1.631    Reg2_data_OBUF[0]
    B18                  OBUF (Prop_obuf_I_O)         1.241     2.872 r  Reg2_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.872    Reg2_data[0]
    B18                                                               r  Reg2_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg2[2]
                            (input port)
  Destination:            Reg2_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.936ns  (logic 1.570ns (53.478%)  route 1.366ns (46.522%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  AddrReg2[2] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg2[2]
    F15                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  AddrReg2_IBUF[2]_inst/O
                         net (fo=32, routed)          0.567     0.763    AddrReg2_IBUF[2]
    SLICE_X0Y55          MUXF7 (Prop_muxf7_S_O)       0.093     0.856 r  Reg2_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.856    Reg2_data_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y55          MUXF8 (Prop_muxf8_I0_O)      0.023     0.879 r  Reg2_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.799     1.678    Reg2_data_OBUF[3]
    A16                  OBUF (Prop_obuf_I_O)         1.258     2.936 r  Reg2_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.936    Reg2_data[3]
    A16                                                               r  Reg2_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg1[2]
                            (input port)
  Destination:            Reg1_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 1.518ns (51.092%)  route 1.453ns (48.908%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  AddrReg1[2] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg1[2]
    E17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  AddrReg1_IBUF[2]_inst/O
                         net (fo=32, routed)          0.771     0.977    AddrReg1_IBUF[2]
    SLICE_X3Y48          MUXF7 (Prop_muxf7_S_O)       0.085     1.062 r  Reg1_data_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.062    Reg1_data_OBUF[11]_inst_i_3_n_0
    SLICE_X3Y48          MUXF8 (Prop_muxf8_I1_O)      0.019     1.081 r  Reg1_data_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.682     1.763    Reg1_data_OBUF[11]
    N16                  OBUF (Prop_obuf_I_O)         1.208     2.971 r  Reg1_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.971    Reg1_data[11]
    N16                                                               r  Reg1_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg1[2]
                            (input port)
  Destination:            Reg1_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 1.511ns (50.851%)  route 1.460ns (49.149%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  AddrReg1[2] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg1[2]
    E17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  AddrReg1_IBUF[2]_inst/O
                         net (fo=32, routed)          0.630     0.836    AddrReg1_IBUF[2]
    SLICE_X0Y52          MUXF7 (Prop_muxf7_S_O)       0.085     0.921 r  Reg1_data_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.921    Reg1_data_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y52          MUXF8 (Prop_muxf8_I1_O)      0.019     0.940 r  Reg1_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.830     1.770    Reg1_data_OBUF[7]
    R15                  OBUF (Prop_obuf_I_O)         1.200     2.971 r  Reg1_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.971    Reg1_data[7]
    R15                                                               r  Reg1_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg1[2]
                            (input port)
  Destination:            Reg1_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.990ns  (logic 1.529ns (51.156%)  route 1.460ns (48.844%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  AddrReg1[2] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg1[2]
    E17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  AddrReg1_IBUF[2]_inst/O
                         net (fo=32, routed)          0.716     0.923    AddrReg1_IBUF[2]
    SLICE_X2Y47          MUXF7 (Prop_muxf7_S_O)       0.090     1.013 r  Reg1_data_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.013    Reg1_data_OBUF[5]_inst_i_3_n_0
    SLICE_X2Y47          MUXF8 (Prop_muxf8_I1_O)      0.019     1.032 r  Reg1_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.744     1.775    Reg1_data_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         1.214     2.990 r  Reg1_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.990    Reg1_data[5]
    T15                                                               r  Reg1_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg1[0]
                            (input port)
  Destination:            Reg1_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.996ns  (logic 1.534ns (51.192%)  route 1.462ns (48.808%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  AddrReg1[0] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg1[0]
    K13                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  AddrReg1_IBUF[0]_inst/O
                         net (fo=64, routed)          0.566     0.760    AddrReg1_IBUF[0]
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.045     0.805 r  Reg1_data_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.805    Reg1_data_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y55          MUXF7 (Prop_muxf7_I1_O)      0.065     0.870 r  Reg1_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.870    Reg1_data_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y55          MUXF8 (Prop_muxf8_I1_O)      0.019     0.889 r  Reg1_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.896     1.786    Reg1_data_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         1.210     2.996 r  Reg1_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.996    Reg1_data[3]
    T16                                                               r  Reg1_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg1[2]
                            (input port)
  Destination:            Reg1_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.998ns  (logic 1.519ns (50.651%)  route 1.480ns (49.349%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  AddrReg1[2] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg1[2]
    E17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  AddrReg1_IBUF[2]_inst/O
                         net (fo=32, routed)          0.730     0.936    AddrReg1_IBUF[2]
    SLICE_X4Y53          MUXF7 (Prop_muxf7_S_O)       0.085     1.021 r  Reg1_data_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.021    Reg1_data_OBUF[12]_inst_i_3_n_0
    SLICE_X4Y53          MUXF8 (Prop_muxf8_I1_O)      0.019     1.040 r  Reg1_data_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.750     1.790    Reg1_data_OBUF[12]
    N15                  OBUF (Prop_obuf_I_O)         1.208     2.998 r  Reg1_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.998    Reg1_data[12]
    N15                                                               r  Reg1_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg1[3]
                            (input port)
  Destination:            Reg1_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.002ns  (logic 1.470ns (48.963%)  route 1.532ns (51.037%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  AddrReg1[3] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg1[3]
    G14                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  AddrReg1_IBUF[3]_inst/O
                         net (fo=16, routed)          0.906     1.101    AddrReg1_IBUF[3]
    SLICE_X4Y50          MUXF8 (Prop_muxf8_S_O)       0.080     1.181 r  Reg1_data_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.626     1.808    Reg1_data_OBUF[14]
    M16                  OBUF (Prop_obuf_I_O)         1.195     3.002 r  Reg1_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.002    Reg1_data[14]
    M16                                                               r  Reg1_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrReg2[3]
                            (input port)
  Destination:            Reg2_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.009ns  (logic 1.531ns (50.881%)  route 1.478ns (49.119%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  AddrReg2[3] (IN)
                         net (fo=0)                   0.000     0.000    AddrReg2[3]
    G16                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  AddrReg2_IBUF[3]_inst/O
                         net (fo=16, routed)          0.711     0.906    AddrReg2_IBUF[3]
    SLICE_X4Y56          MUXF8 (Prop_muxf8_S_O)       0.080     0.986 r  Reg2_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.767     1.752    Reg2_data_OBUF[2]
    A13                  OBUF (Prop_obuf_I_O)         1.257     3.009 r  Reg2_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.009    Reg2_data[2]
    A13                                                               r  Reg2_data[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RegA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reg2_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.404ns  (logic 3.732ns (44.403%)  route 4.672ns (55.597%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  RegA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  RegA_reg[14]/Q
                         net (fo=3, routed)           1.326     6.974    RegMA_data_OBUF[14]
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.124     7.098 r  Reg2_data_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.098    Reg2_data_OBUF[14]_inst_i_6_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I0_O)      0.212     7.310 r  Reg2_data_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.310    Reg2_data_OBUF[14]_inst_i_3_n_0
    SLICE_X5Y50          MUXF8 (Prop_muxf8_I1_O)      0.094     7.404 r  Reg2_data_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.346    10.750    Reg2_data_OBUF[14]
    C12                  OBUF (Prop_obuf_I_O)         2.846    13.596 r  Reg2_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.596    Reg2_data[14]
    C12                                                               r  Reg2_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reg1_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.420ns  (logic 3.710ns (44.057%)  route 4.711ns (55.943%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.624     5.175    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  RegF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  RegF_reg[0]/Q
                         net (fo=2, routed)           1.598     7.229    RegF[0]
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.353 r  Reg1_data_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.353    Reg1_data_OBUF[0]_inst_i_7_n_0
    SLICE_X2Y56          MUXF7 (Prop_muxf7_I1_O)      0.214     7.567 r  Reg1_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.567    Reg1_data_OBUF[0]_inst_i_3_n_0
    SLICE_X2Y56          MUXF8 (Prop_muxf8_I1_O)      0.088     7.655 r  Reg1_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.113    10.768    Reg1_data_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         2.828    13.596 r  Reg1_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.596    Reg1_data[0]
    U17                                                               r  Reg1_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reg7_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reg2_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.294ns  (logic 3.833ns (46.220%)  route 4.460ns (53.780%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.625     5.176    clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  Reg7_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.694 r  Reg7_reg[15]/Q
                         net (fo=2, routed)           1.307     7.001    Reg7_reg_n_0_[15]
    SLICE_X1Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.125 r  Reg2_data_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.125    Reg2_data_OBUF[15]_inst_i_5_n_0
    SLICE_X1Y49          MUXF7 (Prop_muxf7_I1_O)      0.245     7.370 r  Reg2_data_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.370    Reg2_data_OBUF[15]_inst_i_2_n_0
    SLICE_X1Y49          MUXF8 (Prop_muxf8_I0_O)      0.104     7.474 r  Reg2_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.154    10.628    Reg2_data_OBUF[15]
    B14                  OBUF (Prop_obuf_I_O)         2.842    13.470 r  Reg2_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.470    Reg2_data[15]
    B14                                                               r  Reg2_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reg2_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.228ns  (logic 3.855ns (46.847%)  route 4.373ns (53.153%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  RegA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.419     5.611 r  RegA_reg[9]/Q
                         net (fo=3, routed)           1.287     6.897    RegMA_data_OBUF[9]
    SLICE_X1Y50          LUT6 (Prop_lut6_I1_O)        0.299     7.196 r  Reg2_data_OBUF[9]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.196    Reg2_data_OBUF[9]_inst_i_6_n_0
    SLICE_X1Y50          MUXF7 (Prop_muxf7_I0_O)      0.212     7.408 r  Reg2_data_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.408    Reg2_data_OBUF[9]_inst_i_3_n_0
    SLICE_X1Y50          MUXF8 (Prop_muxf8_I1_O)      0.094     7.502 r  Reg2_data_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.087    10.589    Reg2_data_OBUF[9]
    F14                  OBUF (Prop_obuf_I_O)         2.831    13.420 r  Reg2_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.420    Reg2_data[9]
    F14                                                               r  Reg2_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reg6_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reg2_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.226ns  (logic 3.924ns (47.706%)  route 4.302ns (52.294%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.625     5.176    clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.419     5.595 r  Reg6_reg[4]/Q
                         net (fo=2, routed)           1.266     6.861    Reg6_reg_n_0_[4]
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.299     7.160 r  Reg2_data_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.160    Reg2_data_OBUF[4]_inst_i_5_n_0
    SLICE_X1Y47          MUXF7 (Prop_muxf7_I1_O)      0.245     7.405 r  Reg2_data_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.405    Reg2_data_OBUF[4]_inst_i_2_n_0
    SLICE_X1Y47          MUXF8 (Prop_muxf8_I0_O)      0.104     7.509 r  Reg2_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.036    10.545    Reg2_data_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         2.857    13.403 r  Reg2_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.403    Reg2_data[4]
    A15                                                               r  Reg2_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reg2_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.189ns  (logic 3.735ns (45.614%)  route 4.453ns (54.386%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  RegA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  RegA_reg[11]/Q
                         net (fo=3, routed)           1.486     7.134    RegMA_data_OBUF[11]
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.124     7.258 r  Reg2_data_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.258    Reg2_data_OBUF[11]_inst_i_6_n_0
    SLICE_X3Y49          MUXF7 (Prop_muxf7_I0_O)      0.212     7.470 r  Reg2_data_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.470    Reg2_data_OBUF[11]_inst_i_3_n_0
    SLICE_X3Y49          MUXF8 (Prop_muxf8_I1_O)      0.094     7.564 r  Reg2_data_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.967    10.531    Reg2_data_OBUF[11]
    A11                  OBUF (Prop_obuf_I_O)         2.849    13.380 r  Reg2_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.380    Reg2_data[11]
    A11                                                               r  Reg2_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reg1_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.167ns  (logic 3.947ns (48.335%)  route 4.219ns (51.665%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.625     5.176    clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  Reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.478     5.654 r  Reg0_reg[2]/Q
                         net (fo=2, routed)           1.118     6.772    Reg0_reg_n_0_[2]
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.295     7.067 r  Reg1_data_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.067    Reg1_data_OBUF[2]_inst_i_4_n_0
    SLICE_X3Y56          MUXF7 (Prop_muxf7_I0_O)      0.238     7.305 r  Reg1_data_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.305    Reg1_data_OBUF[2]_inst_i_2_n_0
    SLICE_X3Y56          MUXF8 (Prop_muxf8_I0_O)      0.104     7.409 r  Reg1_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.101    10.511    Reg1_data_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         2.832    13.343 r  Reg1_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.343    Reg1_data[2]
    V15                                                               r  Reg1_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reg1_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.060ns  (logic 3.855ns (47.830%)  route 4.205ns (52.170%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  RegA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.419     5.611 r  RegA_reg[1]/Q
                         net (fo=3, routed)           1.129     6.740    RegMA_data_OBUF[1]
    SLICE_X0Y54          LUT6 (Prop_lut6_I1_O)        0.299     7.039 r  Reg1_data_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.039    Reg1_data_OBUF[1]_inst_i_6_n_0
    SLICE_X0Y54          MUXF7 (Prop_muxf7_I0_O)      0.212     7.251 r  Reg1_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.251    Reg1_data_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y54          MUXF8 (Prop_muxf8_I1_O)      0.094     7.345 r  Reg1_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.076    10.421    Reg1_data_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         2.831    13.252 r  Reg1_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.252    Reg1_data[1]
    V16                                                               r  Reg1_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reg2_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.025ns  (logic 3.853ns (48.013%)  route 4.172ns (51.987%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  RegA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.419     5.611 r  RegA_reg[8]/Q
                         net (fo=3, routed)           1.085     6.695    RegMA_data_OBUF[8]
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.297     6.992 r  Reg2_data_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.992    Reg2_data_OBUF[8]_inst_i_6_n_0
    SLICE_X5Y49          MUXF7 (Prop_muxf7_I0_O)      0.212     7.204 r  Reg2_data_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.204    Reg2_data_OBUF[8]_inst_i_3_n_0
    SLICE_X5Y49          MUXF8 (Prop_muxf8_I1_O)      0.094     7.298 r  Reg2_data_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.088    10.386    Reg2_data_OBUF[8]
    D12                  OBUF (Prop_obuf_I_O)         2.831    13.217 r  Reg2_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.217    Reg2_data[8]
    D12                                                               r  Reg2_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reg2_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.023ns  (logic 3.871ns (48.245%)  route 4.152ns (51.755%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  RegA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.419     5.611 r  RegA_reg[6]/Q
                         net (fo=3, routed)           1.200     6.811    RegMA_data_OBUF[6]
    SLICE_X3Y54          LUT6 (Prop_lut6_I1_O)        0.297     7.108 r  Reg2_data_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.108    Reg2_data_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y54          MUXF7 (Prop_muxf7_I0_O)      0.212     7.320 r  Reg2_data_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.320    Reg2_data_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y54          MUXF8 (Prop_muxf8_I1_O)      0.094     7.414 r  Reg2_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.952    10.366    Reg2_data_OBUF[6]
    B16                  OBUF (Prop_obuf_I_O)         2.849    13.214 r  Reg2_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.214    Reg2_data[6]
    B16                                                               r  Reg2_data[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RegA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMA_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.637ns  (logic 1.293ns (78.996%)  route 0.344ns (21.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.597     1.510    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  RegA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  RegA_reg[15]/Q
                         net (fo=3, routed)           0.344     1.995    RegMA_data_OBUF[15]
    K18                  OBUF (Prop_obuf_I_O)         1.152     3.147 r  RegMA_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.147    RegMA_data[15]
    K18                                                               r  RegMA_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMA_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.639ns  (logic 1.290ns (78.723%)  route 0.349ns (21.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.597     1.510    clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  RegA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  RegA_reg[14]/Q
                         net (fo=3, routed)           0.349     2.000    RegMA_data_OBUF[14]
    L14                  OBUF (Prop_obuf_I_O)         1.149     3.149 r  RegMA_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.149    RegMA_data[14]
    L14                                                               r  RegMA_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMA_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.283ns (78.250%)  route 0.357ns (21.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.597     1.510    clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  RegA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  RegA_reg[13]/Q
                         net (fo=3, routed)           0.357     2.008    RegMA_data_OBUF[13]
    M14                  OBUF (Prop_obuf_I_O)         1.142     3.150 r  RegMA_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.150    RegMA_data[13]
    M14                                                               r  RegMA_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMA_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.290ns (77.941%)  route 0.365ns (22.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.597     1.510    clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  RegA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  RegA_reg[11]/Q
                         net (fo=3, routed)           0.365     2.016    RegMA_data_OBUF[11]
    L16                  OBUF (Prop_obuf_I_O)         1.149     3.165 r  RegMA_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.165    RegMA_data[11]
    L16                                                               r  RegMA_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMA_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.289ns (76.595%)  route 0.394ns (23.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.597     1.510    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  RegA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  RegA_reg[10]/Q
                         net (fo=3, routed)           0.394     2.045    RegMA_data_OBUF[10]
    L18                  OBUF (Prop_obuf_I_O)         1.148     3.194 r  RegMA_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.194    RegMA_data[10]
    L18                                                               r  RegMA_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMA_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.325ns (77.835%)  route 0.377ns (22.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.597     1.510    clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  RegA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.128     1.638 r  RegA_reg[9]/Q
                         net (fo=3, routed)           0.377     2.016    RegMA_data_OBUF[9]
    M18                  OBUF (Prop_obuf_I_O)         1.197     3.212 r  RegMA_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.212    RegMA_data[9]
    M18                                                               r  RegMA_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMA_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.296ns (76.122%)  route 0.406ns (23.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.597     1.510    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  RegA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  RegA_reg[12]/Q
                         net (fo=3, routed)           0.406     2.058    RegMA_data_OBUF[12]
    L15                  OBUF (Prop_obuf_I_O)         1.155     3.213 r  RegMA_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.213    RegMA_data[12]
    L15                                                               r  RegMA_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMA_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.316ns (73.956%)  route 0.464ns (26.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.597     1.510    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  RegA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128     1.638 r  RegA_reg[6]/Q
                         net (fo=3, routed)           0.464     2.102    RegMA_data_OBUF[6]
    L13                  OBUF (Prop_obuf_I_O)         1.188     3.290 r  RegMA_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.290    RegMA_data[6]
    L13                                                               r  RegMA_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMA_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.331ns (74.724%)  route 0.450ns (25.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.597     1.510    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  RegA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128     1.638 r  RegA_reg[7]/Q
                         net (fo=3, routed)           0.450     2.089    RegMA_data_OBUF[7]
    R13                  OBUF (Prop_obuf_I_O)         1.203     3.291 r  RegMA_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.291    RegMA_data[7]
    R13                                                               r  RegMA_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMA_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.277ns (70.788%)  route 0.527ns (29.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.597     1.510    clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  RegA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  RegA_reg[2]/Q
                         net (fo=3, routed)           0.527     2.178    RegMA_data_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.136     3.315 r  RegMA_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.315    RegMA_data[2]
    N14                                                               r  RegMA_data[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           512 Endpoints
Min Delay           512 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            RegB_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.123ns (20.770%)  route 4.283ns (79.230%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    A18                  IBUF (Prop_ibuf_I_O)         0.999     0.999 r  WE_IBUF_inst/O
                         net (fo=17, routed)          2.277     3.276    WE_IBUF
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     3.400 r  RegB[15]_i_1/O
                         net (fo=16, routed)          2.006     5.405    RegB
    SLICE_X3Y48          FDRE                                         r  RegB_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.523     4.895    clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  RegB_reg[11]/C

Slack:                    inf
  Source:                 AddrWriteReg[2]
                            (input port)
  Destination:            RegC_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.346ns  (logic 1.117ns (20.888%)  route 4.229ns (79.112%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  AddrWriteReg[2] (IN)
                         net (fo=0)                   0.000     0.000    AddrWriteReg[2]
    D15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  AddrWriteReg_IBUF[2]_inst/O
                         net (fo=17, routed)          2.842     3.834    AddrWriteReg_IBUF[2]
    SLICE_X2Y55          LUT5 (Prop_lut5_I0_O)        0.124     3.958 r  RegC[15]_i_1/O
                         net (fo=16, routed)          1.388     5.346    RegC
    SLICE_X3Y51          FDRE                                         r  RegC_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.507     4.878    clk_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  RegC_reg[13]/C

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            Reg5_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.316ns  (logic 1.123ns (21.117%)  route 4.194ns (78.883%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    A18                  IBUF (Prop_ibuf_I_O)         0.999     0.999 r  WE_IBUF_inst/O
                         net (fo=17, routed)          2.416     3.414    WE_IBUF
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.124     3.538 r  Reg5[15]_i_1/O
                         net (fo=16, routed)          1.778     5.316    Reg5
    SLICE_X2Y47          FDRE                                         r  Reg5_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.523     4.895    clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  Reg5_reg[5]/C

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            Reg5_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.302ns  (logic 1.123ns (21.174%)  route 4.179ns (78.826%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    A18                  IBUF (Prop_ibuf_I_O)         0.999     0.999 r  WE_IBUF_inst/O
                         net (fo=17, routed)          2.416     3.414    WE_IBUF
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.124     3.538 r  Reg5[15]_i_1/O
                         net (fo=16, routed)          1.764     5.302    Reg5
    SLICE_X5Y47          FDRE                                         r  Reg5_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.521     4.893    clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  Reg5_reg[4]/C

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            Reg1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.297ns  (logic 1.123ns (21.195%)  route 4.174ns (78.805%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    A18                  IBUF (Prop_ibuf_I_O)         0.999     0.999 r  WE_IBUF_inst/O
                         net (fo=17, routed)          2.591     3.589    WE_IBUF
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.124     3.713 r  Reg1[15]_i_1/O
                         net (fo=16, routed)          1.584     5.297    Reg1
    SLICE_X2Y46          FDRE                                         r  Reg1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.522     4.894    clk_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  Reg1_reg[4]/C

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            Reg1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.297ns  (logic 1.123ns (21.195%)  route 4.174ns (78.805%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    A18                  IBUF (Prop_ibuf_I_O)         0.999     0.999 r  WE_IBUF_inst/O
                         net (fo=17, routed)          2.591     3.589    WE_IBUF
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.124     3.713 r  Reg1[15]_i_1/O
                         net (fo=16, routed)          1.584     5.297    Reg1
    SLICE_X2Y46          FDRE                                         r  Reg1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.522     4.894    clk_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  Reg1_reg[5]/C

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            RegB_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.200ns  (logic 1.123ns (21.591%)  route 4.077ns (78.409%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    A18                  IBUF (Prop_ibuf_I_O)         0.999     0.999 r  WE_IBUF_inst/O
                         net (fo=17, routed)          2.277     3.276    WE_IBUF
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     3.400 r  RegB[15]_i_1/O
                         net (fo=16, routed)          1.800     5.200    RegB
    SLICE_X4Y50          FDRE                                         r  RegB_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.505     4.876    clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  RegB_reg[14]/C

Slack:                    inf
  Source:                 AddrWriteReg[2]
                            (input port)
  Destination:            RegC_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.181ns  (logic 1.117ns (21.552%)  route 4.064ns (78.448%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  AddrWriteReg[2] (IN)
                         net (fo=0)                   0.000     0.000    AddrWriteReg[2]
    D15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  AddrWriteReg_IBUF[2]_inst/O
                         net (fo=17, routed)          2.842     3.834    AddrWriteReg_IBUF[2]
    SLICE_X2Y55          LUT5 (Prop_lut5_I0_O)        0.124     3.958 r  RegC[15]_i_1/O
                         net (fo=16, routed)          1.223     5.181    RegC
    SLICE_X5Y50          FDRE                                         r  RegC_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.505     4.876    clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  RegC_reg[14]/C

Slack:                    inf
  Source:                 AddrWriteReg[2]
                            (input port)
  Destination:            RegD_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.117ns (21.693%)  route 4.031ns (78.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  AddrWriteReg[2] (IN)
                         net (fo=0)                   0.000     0.000    AddrWriteReg[2]
    D15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  AddrWriteReg_IBUF[2]_inst/O
                         net (fo=17, routed)          2.977     3.969    AddrWriteReg_IBUF[2]
    SLICE_X4Y55          LUT5 (Prop_lut5_I1_O)        0.124     4.093 r  RegD[15]_i_1/O
                         net (fo=16, routed)          1.054     5.148    RegD
    SLICE_X4Y53          FDRE                                         r  RegD_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.504     4.875    clk_IBUF_BUFG
    SLICE_X4Y53          FDRE                                         r  RegD_reg[12]/C

Slack:                    inf
  Source:                 WriteData[2]
                            (input port)
  Destination:            RegF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 1.100ns (21.379%)  route 4.046ns (78.621%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  WriteData[2] (IN)
                         net (fo=0)                   0.000     0.000    WriteData[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.976     0.976 r  WriteData_IBUF[2]_inst/O
                         net (fo=16, routed)          4.046     5.022    WriteData_IBUF[2]
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.124     5.146 r  RegF[2]_i_1/O
                         net (fo=1, routed)           0.000     5.146    p_1_in[2]
    SLICE_X0Y56          FDRE                                         r  RegF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.506     4.877    clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  RegF_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Flags[1]
                            (input port)
  Destination:            RegF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.253ns (38.994%)  route 0.395ns (61.006%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Flags[1] (IN)
                         net (fo=0)                   0.000     0.000    Flags[1]
    J15                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  Flags_IBUF[1]_inst/O
                         net (fo=1, routed)           0.395     0.600    Flags_IBUF[1]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.048     0.648 r  RegF[1]_i_1/O
                         net (fo=1, routed)           0.000     0.648    p_1_in[1]
    SLICE_X0Y53          FDRE                                         r  RegF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.861     2.020    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  RegF_reg[1]/C

Slack:                    inf
  Source:                 Flags[0]
                            (input port)
  Destination:            RegF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.210ns (30.242%)  route 0.484ns (69.758%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  Flags[0] (IN)
                         net (fo=0)                   0.000     0.000    Flags[0]
    K16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  Flags_IBUF[0]_inst/O
                         net (fo=1, routed)           0.484     0.649    Flags_IBUF[0]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.045     0.694 r  RegF[0]_i_1/O
                         net (fo=1, routed)           0.000     0.694    p_1_in[0]
    SLICE_X0Y53          FDRE                                         r  RegF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.861     2.020    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  RegF_reg[0]/C

Slack:                    inf
  Source:                 Flags[2]
                            (input port)
  Destination:            RegF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.247ns (34.898%)  route 0.461ns (65.102%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  Flags[2] (IN)
                         net (fo=0)                   0.000     0.000    Flags[2]
    K15                  IBUF (Prop_ibuf_I_O)         0.202     0.202 r  Flags_IBUF[2]_inst/O
                         net (fo=1, routed)           0.461     0.663    Flags_IBUF[2]
    SLICE_X0Y56          LUT3 (Prop_lut3_I0_O)        0.045     0.708 r  RegF[2]_i_1/O
                         net (fo=1, routed)           0.000     0.708    p_1_in[2]
    SLICE_X0Y56          FDRE                                         r  RegF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.861     2.020    clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  RegF_reg[2]/C

Slack:                    inf
  Source:                 Flags[3]
                            (input port)
  Destination:            RegF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.256ns (34.705%)  route 0.482ns (65.295%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  Flags[3] (IN)
                         net (fo=0)                   0.000     0.000    Flags[3]
    J18                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  Flags_IBUF[3]_inst/O
                         net (fo=1, routed)           0.482     0.696    Flags_IBUF[3]
    SLICE_X0Y56          LUT3 (Prop_lut3_I0_O)        0.042     0.738 r  RegF[3]_i_1/O
                         net (fo=1, routed)           0.000     0.738    p_1_in[3]
    SLICE_X0Y56          FDRE                                         r  RegF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.861     2.020    clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  RegF_reg[3]/C

Slack:                    inf
  Source:                 Flags[5]
                            (input port)
  Destination:            RegF_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.252ns (33.678%)  route 0.496ns (66.322%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  Flags[5] (IN)
                         net (fo=0)                   0.000     0.000    Flags[5]
    F18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  Flags_IBUF[5]_inst/O
                         net (fo=1, routed)           0.496     0.706    Flags_IBUF[5]
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.042     0.748 r  RegF[5]_i_1/O
                         net (fo=1, routed)           0.000     0.748    p_1_in[5]
    SLICE_X0Y51          FDRE                                         r  RegF_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.863     2.021    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  RegF_reg[5]/C

Slack:                    inf
  Source:                 Flags[7]
                            (input port)
  Destination:            RegF_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.261ns (32.956%)  route 0.532ns (67.044%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  Flags[7] (IN)
                         net (fo=0)                   0.000     0.000    Flags[7]
    D18                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  Flags_IBUF[7]_inst/O
                         net (fo=1, routed)           0.532     0.748    Flags_IBUF[7]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.045     0.793 r  RegF[7]_i_1/O
                         net (fo=1, routed)           0.000     0.793    p_1_in[7]
    SLICE_X0Y53          FDRE                                         r  RegF_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.861     2.020    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  RegF_reg[7]/C

Slack:                    inf
  Source:                 Flags[4]
                            (input port)
  Destination:            RegF_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.250ns (31.538%)  route 0.544ns (68.462%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  Flags[4] (IN)
                         net (fo=0)                   0.000     0.000    Flags[4]
    J17                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  Flags_IBUF[4]_inst/O
                         net (fo=1, routed)           0.544     0.749    Flags_IBUF[4]
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.045     0.794 r  RegF[4]_i_1/O
                         net (fo=1, routed)           0.000     0.794    p_1_in[4]
    SLICE_X0Y51          FDRE                                         r  RegF_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.863     2.021    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  RegF_reg[4]/C

Slack:                    inf
  Source:                 Flags[12]
                            (input port)
  Destination:            RegF_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.250ns (31.279%)  route 0.549ns (68.721%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 r  Flags[12] (IN)
                         net (fo=0)                   0.000     0.000    Flags[12]
    J14                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  Flags_IBUF[12]_inst/O
                         net (fo=1, routed)           0.549     0.753    Flags_IBUF[12]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.045     0.798 r  RegF[12]_i_1/O
                         net (fo=1, routed)           0.000     0.798    p_1_in[12]
    SLICE_X0Y53          FDRE                                         r  RegF_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.861     2.020    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  RegF_reg[12]/C

Slack:                    inf
  Source:                 Flags[8]
                            (input port)
  Destination:            RegF_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.268ns (33.523%)  route 0.531ns (66.477%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  Flags[8] (IN)
                         net (fo=0)                   0.000     0.000    Flags[8]
    E18                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Flags_IBUF[8]_inst/O
                         net (fo=1, routed)           0.531     0.754    Flags_IBUF[8]
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.045     0.799 r  RegF[8]_i_1/O
                         net (fo=1, routed)           0.000     0.799    p_1_in[8]
    SLICE_X0Y51          FDRE                                         r  RegF_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.863     2.021    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  RegF_reg[8]/C

Slack:                    inf
  Source:                 Flags[6]
                            (input port)
  Destination:            RegF_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.256ns (32.042%)  route 0.544ns (67.958%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  Flags[6] (IN)
                         net (fo=0)                   0.000     0.000    Flags[6]
    G18                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  Flags_IBUF[6]_inst/O
                         net (fo=1, routed)           0.544     0.755    Flags_IBUF[6]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.045     0.800 r  RegF[6]_i_1/O
                         net (fo=1, routed)           0.000     0.800    p_1_in[6]
    SLICE_X0Y53          FDRE                                         r  RegF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.861     2.020    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  RegF_reg[6]/C





