Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at top_level.sv(516): always construct contains both blocking and non-blocking assignments File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/top_level.sv Line: 516
Warning (10273): Verilog HDL warning at hpi_io_intf.sv(43): extended using "x" or "z" File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/hpi_io_intf.sv Line: 43
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at KS_algorithm.sv(10): object "LOADA" differs only in case from object "loadA" in the same scope File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/KS_algorithm.sv Line: 10
Info (10281): Verilog HDL Declaration information at KS_algorithm.sv(10): object "LOADB" differs only in case from object "loadB" in the same scope File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/KS_algorithm.sv Line: 10
