{"Thomas Pennino": [0, ["Customers, Vendors, and Universities: Determining the Future of EDA Together (Panel)", ["Thomas Pennino"], "https://doi.org/10.1145/277044.277045", 0, "dac", 1998]], "Michael Kishinevsky": [0, ["Asynchronous Interface Specification, Analysis and Synthesis", ["Michael Kishinevsky", "Jordi Cortadella", "Alex Kondratyev"], "https://doi.org/10.1145/277044.277046", 6, "dac", 1998]], "Jordi Cortadella": [0, ["Asynchronous Interface Specification, Analysis and Synthesis", ["Michael Kishinevsky", "Jordi Cortadella", "Alex Kondratyev"], "https://doi.org/10.1145/277044.277046", 6, "dac", 1998]], "Alex Kondratyev": [0, ["Asynchronous Interface Specification, Analysis and Synthesis", ["Michael Kishinevsky", "Jordi Cortadella", "Alex Kondratyev"], "https://doi.org/10.1145/277044.277046", 6, "dac", 1998]], "Roberto Passerone": [0, ["Automatic Synthesis of Interfaces Between Incompatible Protocols", ["Roberto Passerone", "James A. Rowson", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277047", 6, "dac", 1998]], "James A. Rowson": [0, ["Automatic Synthesis of Interfaces Between Incompatible Protocols", ["Roberto Passerone", "James A. Rowson", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277047", 6, "dac", 1998]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Automatic Synthesis of Interfaces Between Incompatible Protocols", ["Roberto Passerone", "James A. Rowson", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277047", 6, "dac", 1998], ["A Case Study in Embedded System Design: An Engine Control Unit", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", 4, "dac", 1998]], "James Smith": [0, ["Automated Composition of Hardware Components", ["James Smith", "Giovanni De Micheli"], "https://doi.org/10.1145/277044.277048", 6, "dac", 1998]], "Giovanni De Micheli": [0, ["Automated Composition of Hardware Components", ["James Smith", "Giovanni De Micheli"], "https://doi.org/10.1145/277044.277048", 6, "dac", 1998], ["Policy Optimization for Dynamic Power Management", ["Giuseppe A. Paleologo", "Luca Benini", "Alessandro Bogliolo", "Giovanni De Micheli"], "https://doi.org/10.1145/277044.277094", 6, "dac", 1998], ["Computational Kernels and their Application to Sequential Power Optimization", ["Luca Benini", "Giovanni De Micheli", "Antonio Lioy", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/277044.277237", 6, "dac", 1998]], "Mike Chou": [0, ["Multilevel Integral Equation Methods for the Extraction of Substrate Coupling Parameters in Mixed-Signal IC's", ["Mike Chou", "Jacob White"], "https://doi.org/10.1145/277044.277049", 6, "dac", 1998]], "Jacob White": [0, ["Multilevel Integral Equation Methods for the Extraction of Substrate Coupling Parameters in Mixed-Signal IC's", ["Mike Chou", "Jacob White"], "https://doi.org/10.1145/277044.277049", 6, "dac", 1998], ["A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects", ["Nuno Alexandre Marques", "Mattan Kamon", "Jacob White", "Luis Miguel Silveira"], "https://doi.org/10.1145/277044.277132", 6, "dac", 1998], ["Layout Techniques for Minimizing On-Chip Interconnect Self Inductance", ["Yehia Massoud", "Steve S. Majors", "Tareq Bustami", "Jacob White"], "https://doi.org/10.1145/277044.277194", 6, "dac", 1998]], "Alper Demir": [0, ["Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterisation", ["Alper Demir", "Amit Mehrotra", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277050", 6, "dac", 1998], ["Tools and Methodology for RF IC Design", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", 7, "dac", 1998]], "Amit Mehrotra": [0, ["Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterisation", ["Alper Demir", "Amit Mehrotra", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277050", 6, "dac", 1998]], "Jaijeet S. Roychowdhury": [0, ["Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterisation", ["Alper Demir", "Amit Mehrotra", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277050", 6, "dac", 1998], ["Tools and Methodology for RF IC Design", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", 7, "dac", 1998]], "Luigi Carro": [0, ["Efficient Analog Test Methodology Based on Adaptive Algorithms", ["Luigi Carro", "Marcelo Negreiros"], "https://doi.org/10.1145/277044.277051", 6, "dac", 1998]], "Marcelo Negreiros": [0, ["Efficient Analog Test Methodology Based on Adaptive Algorithms", ["Luigi Carro", "Marcelo Negreiros"], "https://doi.org/10.1145/277044.277051", 6, "dac", 1998]], "Bogdan G. Arsintescu": [0, ["General AC Constraint Transformation for Analog ICs", ["Bogdan G. Arsintescu", "Edoardo Charbon", "Enrico Malavasi", "Umakanta Choudhury", "William H. Kao"], "https://doi.org/10.1145/277044.277052", 6, "dac", 1998]], "Edoardo Charbon": [0, ["General AC Constraint Transformation for Analog ICs", ["Bogdan G. Arsintescu", "Edoardo Charbon", "Enrico Malavasi", "Umakanta Choudhury", "William H. Kao"], "https://doi.org/10.1145/277044.277052", 6, "dac", 1998]], "Enrico Malavasi": [0, ["General AC Constraint Transformation for Analog ICs", ["Bogdan G. Arsintescu", "Edoardo Charbon", "Enrico Malavasi", "Umakanta Choudhury", "William H. Kao"], "https://doi.org/10.1145/277044.277052", 6, "dac", 1998]], "Umakanta Choudhury": [0, ["General AC Constraint Transformation for Analog ICs", ["Bogdan G. Arsintescu", "Edoardo Charbon", "Enrico Malavasi", "Umakanta Choudhury", "William H. Kao"], "https://doi.org/10.1145/277044.277052", 6, "dac", 1998]], "William H. Kao": [0, ["General AC Constraint Transformation for Analog ICs", ["Bogdan G. Arsintescu", "Edoardo Charbon", "Enrico Malavasi", "Umakanta Choudhury", "William H. Kao"], "https://doi.org/10.1145/277044.277052", 6, "dac", 1998]], "Jacob Rael": [0, ["Design Methodology Used in a Single-Chip CMOS 900 MHz Spread-Spectrum Wireless Transceiver", ["Jacob Rael", "Ahmadreza Rofougaran", "Asad A. Abidi"], "https://doi.org/10.1145/277044.277053", 6, "dac", 1998]], "Ahmadreza Rofougaran": [0, ["Design Methodology Used in a Single-Chip CMOS 900 MHz Spread-Spectrum Wireless Transceiver", ["Jacob Rael", "Ahmadreza Rofougaran", "Asad A. Abidi"], "https://doi.org/10.1145/277044.277053", 6, "dac", 1998]], "Asad A. Abidi": [0, ["Design Methodology Used in a Single-Chip CMOS 900 MHz Spread-Spectrum Wireless Transceiver", ["Jacob Rael", "Ahmadreza Rofougaran", "Asad A. Abidi"], "https://doi.org/10.1145/277044.277053", 6, "dac", 1998]], "Jorg Hilgenstock": [0, ["A Video Signal Processor for MIMD Multiprocessing", ["Jorg Hilgenstock", "Klaus Herrmann", "Jan Otterstedt", "Dirk Niggemeyer", "Peter Pirsch"], "https://doi.org/10.1145/277044.277054", 6, "dac", 1998]], "Klaus Herrmann": [0, ["A Video Signal Processor for MIMD Multiprocessing", ["Jorg Hilgenstock", "Klaus Herrmann", "Jan Otterstedt", "Dirk Niggemeyer", "Peter Pirsch"], "https://doi.org/10.1145/277044.277054", 6, "dac", 1998]], "Jan Otterstedt": [0, ["A Video Signal Processor for MIMD Multiprocessing", ["Jorg Hilgenstock", "Klaus Herrmann", "Jan Otterstedt", "Dirk Niggemeyer", "Peter Pirsch"], "https://doi.org/10.1145/277044.277054", 6, "dac", 1998]], "Dirk Niggemeyer": [0, ["A Video Signal Processor for MIMD Multiprocessing", ["Jorg Hilgenstock", "Klaus Herrmann", "Jan Otterstedt", "Dirk Niggemeyer", "Peter Pirsch"], "https://doi.org/10.1145/277044.277054", 6, "dac", 1998]], "Peter Pirsch": [0, ["A Video Signal Processor for MIMD Multiprocessing", ["Jorg Hilgenstock", "Klaus Herrmann", "Jan Otterstedt", "Dirk Niggemeyer", "Peter Pirsch"], "https://doi.org/10.1145/277044.277054", 6, "dac", 1998], ["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", 6, "dac", 1998]], "Jens Peter Wittenburg": [0, ["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", 6, "dac", 1998]], "Willm Hinrichs": [0, ["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", 6, "dac", 1998]], "Johannes Kneip": [0, ["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", 6, "dac", 1998]], "Martin Ohmacht": [0, ["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", 6, "dac", 1998]], "Mladen Berekovic": [0, ["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", 6, "dac", 1998]], "Hanno Lieske": [0, ["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", 6, "dac", 1998]], "Helge Kloos": [0, ["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", 6, "dac", 1998]], "Roy A. Sutton": [0, ["A Multiprocessor DSP System Using PADDI-2", ["Roy A. Sutton", "Vason P. Srini", "Jan M. Rabaey"], "https://doi.org/10.1145/277044.277056", 4, "dac", 1998]], "Vason P. Srini": [0, ["A Multiprocessor DSP System Using PADDI-2", ["Roy A. Sutton", "Vason P. Srini", "Jan M. Rabaey"], "https://doi.org/10.1145/277044.277056", 4, "dac", 1998]], "Jan M. Rabaey": [0, ["A Multiprocessor DSP System Using PADDI-2", ["Roy A. Sutton", "Vason P. Srini", "Jan M. Rabaey"], "https://doi.org/10.1145/277044.277056", 4, "dac", 1998], ["A Methodology for Guided Behavioral-Level Optimization", ["Lisa M. Guerra", "Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1145/277044.277134", 6, "dac", 1998]], "A. Grbic": [0, ["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", 4, "dac", 1998]], "Stephen Dean Brown": [0, ["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", 4, "dac", 1998], ["Technology Mapping for Large Complex PLDs", ["Jason Helge Anderson", "Stephen Dean Brown"], "https://doi.org/10.1145/277044.277220", 6, "dac", 1998]], "S. Caranci": [0, ["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", 4, "dac", 1998]], "R. Grindley": [0, ["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", 4, "dac", 1998]], "M. Gusat": [0, ["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", 4, "dac", 1998]], "Guy G. Lemieux": [0, ["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", 4, "dac", 1998]], "K. Loveless": [0, ["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", 4, "dac", 1998]], "Naraig Manjikian": [0, ["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", 4, "dac", 1998]], "Sinisa Srbljic": [0, ["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", 4, "dac", 1998]], "Michael Stumm": [0, ["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", 4, "dac", 1998]], "Zvonko G. Vranesic": [0, ["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", 4, "dac", 1998]], "Zeljko Zilic": [0, ["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", 4, "dac", 1998]], "James Shin Young": [0, ["Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement", ["James Shin Young", "Josh MacDonald", "Michael Shilman", "Abdallah Tabbara", "Paul N. Hilfinger", "A. Richard Newton"], "https://doi.org/10.1145/277044.277058", 6, "dac", 1998]], "Josh MacDonald": [0, ["Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement", ["James Shin Young", "Josh MacDonald", "Michael Shilman", "Abdallah Tabbara", "Paul N. Hilfinger", "A. Richard Newton"], "https://doi.org/10.1145/277044.277058", 6, "dac", 1998]], "Michael Shilman": [0, ["Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement", ["James Shin Young", "Josh MacDonald", "Michael Shilman", "Abdallah Tabbara", "Paul N. Hilfinger", "A. Richard Newton"], "https://doi.org/10.1145/277044.277058", 6, "dac", 1998]], "Abdallah Tabbara": [0, ["Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement", ["James Shin Young", "Josh MacDonald", "Michael Shilman", "Abdallah Tabbara", "Paul N. Hilfinger", "A. Richard Newton"], "https://doi.org/10.1145/277044.277058", 6, "dac", 1998]], "Paul N. Hilfinger": [0, ["Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement", ["James Shin Young", "Josh MacDonald", "Michael Shilman", "Abdallah Tabbara", "Paul N. Hilfinger", "A. Richard Newton"], "https://doi.org/10.1145/277044.277058", 6, "dac", 1998]], "A. Richard Newton": [0, ["Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement", ["James Shin Young", "Josh MacDonald", "Michael Shilman", "Abdallah Tabbara", "Paul N. Hilfinger", "A. Richard Newton"], "https://doi.org/10.1145/277044.277058", 6, "dac", 1998], ["WELD - An Environment for Web-based Electronic Design", ["Francis L. Chan", "Mark D. Spiller", "A. Richard Newton"], "https://doi.org/10.1145/277044.277077", 6, "dac", 1998], ["Technical Challenges of IP and System-on-Chip: The ASIC Vendor Perspective (Panel)", ["A. Richard Newton"], "https://doi.org/10.1145/277044.277181", 0, "dac", 1998]], "Julio Leao da Silva Jr.": [0, ["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", 6, "dac", 1998]], "Chantal Ykman-Couvreur": [0, ["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", 6, "dac", 1998]], "Miguel Miranda": [0, ["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", 6, "dac", 1998]], "Kris Croes": [0, ["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", 6, "dac", 1998]], "Sven Wuytack": [0, ["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", 6, "dac", 1998]], "Gjalt G. de Jong": [0, ["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", 6, "dac", 1998]], "Francky Catthoor": [0, ["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", 6, "dac", 1998]], "Diederik Verkest": [0, ["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", 6, "dac", 1998]], "Paul Six": [0, ["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", 6, "dac", 1998]], "Hugo De Man": [0, ["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", 6, "dac", 1998]], "Ireneusz Karkowski": [0, ["Design Space Exploration Algorithm for Heterogeneous Multi-Processor Embedded System Design", ["Ireneusz Karkowski", "Henk Corporaal"], "https://doi.org/10.1145/277044.277060", 6, "dac", 1998]], "Henk Corporaal": [0, ["Design Space Exploration Algorithm for Heterogeneous Multi-Processor Embedded System Design", ["Ireneusz Karkowski", "Henk Corporaal"], "https://doi.org/10.1145/277044.277060", 6, "dac", 1998]], "Pai H. Chou": [0, ["Modal Processes: Towards Enhanced Retargetability Through Control Composition of Distributed Embedded Systems", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/277044.277061", 6, "dac", 1998]], "Gaetano Borriello": [0, ["Modal Processes: Towards Enhanced Retargetability Through Control Composition of Distributed Embedded Systems", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/277044.277061", 6, "dac", 1998], ["A Geographically Distributed Framework for Embedded System Design and Validation", ["Ken Hines", "Gaetano Borriello"], "https://doi.org/10.1145/277044.277075", 6, "dac", 1998], ["Making Complex Timing Relationships Readable: Presburger Formula Simplicication Using Don't Cares", ["Tod Amon", "Gaetano Borriello", "Jiwen Liu"], "https://doi.org/10.1145/277044.277198", 5, "dac", 1998]], "Kenneth L. Shepard": [0, ["Design Methodologies for Noise in Digital Integrated Circuits", ["Kenneth L. Shepard"], "https://doi.org/10.1145/277044.277062", 6, "dac", 1998], ["Taming Noise in Deep Submicron Digital Integrated Circuits (Panel)", ["N. S. Nagaraj", "Kenneth L. Shepard", "Takahide Inone"], "https://doi.org/10.1145/277044.277064", 2, "dac", 1998]], "N. S. Nagaraj": [0, ["Taming Noise in Deep Submicron Digital Integrated Circuits (Panel)", ["N. S. Nagaraj", "Kenneth L. Shepard", "Takahide Inone"], "https://doi.org/10.1145/277044.277064", 2, "dac", 1998], ["A Practical Approach to Static Signal Electromigration Analysis", ["N. S. Nagaraj", "Frank Cano", "Haldun Haznedar", "Duane Young"], "https://doi.org/10.1145/277044.277195", 6, "dac", 1998]], "Takahide Inone": [0, ["Taming Noise in Deep Submicron Digital Integrated Circuits (Panel)", ["N. S. Nagaraj", "Kenneth L. Shepard", "Takahide Inone"], "https://doi.org/10.1145/277044.277064", 2, "dac", 1998]], "Ganesh Lakshminarayana": [0, ["FACT: A Framework for the Application of Throughput and Power Optimizing Transformations to Control-Flow Intensive Behavioral Descriptions", ["Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277066", 6, "dac", 1998], ["Incorporating Speculative Execution into Scheduling of Control-Flow Intensive Behavioral Descriptions", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277067", 6, "dac", 1998], ["Synthesis of Power-Optimized and Area-Optimized Circuits from Hierarchical Behavioral Descriptions", ["Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277167", 6, "dac", 1998]], "Niraj K. Jha": [0, ["FACT: A Framework for the Application of Throughput and Power Optimizing Transformations to Control-Flow Intensive Behavioral Descriptions", ["Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277066", 6, "dac", 1998], ["Incorporating Speculative Execution into Scheduling of Control-Flow Intensive Behavioral Descriptions", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277067", 6, "dac", 1998], ["Synthesis of Power-Optimized and Area-Optimized Circuits from Hierarchical Behavioral Descriptions", ["Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277167", 6, "dac", 1998], ["A Fast and Low Cost Testing Technique for Core-Based System-on-Chip", ["Indradeep Ghosh", "Sujit Dey", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277190", 6, "dac", 1998], ["A BIST Scheme for RTL Controller-Data Paths Based on Symbolic Testability Analysis", ["Indradeep Ghosh", "Niraj K. Jha", "Sudipta Bhawmik"], "https://doi.org/10.1145/277044.277192", 6, "dac", 1998]], "Anand Raghunathan": [0, ["Incorporating Speculative Execution into Scheduling of Control-Flow Intensive Behavioral Descriptions", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277067", 6, "dac", 1998]], "Shantanu Tarafdar": [0, ["The DT-Model: High-Level Synthesis Using Data Transfers", ["Shantanu Tarafdar", "Miriam Leeser"], "https://doi.org/10.1145/277044.277069", 4, "dac", 1998]], "Miriam Leeser": [0, ["The DT-Model: High-Level Synthesis Using Data Transfers", ["Shantanu Tarafdar", "Miriam Leeser"], "https://doi.org/10.1145/277044.277069", 4, "dac", 1998]], "Moonwook Oh": [0.9999029040336609, ["Rate Optimal VLSI Design from Data Flow Graph", ["Moonwook Oh", "Soonhoi Ha"], "", 4, "dac", 1998]], "Soonhoi Ha": [1, ["Rate Optimal VLSI Design from Data Flow Graph", ["Moonwook Oh", "Soonhoi Ha"], "", 4, "dac", 1998]], "Ralph H. J. M. Otten": [0, ["Planning for Performance", ["Ralph H. J. M. Otten", "Robert K. Brayton"], "https://doi.org/10.1145/277044.277071", 6, "dac", 1998]], "Robert K. Brayton": [0, ["Planning for Performance", ["Ralph H. J. M. Otten", "Robert K. Brayton"], "https://doi.org/10.1145/277044.277071", 6, "dac", 1998], ["Delay-Optimal Technology Mapping by DAG Covering", ["Yuji Kukimoto", "Robert K. Brayton", "Prashant Sawkar"], "https://doi.org/10.1145/277044.277142", 4, "dac", 1998], ["Hierarchical Functional Timing Analysis", ["Yuji Kukimoto", "Robert K. Brayton"], "https://doi.org/10.1145/277044.277197", 6, "dac", 1998]], "Amir H. Salek": [0, ["A DSM Design Flow: Putting Floorplanning, Technology-Napping, and Gate-Placement Together", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/277044.277072", 7, "dac", 1998]], "Jinan Lou": [0, ["A DSM Design Flow: Putting Floorplanning, Technology-Napping, and Gate-Placement Together", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/277044.277072", 7, "dac", 1998]], "Massoud Pedram": [0, ["A DSM Design Flow: Putting Floorplanning, Technology-Napping, and Gate-Placement Together", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/277044.277072", 7, "dac", 1998], ["Multi-Pad Power/Ground Network Design for Uniform Distribution of Ground Bounce", ["Jaewon Oh", "Massoud Pedram"], "https://doi.org/10.1145/277044.277128", 4, "dac", 1998], ["Maximum Power Estimation Using the Limiting Distributions of Extreme Order Statistics", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/277044.277217", 6, "dac", 1998]], "Peter R. Sutton": [0, ["Framework Encapsulations: A New Approach to CAD Tool Interoperability", ["Peter R. Sutton", "Stephen W. Director"], "https://doi.org/10.1145/277044.277074", 6, "dac", 1998]], "Stephen W. Director": [0, ["Framework Encapsulations: A New Approach to CAD Tool Interoperability", ["Peter R. Sutton", "Stephen W. Director"], "https://doi.org/10.1145/277044.277074", 6, "dac", 1998]], "Ken Hines": [0, ["A Geographically Distributed Framework for Embedded System Design and Validation", ["Ken Hines", "Gaetano Borriello"], "https://doi.org/10.1145/277044.277075", 6, "dac", 1998]], "Francis L. Chan": [0, ["WELD - An Environment for Web-based Electronic Design", ["Francis L. Chan", "Mark D. Spiller", "A. Richard Newton"], "https://doi.org/10.1145/277044.277077", 6, "dac", 1998]], "Mark D. Spiller": [0, ["WELD - An Environment for Web-based Electronic Design", ["Francis L. Chan", "Mark D. Spiller", "A. Richard Newton"], "https://doi.org/10.1145/277044.277077", 6, "dac", 1998]], "Farzan Fallah": [0, ["OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification", ["Farzan Fallah", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/277044.277078", 6, "dac", 1998], ["Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability", ["Farzan Fallah", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/277044.277187", 6, "dac", 1998]], "Srinivas Devadas": [0, ["OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification", ["Farzan Fallah", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/277044.277078", 6, "dac", 1998], ["Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator", ["Silvina Hanono", "Srinivas Devadas"], "https://doi.org/10.1145/277044.277184", 6, "dac", 1998], ["Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability", ["Farzan Fallah", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/277044.277187", 6, "dac", 1998]], "Kurt Keutzer": [0, ["OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification", ["Farzan Fallah", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/277044.277078", 6, "dac", 1998], ["Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability", ["Farzan Fallah", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/277044.277187", 6, "dac", 1998]], "Raanan Grinwald": [0, ["User Defined Coverage - A Tool Supported Methodology for Design Verification", ["Raanan Grinwald", "Eran Harel", "Michael Orgad", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/277044.277081", 6, "dac", 1998]], "Eran Harel": [0, ["User Defined Coverage - A Tool Supported Methodology for Design Verification", ["Raanan Grinwald", "Eran Harel", "Michael Orgad", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/277044.277081", 6, "dac", 1998]], "Michael Orgad": [0, ["User Defined Coverage - A Tool Supported Methodology for Design Verification", ["Raanan Grinwald", "Eran Harel", "Michael Orgad", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/277044.277081", 6, "dac", 1998]], "Shmuel Ur": [0, ["User Defined Coverage - A Tool Supported Methodology for Design Verification", ["Raanan Grinwald", "Eran Harel", "Michael Orgad", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/277044.277081", 6, "dac", 1998]], "Avi Ziv": [0, ["User Defined Coverage - A Tool Supported Methodology for Design Verification", ["Raanan Grinwald", "Eran Harel", "Michael Orgad", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/277044.277081", 6, "dac", 1998], ["Design Reliability - Estimation through Statistical Analysis of Bug Discovery Data", ["Yossi Malka", "Avi Ziv"], "https://doi.org/10.1145/277044.277209", 6, "dac", 1998]], "Joshua Marantz": [0, ["Enhanced Visibility and Performance in Functional Verification by Reconstruction", ["Joshua Marantz"], "https://doi.org/10.1145/277044.277083", 6, "dac", 1998]], "Namseung Kim": [0.9996858686208725, ["Virtual Chip: Making Functional Models Work on Real Target Systems", ["Namseung Kim", "Hoon Choi", "Seungjong Lee", "Seungwang Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277084", 4, "dac", 1998]], "Hoon Choi": [0.5669018998742104, ["Virtual Chip: Making Functional Models Work on Real Target Systems", ["Namseung Kim", "Hoon Choi", "Seungjong Lee", "Seungwang Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277084", 4, "dac", 1998]], "Seungjong Lee": [0.9996034353971481, ["Virtual Chip: Making Functional Models Work on Real Target Systems", ["Namseung Kim", "Hoon Choi", "Seungjong Lee", "Seungwang Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277084", 4, "dac", 1998]], "Seungwang Lee": [0.9992879182100296, ["Virtual Chip: Making Functional Models Work on Real Target Systems", ["Namseung Kim", "Hoon Choi", "Seungjong Lee", "Seungwang Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277084", 4, "dac", 1998]], "In-Cheol Park": [0.9998304396867752, ["Virtual Chip: Making Functional Models Work on Real Target Systems", ["Namseung Kim", "Hoon Choi", "Seungjong Lee", "Seungwang Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277084", 4, "dac", 1998], ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Chong-Min Kyung": [0.5, ["Virtual Chip: Making Functional Models Work on Real Target Systems", ["Namseung Kim", "Hoon Choi", "Seungjong Lee", "Seungwang Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277084", 4, "dac", 1998], ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Peter Heller": [0, ["Hardware/Software Co-Design: The Next Embedded System Design Challenge (Panel)", ["Peter Heller"], "https://doi.org/10.1145/277044.277086", 2, "dac", 1998]], "Inki Hong": [0.9229426383972168, ["Power Optimization of Variable Voltage Core-Based Systems", ["Inki Hong", "Darko Kirovski", "Gang Qu", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/277044.277088", 6, "dac", 1998]], "Darko Kirovski": [0, ["Power Optimization of Variable Voltage Core-Based Systems", ["Inki Hong", "Darko Kirovski", "Gang Qu", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/277044.277088", 6, "dac", 1998], ["Efficient Coloring of a Large Spectrum of Graphs", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/277044.277165", 6, "dac", 1998]], "Gang Qu": [0, ["Power Optimization of Variable Voltage Core-Based Systems", ["Inki Hong", "Darko Kirovski", "Gang Qu", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/277044.277088", 6, "dac", 1998]], "Miodrag Potkonjak": [0, ["Power Optimization of Variable Voltage Core-Based Systems", ["Inki Hong", "Darko Kirovski", "Gang Qu", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/277044.277088", 6, "dac", 1998], ["A Methodology for Guided Behavioral-Level Optimization", ["Lisa M. Guerra", "Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1145/277044.277134", 6, "dac", 1998], ["Media Architecture: General Purpose vs. Multiple Application-Specific Programmable Processor", ["Chunho Lee", "Johnson Kin", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1145/277044.277136", 6, "dac", 1998], ["Efficient Coloring of a Large Spectrum of Graphs", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/277044.277165", 6, "dac", 1998], ["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", 6, "dac", 1998], ["Robust IP Watermarking Methodologies for Physical Design", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", 6, "dac", 1998]], "Mani B. Srivastava": [0, ["Power Optimization of Variable Voltage Core-Based Systems", ["Inki Hong", "Darko Kirovski", "Gang Qu", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/277044.277088", 6, "dac", 1998]], "Giuseppe A. Paleologo": [0, ["Policy Optimization for Dynamic Power Management", ["Giuseppe A. Paleologo", "Luca Benini", "Alessandro Bogliolo", "Giovanni De Micheli"], "https://doi.org/10.1145/277044.277094", 6, "dac", 1998]], "Luca Benini": [0, ["Policy Optimization for Dynamic Power Management", ["Giuseppe A. Paleologo", "Luca Benini", "Alessandro Bogliolo", "Giovanni De Micheli"], "https://doi.org/10.1145/277044.277094", 6, "dac", 1998], ["In-Place Power Optimization for LUT-Based FPGAs", ["Balakrishna Kumthekar", "Luca Benini", "Enrico Macii", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277224", 4, "dac", 1998], ["Computational Kernels and their Application to Sequential Power Optimization", ["Luca Benini", "Giovanni De Micheli", "Antonio Lioy", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/277044.277237", 6, "dac", 1998]], "Alessandro Bogliolo": [0, ["Policy Optimization for Dynamic Power Management", ["Giuseppe A. Paleologo", "Luca Benini", "Alessandro Bogliolo", "Giovanni De Micheli"], "https://doi.org/10.1145/277044.277094", 6, "dac", 1998]], "Yanbing Li": [0, ["A Framework for Estimation and Minimizing Energy Dissipation of Embedded HW/SW Systems", ["Yanbing Li", "Jorg Henkel"], "https://doi.org/10.1145/277044.277097", 6, "dac", 1998]], "Jorg Henkel": [0, ["A Framework for Estimation and Minimizing Energy Dissipation of Embedded HW/SW Systems", ["Yanbing Li", "Jorg Henkel"], "https://doi.org/10.1145/277044.277097", 6, "dac", 1998]], "Peixin Zhong": [0, ["Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability", ["Peixin Zhong", "Pranav Ashar", "Sharad Malik", "Margaret Martonosi"], "https://doi.org/10.1145/277044.277098", 6, "dac", 1998]], "Pranav Ashar": [0, ["Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability", ["Peixin Zhong", "Pranav Ashar", "Sharad Malik", "Margaret Martonosi"], "https://doi.org/10.1145/277044.277098", 6, "dac", 1998]], "Sharad Malik": [0, ["Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability", ["Peixin Zhong", "Pranav Ashar", "Sharad Malik", "Margaret Martonosi"], "https://doi.org/10.1145/277044.277098", 6, "dac", 1998]], "Margaret Martonosi": [0, ["Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability", ["Peixin Zhong", "Pranav Ashar", "Sharad Malik", "Margaret Martonosi"], "https://doi.org/10.1145/277044.277098", 6, "dac", 1998]], "Rolf Drechsler": [0, ["Fast Exact Minimization of BDDs", ["Rolf Drechsler", "Nicole Drechsler", "Wolfgang Gunther"], "https://doi.org/10.1145/277044.277099", 6, "dac", 1998]], "Nicole Drechsler": [0, ["Fast Exact Minimization of BDDs", ["Rolf Drechsler", "Nicole Drechsler", "Wolfgang Gunther"], "https://doi.org/10.1145/277044.277099", 6, "dac", 1998]], "Wolfgang Gunther": [0, ["Fast Exact Minimization of BDDs", ["Rolf Drechsler", "Nicole Drechsler", "Wolfgang Gunther"], "https://doi.org/10.1145/277044.277099", 6, "dac", 1998]], "Uwe Hinsberger": [0, ["Boolean Matching for Large Libraries", ["Uwe Hinsberger", "Reiner Kolla"], "https://doi.org/10.1145/277044.277100", 6, "dac", 1998]], "Reiner Kolla": [0, ["Boolean Matching for Large Libraries", ["Uwe Hinsberger", "Reiner Kolla"], "https://doi.org/10.1145/277044.277100", 6, "dac", 1998]], "Weiping Shi": [0, ["A Fast Hierarchical Algorithm for 3-D Capacitance Extraction", ["Weiping Shi", "Jianguo Liu", "Naveen Kakani", "Tiejun Yu"], "https://doi.org/10.1145/277044.277101", 6, "dac", 1998]], "Jianguo Liu": [0, ["A Fast Hierarchical Algorithm for 3-D Capacitance Extraction", ["Weiping Shi", "Jianguo Liu", "Naveen Kakani", "Tiejun Yu"], "https://doi.org/10.1145/277044.277101", 6, "dac", 1998]], "Naveen Kakani": [0, ["A Fast Hierarchical Algorithm for 3-D Capacitance Extraction", ["Weiping Shi", "Jianguo Liu", "Naveen Kakani", "Tiejun Yu"], "https://doi.org/10.1145/277044.277101", 6, "dac", 1998]], "Tiejun Yu": [6.954615673748776e-05, ["A Fast Hierarchical Algorithm for 3-D Capacitance Extraction", ["Weiping Shi", "Jianguo Liu", "Naveen Kakani", "Tiejun Yu"], "https://doi.org/10.1145/277044.277101", 6, "dac", 1998]], "E. Aykut Dengi": [0, ["Boundary Element Method Macromodels for 2-D Hierachical Capacitance Extraction", ["E. Aykut Dengi", "Ronald A. Rohrer"], "https://doi.org/10.1145/277044.277102", 6, "dac", 1998]], "Ronald A. Rohrer": [0, ["Boundary Element Method Macromodels for 2-D Hierachical Capacitance Extraction", ["E. Aykut Dengi", "Ronald A. Rohrer"], "https://doi.org/10.1145/277044.277102", 6, "dac", 1998]], "Jinsong Zhao": [0, ["Efficient Three-Dimensional Extraction Based on Static and Full-Wave Layered Green's Functions", ["Jinsong Zhao", "Wayne Wei-Ming Dai", "Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/277044.277103", 6, "dac", 1998]], "Wayne Wei-Ming Dai": [0, ["Efficient Three-Dimensional Extraction Based on Static and Full-Wave Layered Green's Functions", ["Jinsong Zhao", "Wayne Wei-Ming Dai", "Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/277044.277103", 6, "dac", 1998]], "Sharad Kapur": [0, ["Efficient Three-Dimensional Extraction Based on Static and Full-Wave Layered Green's Functions", ["Jinsong Zhao", "Wayne Wei-Ming Dai", "Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/277044.277103", 6, "dac", 1998], ["Tools and Methodology for RF IC Design", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", 7, "dac", 1998]], "David E. Long": [0, ["Efficient Three-Dimensional Extraction Based on Static and Full-Wave Layered Green's Functions", ["Jinsong Zhao", "Wayne Wei-Ming Dai", "Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/277044.277103", 6, "dac", 1998], ["Tools and Methodology for RF IC Design", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", 7, "dac", 1998]], "Nevine Nassif": [0, ["Robust Elmore Delay Models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor", ["Nevine Nassif", "Madhav P. Desai", "Dale H. Hall"], "https://doi.org/10.1145/277044.277104", 6, "dac", 1998]], "Madhav P. Desai": [0, ["Robust Elmore Delay Models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor", ["Nevine Nassif", "Madhav P. Desai", "Dale H. Hall"], "https://doi.org/10.1145/277044.277104", 6, "dac", 1998]], "Dale H. Hall": [0, ["Robust Elmore Delay Models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor", ["Nevine Nassif", "Madhav P. Desai", "Dale H. Hall"], "https://doi.org/10.1145/277044.277104", 6, "dac", 1998]], "Robert M. McGraw": [0, ["A Top-Down Design Environment for Developing Pipelined Datapaths", ["Robert M. McGraw", "James H. Aylor", "Robert H. Klenke"], "https://doi.org/10.1145/277044.277105", 6, "dac", 1998]], "James H. Aylor": [0, ["A Top-Down Design Environment for Developing Pipelined Datapaths", ["Robert M. McGraw", "James H. Aylor", "Robert H. Klenke"], "https://doi.org/10.1145/277044.277105", 6, "dac", 1998]], "Robert H. Klenke": [0, ["A Top-Down Design Environment for Developing Pipelined Datapaths", ["Robert M. McGraw", "James H. Aylor", "Robert H. Klenke"], "https://doi.org/10.1145/277044.277105", 6, "dac", 1998]], "Rita Yu Chen": [0, ["Validation of an Architectural Level Power Analysis Technique", ["Rita Yu Chen", "Robert Michael Owens", "Mary Jane Irwin", "Raminder Singh Bajwa"], "https://doi.org/10.1145/277044.277106", 4, "dac", 1998]], "Robert Michael Owens": [0, ["Validation of an Architectural Level Power Analysis Technique", ["Rita Yu Chen", "Robert Michael Owens", "Mary Jane Irwin", "Raminder Singh Bajwa"], "https://doi.org/10.1145/277044.277106", 4, "dac", 1998]], "Mary Jane Irwin": [0, ["Validation of an Architectural Level Power Analysis Technique", ["Rita Yu Chen", "Robert Michael Owens", "Mary Jane Irwin", "Raminder Singh Bajwa"], "https://doi.org/10.1145/277044.277106", 4, "dac", 1998]], "Raminder Singh Bajwa": [0, ["Validation of an Architectural Level Power Analysis Technique", ["Rita Yu Chen", "Robert Michael Owens", "Mary Jane Irwin", "Raminder Singh Bajwa"], "https://doi.org/10.1145/277044.277106", 4, "dac", 1998]], "Toshihiro Hattori": [0, ["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", 4, "dac", 1998]], "Yusuke Nitta": [0, ["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", 4, "dac", 1998]], "Mitsuho Seki": [0, ["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", 4, "dac", 1998]], "Susumu Narita": [0, ["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", 4, "dac", 1998]], "Kunio Uchiyama": [0, ["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", 4, "dac", 1998]], "Tsuyoshi Takahashi": [0, ["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", 4, "dac", 1998]], "Ryuichi Satomura": [0, ["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", 4, "dac", 1998]], "Stephan Ohr": [0, ["How Much Analog Does a Designer Need to Know for Successful Mixed-Signal Design? (Panel)", ["Stephan Ohr"], "https://doi.org/10.1145/277044.277112", 0, "dac", 1998]], "Gustavo de Veciana": [0, ["Hierarchical Algorithms for Assessing Probabilistic Constraints on System Performance", ["Gustavo de Veciana", "Margarida F. Jacome", "J.-H. Guo"], "https://doi.org/10.1145/277044.277113", 6, "dac", 1998]], "Margarida F. Jacome": [0, ["Hierarchical Algorithms for Assessing Probabilistic Constraints on System Performance", ["Gustavo de Veciana", "Margarida F. Jacome", "J.-H. Guo"], "https://doi.org/10.1145/277044.277113", 6, "dac", 1998]], "J.-H. Guo": [0, ["Hierarchical Algorithms for Assessing Probabilistic Constraints on System Performance", ["Gustavo de Veciana", "Margarida F. Jacome", "J.-H. Guo"], "https://doi.org/10.1145/277044.277113", 6, "dac", 1998]], "Asawaree Kalavade": [0, ["A Tool for Performance Estimation of Networked Embedded End-systems", ["Asawaree Kalavade", "Pratyush Moghe"], "https://doi.org/10.1145/277044.277116", 6, "dac", 1998]], "Pratyush Moghe": [0, ["A Tool for Performance Estimation of Networked Embedded End-systems", ["Asawaree Kalavade", "Pratyush Moghe"], "https://doi.org/10.1145/277044.277116", 6, "dac", 1998]], "Ali Dasdan": [0, ["Rate Derivation and Its Applications to Reactive, Real-Time Embedded Systems", ["Ali Dasdan", "Dinesh Ramanathan", "Rajesh K. Gupta"], "https://doi.org/10.1145/277044.277118", 6, "dac", 1998]], "Dinesh Ramanathan": [0, ["Rate Derivation and Its Applications to Reactive, Real-Time Embedded Systems", ["Ali Dasdan", "Dinesh Ramanathan", "Rajesh K. Gupta"], "https://doi.org/10.1145/277044.277118", 6, "dac", 1998]], "Rajesh K. Gupta": [0, ["Rate Derivation and Its Applications to Reactive, Real-Time Embedded Systems", ["Ali Dasdan", "Dinesh Ramanathan", "Rajesh K. Gupta"], "https://doi.org/10.1145/277044.277118", 6, "dac", 1998]], "Hans Eisenmann": [0, ["Generic Global Placement and Floorplanning", ["Hans Eisenmann", "Frank M. Johannes"], "https://doi.org/10.1145/277044.277119", 6, "dac", 1998]], "Frank M. Johannes": [0, ["Generic Global Placement and Floorplanning", ["Hans Eisenmann", "Frank M. Johannes"], "https://doi.org/10.1145/277044.277119", 6, "dac", 1998]], "Phiroze N. Parakh": [0, ["Congestion Driven Quadratic Placement", ["Phiroze N. Parakh", "Richard B. Brown", "Karem A. Sakallah"], "https://doi.org/10.1145/277044.277121", 4, "dac", 1998]], "Richard B. Brown": [0, ["Congestion Driven Quadratic Placement", ["Phiroze N. Parakh", "Richard B. Brown", "Karem A. Sakallah"], "https://doi.org/10.1145/277044.277121", 4, "dac", 1998]], "Karem A. Sakallah": [0, ["Congestion Driven Quadratic Placement", ["Phiroze N. Parakh", "Richard B. Brown", "Karem A. Sakallah"], "https://doi.org/10.1145/277044.277121", 4, "dac", 1998], ["M32: A Constructive multilevel Logic Synthesis System", ["Victor N. Kravets", "Karem A. Sakallah"], "https://doi.org/10.1145/277044.277140", 6, "dac", 1998]], "Maogang Wang": [0.02582751028239727, ["Potential-NRG: Placement with Incomplete Data", ["Maogang Wang", "Prithviraj Banerjee", "Majid Sarrafzadeh"], "https://doi.org/10.1145/277044.277123", 4, "dac", 1998]], "Prithviraj Banerjee": [0, ["Potential-NRG: Placement with Incomplete Data", ["Maogang Wang", "Prithviraj Banerjee", "Majid Sarrafzadeh"], "https://doi.org/10.1145/277044.277123", 4, "dac", 1998], ["An Implicit Algorithm for Finding Steady States and its Application to FSM Verification", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/277044.277203", 4, "dac", 1998], ["Parallel Algorithms for Power Estimation", ["Victor Kim", "Prithviraj Banerjee"], "https://doi.org/10.1145/277044.277215", 6, "dac", 1998]], "Majid Sarrafzadeh": [0, ["Potential-NRG: Placement with Incomplete Data", ["Maogang Wang", "Prithviraj Banerjee", "Majid Sarrafzadeh"], "https://doi.org/10.1145/277044.277123", 4, "dac", 1998]], "Wen-Jong Fang": [0, ["Performance-Driven Multi-FPGA Partitioning Using Functional Clustering and Replication", ["Wen-Jong Fang", "Allen C.-H. Wu"], "https://doi.org/10.1145/277044.277125", 4, "dac", 1998]], "Allen C.-H. Wu": [1.6829647050964347e-10, ["Performance-Driven Multi-FPGA Partitioning Using Functional Clustering and Replication", ["Wen-Jong Fang", "Allen C.-H. Wu"], "https://doi.org/10.1145/277044.277125", 4, "dac", 1998]], "Jaewon Oh": [0.8390700072050095, ["Multi-Pad Power/Ground Network Design for Uniform Distribution of Ground Bounce", ["Jaewon Oh", "Massoud Pedram"], "https://doi.org/10.1145/277044.277128", 4, "dac", 1998]], "Tong Li": [0, ["Layout Extraction and Verification Methodology CMOS I/O Circuits", ["Tong Li", "Sung-Mo Kang"], "https://doi.org/10.1145/277044.277129", 6, "dac", 1998]], "Sung-Mo Kang": [0.8804953843355179, ["Layout Extraction and Verification Methodology CMOS I/O Circuits", ["Tong Li", "Sung-Mo Kang"], "https://doi.org/10.1145/277044.277129", 6, "dac", 1998]], "Nuno Alexandre Marques": [0, ["A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects", ["Nuno Alexandre Marques", "Mattan Kamon", "Jacob White", "Luis Miguel Silveira"], "https://doi.org/10.1145/277044.277132", 6, "dac", 1998]], "Mattan Kamon": [0, ["A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects", ["Nuno Alexandre Marques", "Mattan Kamon", "Jacob White", "Luis Miguel Silveira"], "https://doi.org/10.1145/277044.277132", 6, "dac", 1998]], "Luis Miguel Silveira": [0, ["A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects", ["Nuno Alexandre Marques", "Mattan Kamon", "Jacob White", "Luis Miguel Silveira"], "https://doi.org/10.1145/277044.277132", 6, "dac", 1998]], "Byron Krauter": [0, ["Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis", ["Byron Krauter", "Sharad Mehrotra"], "https://doi.org/10.1145/277044.277133", 6, "dac", 1998]], "Sharad Mehrotra": [0, ["Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis", ["Byron Krauter", "Sharad Mehrotra"], "https://doi.org/10.1145/277044.277133", 6, "dac", 1998]], "Lisa M. Guerra": [0, ["A Methodology for Guided Behavioral-Level Optimization", ["Lisa M. Guerra", "Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1145/277044.277134", 6, "dac", 1998]], "Patrick Schaumont": [0, ["A Programming Environment for the Design of Complex High Speed ASICs", ["Patrick Schaumont", "Serge Vernalde", "Luc Rijnders", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/277044.277135", 6, "dac", 1998]], "Serge Vernalde": [0, ["A Programming Environment for the Design of Complex High Speed ASICs", ["Patrick Schaumont", "Serge Vernalde", "Luc Rijnders", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/277044.277135", 6, "dac", 1998]], "Luc Rijnders": [0, ["A Programming Environment for the Design of Complex High Speed ASICs", ["Patrick Schaumont", "Serge Vernalde", "Luc Rijnders", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/277044.277135", 6, "dac", 1998]], "Marc Engels": [0, ["A Programming Environment for the Design of Complex High Speed ASICs", ["Patrick Schaumont", "Serge Vernalde", "Luc Rijnders", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/277044.277135", 6, "dac", 1998]], "Ivo Bolsens": [0, ["A Programming Environment for the Design of Complex High Speed ASICs", ["Patrick Schaumont", "Serge Vernalde", "Luc Rijnders", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/277044.277135", 6, "dac", 1998]], "Chunho Lee": [0.5, ["Media Architecture: General Purpose vs. Multiple Application-Specific Programmable Processor", ["Chunho Lee", "Johnson Kin", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1145/277044.277136", 6, "dac", 1998]], "Johnson Kin": [0, ["Media Architecture: General Purpose vs. Multiple Application-Specific Programmable Processor", ["Chunho Lee", "Johnson Kin", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1145/277044.277136", 6, "dac", 1998]], "William H. Mangione-Smith": [0, ["Media Architecture: General Purpose vs. Multiple Application-Specific Programmable Processor", ["Chunho Lee", "Johnson Kin", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1145/277044.277136", 6, "dac", 1998], ["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", 6, "dac", 1998]], "Randal E. Bryant": [0, ["User Experience with High Level Formal Verification (Panel)", ["Randal E. Bryant", "Gerry Musgrave"], "https://doi.org/10.1145/277044.277137", 0, "dac", 1998]], "Gerry Musgrave": [0, ["User Experience with High Level Formal Verification (Panel)", ["Randal E. Bryant", "Gerry Musgrave"], "https://doi.org/10.1145/277044.277137", 0, "dac", 1998]], "David L. Dill": [0, ["What's Between Simulation and Formal Verification? (Extended Abstract)", ["David L. Dill"], "https://doi.org/10.1145/277044.277138", 2, "dac", 1998], ["Approximate Reachability with BDDs Using Overlapping Projections", ["Shankar G. Govindaraju", "David L. Dill", "Alan J. Hu", "Mark Horowitz"], "https://doi.org/10.1145/277044.277169", 6, "dac", 1998], ["A Decision Procedure for Bit-Vector Arithmetic", ["Clark W. Barrett", "David L. Dill", "Jeremy R. Levitt"], "https://doi.org/10.1145/277044.277186", 6, "dac", 1998], ["Validation with Guided Search of the State Space", ["C. Han Yang", "David L. Dill"], "https://doi.org/10.1145/277044.277201", 6, "dac", 1998]], "Jason Cong": [0, ["Optimal FPGA Mapping and Retiming with Efficient Initial State Computation", ["Jason Cong", "Chang Wu"], "https://doi.org/10.1145/277044.277139", 6, "dac", 1998], ["Performance Driven Multi-Layer General Area Routing for PCB/MCM Designs", ["Jason Cong", "Patrick H. Madden"], "https://doi.org/10.1145/277044.277144", 6, "dac", 1998], ["Delay-Optimal Technology Mapping for FPGAs with Heterogeneous LUTs", ["Jason Cong", "Songjie Xu"], "https://doi.org/10.1145/277044.277221", 4, "dac", 1998]], "Chang Wu": [0.10330939292907715, ["Optimal FPGA Mapping and Retiming with Efficient Initial State Computation", ["Jason Cong", "Chang Wu"], "https://doi.org/10.1145/277044.277139", 6, "dac", 1998]], "Victor N. Kravets": [0, ["M32: A Constructive multilevel Logic Synthesis System", ["Victor N. Kravets", "Karem A. Sakallah"], "https://doi.org/10.1145/277044.277140", 6, "dac", 1998]], "Shih-Chieh Chang": [2.970255916223685e-10, ["Efficient Boolean Division and Substitution", ["Shih-Chieh Chang", "David Ihsin Cheng"], "https://doi.org/10.1145/277044.277141", 6, "dac", 1998]], "David Ihsin Cheng": [0, ["Efficient Boolean Division and Substitution", ["Shih-Chieh Chang", "David Ihsin Cheng"], "https://doi.org/10.1145/277044.277141", 6, "dac", 1998]], "Yuji Kukimoto": [0, ["Delay-Optimal Technology Mapping by DAG Covering", ["Yuji Kukimoto", "Robert K. Brayton", "Prashant Sawkar"], "https://doi.org/10.1145/277044.277142", 4, "dac", 1998], ["Hierarchical Functional Timing Analysis", ["Yuji Kukimoto", "Robert K. Brayton"], "https://doi.org/10.1145/277044.277197", 6, "dac", 1998]], "Prashant Sawkar": [0, ["Delay-Optimal Technology Mapping by DAG Covering", ["Yuji Kukimoto", "Robert K. Brayton", "Prashant Sawkar"], "https://doi.org/10.1145/277044.277142", 4, "dac", 1998]], "David S. Kung": [2.552527564314566e-10, ["A Fast Fanout Optimization Algorithm for Near-Continuous Buffer Libraries", ["David S. Kung"], "https://doi.org/10.1145/277044.277143", 4, "dac", 1998]], "Patrick H. Madden": [0, ["Performance Driven Multi-Layer General Area Routing for PCB/MCM Designs", ["Jason Cong", "Patrick H. Madden"], "https://doi.org/10.1145/277044.277144", 6, "dac", 1998]], "Charles J. Alpert": [0, ["Buffer Insertion for Noise and Delay Optimization", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1145/277044.277145", 6, "dac", 1998]], "Anirudh Devgan": [0, ["Buffer Insertion for Noise and Delay Optimization", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1145/277044.277145", 6, "dac", 1998], ["Adjoint Transient Sensitivity Computation in Piecewise Linear Simulation", ["Tuyen V. Nguyen", "Anirudh Devgan", "Ognen J. Nastov"], "https://doi.org/10.1145/277044.277177", 6, "dac", 1998]], "Stephen T. Quay": [0, ["Buffer Insertion for Noise and Delay Optimization", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1145/277044.277145", 6, "dac", 1998]], "John Lillis": [0, ["Table-Lookup Methods for Improved Performance-Driven Routing", ["John Lillis", "Premal Buch"], "https://doi.org/10.1145/277044.277146", 6, "dac", 1998]], "Premal Buch": [0, ["Table-Lookup Methods for Improved Performance-Driven Routing", ["John Lillis", "Premal Buch"], "https://doi.org/10.1145/277044.277146", 6, "dac", 1998]], "Hai Zhou": [0, ["Global Routing with Crosstalk Constraints", ["Hai Zhou", "D. F. Wong"], "https://doi.org/10.1145/277044.277147", 4, "dac", 1998]], "D. F. Wong": [0, ["Global Routing with Crosstalk Constraints", ["Hai Zhou", "D. F. Wong"], "https://doi.org/10.1145/277044.277147", 4, "dac", 1998], ["Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs", ["Madhukar R. Korupolu", "K. K. Lee", "D. F. Wong"], "https://doi.org/10.1145/277044.277222", 4, "dac", 1998]], "Hsiao-Ping Tseng": [0, ["Timing and Crosstalk Driven Area Routing", ["Hsiao-Ping Tseng", "Louis Scheffer", "Carl Sechen"], "https://doi.org/10.1145/277044.277148", 4, "dac", 1998]], "Louis Scheffer": [0, ["Timing and Crosstalk Driven Area Routing", ["Hsiao-Ping Tseng", "Louis Scheffer", "Carl Sechen"], "https://doi.org/10.1145/277044.277148", 4, "dac", 1998]], "Carl Sechen": [0, ["Timing and Crosstalk Driven Area Routing", ["Hsiao-Ping Tseng", "Louis Scheffer", "Carl Sechen"], "https://doi.org/10.1145/277044.277148", 4, "dac", 1998]], "Arun N. Lokanathan": [0, ["Process Multi-Circuit Optimization", ["Arun N. Lokanathan", "Jay B. Brockman"], "https://doi.org/10.1145/277044.277149", 6, "dac", 1998]], "Jay B. Brockman": [0, ["Process Multi-Circuit Optimization", ["Arun N. Lokanathan", "Jay B. Brockman"], "https://doi.org/10.1145/277044.277149", 6, "dac", 1998]], "Rajendran Panda": [0, ["Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization", ["Rajendran Panda", "Abhijit Dharchoudhury", "Tim Edwards", "Joe Norton", "David T. Blaauw"], "https://doi.org/10.1145/277044.277150", 4, "dac", 1998], ["Design and Analysis of Power Distribution Networks in PowerPC Microprocessors", ["Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw", "Ravi Vaidyanathan", "Bogdan Tutuianu", "David Bearden"], "https://doi.org/10.1145/277044.277229", 6, "dac", 1998]], "Abhijit Dharchoudhury": [0, ["Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization", ["Rajendran Panda", "Abhijit Dharchoudhury", "Tim Edwards", "Joe Norton", "David T. Blaauw"], "https://doi.org/10.1145/277044.277150", 4, "dac", 1998], ["Design and Analysis of Power Distribution Networks in PowerPC Microprocessors", ["Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw", "Ravi Vaidyanathan", "Bogdan Tutuianu", "David Bearden"], "https://doi.org/10.1145/277044.277229", 6, "dac", 1998]], "Tim Edwards": [0, ["Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization", ["Rajendran Panda", "Abhijit Dharchoudhury", "Tim Edwards", "Joe Norton", "David T. Blaauw"], "https://doi.org/10.1145/277044.277150", 4, "dac", 1998]], "Joe Norton": [0, ["Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization", ["Rajendran Panda", "Abhijit Dharchoudhury", "Tim Edwards", "Joe Norton", "David T. Blaauw"], "https://doi.org/10.1145/277044.277150", 4, "dac", 1998]], "David T. Blaauw": [0, ["Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization", ["Rajendran Panda", "Abhijit Dharchoudhury", "Tim Edwards", "Joe Norton", "David T. Blaauw"], "https://doi.org/10.1145/277044.277150", 4, "dac", 1998], ["Design and Analysis of Power Distribution Networks in PowerPC Microprocessors", ["Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw", "Ravi Vaidyanathan", "Bogdan Tutuianu", "David Bearden"], "https://doi.org/10.1145/277044.277229", 6, "dac", 1998]], "Julian Culetu": [0, ["A Practical Repeater Insertion Method in High Speed VLSI Circuits", ["Julian Culetu", "Chaim Amir", "John MacDonald"], "https://doi.org/10.1145/277044.277151", 4, "dac", 1998]], "Chaim Amir": [0, ["A Practical Repeater Insertion Method in High Speed VLSI Circuits", ["Julian Culetu", "Chaim Amir", "John MacDonald"], "https://doi.org/10.1145/277044.277151", 4, "dac", 1998]], "John MacDonald": [0, ["A Practical Repeater Insertion Method in High Speed VLSI Circuits", ["Julian Culetu", "Chaim Amir", "John MacDonald"], "https://doi.org/10.1145/277044.277151", 4, "dac", 1998]], "Paolo Ienne": [0, ["Practical Experiences with Standard-Cell Based Datapath Design Tools: Do We Really Need Regular Layouts?", ["Paolo Ienne", "Alexander Griessing"], "https://doi.org/10.1145/277044.277152", 6, "dac", 1998]], "Alexander Griessing": [0, ["Practical Experiences with Standard-Cell Based Datapath Design Tools: Do We Really Need Regular Layouts?", ["Paolo Ienne", "Alexander Griessing"], "https://doi.org/10.1145/277044.277152", 6, "dac", 1998]], "Michael Orshansky": [0, ["A Statistical Performance Simulation Methodology for VLSI Circuits", ["Michael Orshansky", "James C. Chen", "Chenming Hu"], "https://doi.org/10.1145/277044.277153", 6, "dac", 1998]], "James C. Chen": [0, ["A Statistical Performance Simulation Methodology for VLSI Circuits", ["Michael Orshansky", "James C. Chen", "Chenming Hu"], "https://doi.org/10.1145/277044.277153", 6, "dac", 1998]], "Chenming Hu": [0, ["A Statistical Performance Simulation Methodology for VLSI Circuits", ["Michael Orshansky", "James C. Chen", "Chenming Hu"], "https://doi.org/10.1145/277044.277153", 6, "dac", 1998]], "Behzad Razavi": [0, ["RF IC Design Challenges", ["Behzad Razavi"], "https://doi.org/10.1145/277044.277154", 6, "dac", 1998]], "Al Dunlop": [0, ["Tools and Methodology for RF IC Design", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", 7, "dac", 1998]], "Peter Feldmann": [0, ["Tools and Methodology for RF IC Design", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", 7, "dac", 1998]], "Robert C. Melville": [0, ["Tools and Methodology for RF IC Design", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", 7, "dac", 1998]], "Frank Y. Yuan": [0, ["Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards", ["Frank Y. Yuan"], "https://doi.org/10.1145/277044.277164", 6, "dac", 1998]], "Taewhan Kim": [1, ["Arithmetic Optimization Using Carry-Save-Adders", ["Taewhan Kim", "William Jao", "Steven W. K. Tjiang"], "https://doi.org/10.1145/277044.277166", 6, "dac", 1998]], "William Jao": [0, ["Arithmetic Optimization Using Carry-Save-Adders", ["Taewhan Kim", "William Jao", "Steven W. K. Tjiang"], "https://doi.org/10.1145/277044.277166", 6, "dac", 1998]], "Steven W. K. Tjiang": [0, ["Arithmetic Optimization Using Carry-Save-Adders", ["Taewhan Kim", "William Jao", "Steven W. K. Tjiang"], "https://doi.org/10.1145/277044.277166", 6, "dac", 1998]], "Kavita Ravi": [0, ["Approximation and Decomposition of Binary Decision Diagrams", ["Kavita Ravi", "Kenneth L. McMillan", "Thomas R. Shiple", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277168", 6, "dac", 1998]], "Kenneth L. McMillan": [0, ["Approximation and Decomposition of Binary Decision Diagrams", ["Kavita Ravi", "Kenneth L. McMillan", "Thomas R. Shiple", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277168", 6, "dac", 1998]], "Thomas R. Shiple": [0, ["Approximation and Decomposition of Binary Decision Diagrams", ["Kavita Ravi", "Kenneth L. McMillan", "Thomas R. Shiple", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277168", 6, "dac", 1998], ["Hybrid Verification Using Saturated Simulation", ["Adnan Aziz", "James H. Kukula", "Thomas R. Shiple"], "https://doi.org/10.1145/277044.277204", 4, "dac", 1998]], "Fabio Somenzi": [0, ["Approximation and Decomposition of Binary Decision Diagrams", ["Kavita Ravi", "Kenneth L. McMillan", "Thomas R. Shiple", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277168", 6, "dac", 1998], ["In-Place Power Optimization for LUT-Based FPGAs", ["Balakrishna Kumthekar", "Luca Benini", "Enrico Macii", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277224", 4, "dac", 1998]], "Shankar G. Govindaraju": [0, ["Approximate Reachability with BDDs Using Overlapping Projections", ["Shankar G. Govindaraju", "David L. Dill", "Alan J. Hu", "Mark Horowitz"], "https://doi.org/10.1145/277044.277169", 6, "dac", 1998]], "Alan J. Hu": [0, ["Approximate Reachability with BDDs Using Overlapping Projections", ["Shankar G. Govindaraju", "David L. Dill", "Alan J. Hu", "Mark Horowitz"], "https://doi.org/10.1145/277044.277169", 6, "dac", 1998]], "Mark Horowitz": [0, ["Approximate Reachability with BDDs Using Overlapping Projections", ["Shankar G. Govindaraju", "David L. Dill", "Alan J. Hu", "Mark Horowitz"], "https://doi.org/10.1145/277044.277169", 6, "dac", 1998]], "Abelardo Pardo": [0, ["Incremental CTL Model Checking Using BDD Subsetting", ["Abelardo Pardo", "Gary D. Hachtel"], "https://doi.org/10.1145/277044.277171", 6, "dac", 1998]], "Gary D. Hachtel": [0, ["Incremental CTL Model Checking Using BDD Subsetting", ["Abelardo Pardo", "Gary D. Hachtel"], "https://doi.org/10.1145/277044.277171", 6, "dac", 1998]], "Rony Kay": [0, ["PRIMO: Probability Interpretation of Moments for Delay Calculation", ["Rony Kay", "Lawrence T. Pileggi"], "https://doi.org/10.1145/277044.277172", 6, "dac", 1998]], "Lawrence T. Pileggi": [0, ["PRIMO: Probability Interpretation of Moments for Delay Calculation", ["Rony Kay", "Lawrence T. Pileggi"], "https://doi.org/10.1145/277044.277172", 6, "dac", 1998], ["ftd: An Exact Frequency to Time Domain Conversion for Reduced Order RLC Interconnect Models", ["Ying Liu", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/277044.277174", 4, "dac", 1998], ["TETA: Transistor-Level Engine for Timing Analysis", ["Florentin Dartu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/277044.277200", 4, "dac", 1998]], "Ying Liu": [0, ["ftd: An Exact Frequency to Time Domain Conversion for Reduced Order RLC Interconnect Models", ["Ying Liu", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/277044.277174", 4, "dac", 1998], ["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", 6, "dac", 1998]], "Andrzej J. Strojwas": [0, ["ftd: An Exact Frequency to Time Domain Conversion for Reduced Order RLC Interconnect Models", ["Ying Liu", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/277044.277174", 4, "dac", 1998]], "Fang-Jou Liu": [0, ["Extending Moment Computation to 2-Port Circuit Representations", ["Fang-Jou Liu", "Chung-Kuan Cheng"], "https://doi.org/10.1145/277044.277176", 4, "dac", 1998]], "Chung-Kuan Cheng": [0, ["Extending Moment Computation to 2-Port Circuit Representations", ["Fang-Jou Liu", "Chung-Kuan Cheng"], "https://doi.org/10.1145/277044.277176", 4, "dac", 1998]], "Tuyen V. Nguyen": [0, ["Adjoint Transient Sensitivity Computation in Piecewise Linear Simulation", ["Tuyen V. Nguyen", "Anirudh Devgan", "Ognen J. Nastov"], "https://doi.org/10.1145/277044.277177", 6, "dac", 1998]], "Ognen J. Nastov": [0, ["Adjoint Transient Sensitivity Computation in Piecewise Linear Simulation", ["Tuyen V. Nguyen", "Anirudh Devgan", "Ognen J. Nastov"], "https://doi.org/10.1145/277044.277177", 6, "dac", 1998]], "Kimiyoshi Usami": [0, ["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", 6, "dac", 1998]], "Mutsunori Igarashi": [0, ["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", 6, "dac", 1998]], "Takashi Ishikawa": [0, ["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", 6, "dac", 1998]], "Masahiro Kanazawa": [0, ["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", 6, "dac", 1998]], "Masafumi Takahashi": [0, ["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", 6, "dac", 1998]], "Mototsugu Hamada": [0, ["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", 6, "dac", 1998]], "Hideho Arakida": [0, ["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", 6, "dac", 1998]], "Toshihiro Terazawa": [0, ["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", 6, "dac", 1998]], "Tadahiro Kuroda": [0, ["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", 6, "dac", 1998]], "Liqiong Wei": [0, ["Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits", ["Liqiong Wei", "Zhanping Chen", "Mark Johnson", "Kaushik Roy", "Vivek De"], "https://doi.org/10.1145/277044.277179", 6, "dac", 1998]], "Zhanping Chen": [0, ["Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits", ["Liqiong Wei", "Zhanping Chen", "Mark Johnson", "Kaushik Roy", "Vivek De"], "https://doi.org/10.1145/277044.277179", 6, "dac", 1998], ["A Power Macromodeling Technique Based on Power Sensitivity", ["Zhanping Chen", "Kaushik Roy"], "https://doi.org/10.1145/277044.277216", 6, "dac", 1998]], "Mark Johnson": [0, ["Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits", ["Liqiong Wei", "Zhanping Chen", "Mark Johnson", "Kaushik Roy", "Vivek De"], "https://doi.org/10.1145/277044.277179", 6, "dac", 1998]], "Kaushik Roy": [0, ["Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits", ["Liqiong Wei", "Zhanping Chen", "Mark Johnson", "Kaushik Roy", "Vivek De"], "https://doi.org/10.1145/277044.277179", 6, "dac", 1998], ["A Power Macromodeling Technique Based on Power Sensitivity", ["Zhanping Chen", "Kaushik Roy"], "https://doi.org/10.1145/277044.277216", 6, "dac", 1998]], "Vivek De": [0, ["Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits", ["Liqiong Wei", "Zhanping Chen", "Mark Johnson", "Kaushik Roy", "Vivek De"], "https://doi.org/10.1145/277044.277179", 6, "dac", 1998]], "James Kao": [0, ["MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns", ["James Kao", "Siva Narendra", "Anantha Chandrakasan"], "https://doi.org/10.1145/277044.277180", 6, "dac", 1998]], "Siva Narendra": [0, ["MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns", ["James Kao", "Siva Narendra", "Anantha Chandrakasan"], "https://doi.org/10.1145/277044.277180", 6, "dac", 1998]], "Anantha Chandrakasan": [0, ["MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns", ["James Kao", "Siva Narendra", "Anantha Chandrakasan"], "https://doi.org/10.1145/277044.277180", 6, "dac", 1998]], "Bill Lin": [0, ["Software Synthesis of Process-Based Concurrent Programs", ["Bill Lin"], "https://doi.org/10.1145/277044.277182", 4, "dac", 1998]], "Youpyo Hong": [0.8474548161029816, ["Don't Care-Based BDD Minimization for Embedded Software", ["Youpyo Hong", "Peter A. Beerel", "Luciano Lavagno", "Ellen Sentovich"], "https://doi.org/10.1145/277044.277183", 4, "dac", 1998]], "Peter A. Beerel": [0, ["Don't Care-Based BDD Minimization for Embedded Software", ["Youpyo Hong", "Peter A. Beerel", "Luciano Lavagno", "Ellen Sentovich"], "https://doi.org/10.1145/277044.277183", 4, "dac", 1998], ["Efficient State Classification of Finite State Markov Chains", ["Aiguo Xie", "Peter A. Beerel"], "https://doi.org/10.1145/277044.277202", 6, "dac", 1998]], "Luciano Lavagno": [0, ["Don't Care-Based BDD Minimization for Embedded Software", ["Youpyo Hong", "Peter A. Beerel", "Luciano Lavagno", "Ellen Sentovich"], "https://doi.org/10.1145/277044.277183", 4, "dac", 1998], ["A Case Study in Embedded System Design: An Engine Control Unit", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", 4, "dac", 1998]], "Ellen Sentovich": [0, ["Don't Care-Based BDD Minimization for Embedded Software", ["Youpyo Hong", "Peter A. Beerel", "Luciano Lavagno", "Ellen Sentovich"], "https://doi.org/10.1145/277044.277183", 4, "dac", 1998]], "Silvina Hanono": [0, ["Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator", ["Silvina Hanono", "Srinivas Devadas"], "https://doi.org/10.1145/277044.277184", 6, "dac", 1998]], "Haris Lekatsas": [0, ["Code Compression for Embedded Systems", ["Haris Lekatsas", "Wayne H. Wolf"], "https://doi.org/10.1145/277044.277185", 6, "dac", 1998]], "Wayne H. Wolf": [0, ["Code Compression for Embedded Systems", ["Haris Lekatsas", "Wayne H. Wolf"], "https://doi.org/10.1145/277044.277185", 6, "dac", 1998]], "Clark W. Barrett": [0, ["A Decision Procedure for Bit-Vector Arithmetic", ["Clark W. Barrett", "David L. Dill", "Jeremy R. Levitt"], "https://doi.org/10.1145/277044.277186", 6, "dac", 1998]], "Jeremy R. Levitt": [0, ["A Decision Procedure for Bit-Vector Arithmetic", ["Clark W. Barrett", "David L. Dill", "Jeremy R. Levitt"], "https://doi.org/10.1145/277044.277186", 6, "dac", 1998]], "Li-C. Wang": [9.818629041546956e-05, ["Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation", ["Li-C. Wang", "Magdy S. Abadir", "Nari Krishnamurthy"], "https://doi.org/10.1145/277044.277188", 4, "dac", 1998]], "Magdy S. Abadir": [0, ["Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation", ["Li-C. Wang", "Magdy S. Abadir", "Nari Krishnamurthy"], "https://doi.org/10.1145/277044.277188", 4, "dac", 1998]], "Nari Krishnamurthy": [0, ["Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation", ["Li-C. Wang", "Magdy S. Abadir", "Nari Krishnamurthy"], "https://doi.org/10.1145/277044.277188", 4, "dac", 1998]], "Mark Aagaard": [0, ["Combining Theorem Proving and Trajectory Evaluation in an Industrial Environment", ["Mark Aagaard", "Robert B. Jones", "Carl-Johan H. Seger"], "https://doi.org/10.1145/277044.277189", 4, "dac", 1998]], "Robert B. Jones": [0, ["Combining Theorem Proving and Trajectory Evaluation in an Industrial Environment", ["Mark Aagaard", "Robert B. Jones", "Carl-Johan H. Seger"], "https://doi.org/10.1145/277044.277189", 4, "dac", 1998]], "Carl-Johan H. Seger": [0, ["Combining Theorem Proving and Trajectory Evaluation in an Industrial Environment", ["Mark Aagaard", "Robert B. Jones", "Carl-Johan H. Seger"], "https://doi.org/10.1145/277044.277189", 4, "dac", 1998]], "Indradeep Ghosh": [0, ["A Fast and Low Cost Testing Technique for Core-Based System-on-Chip", ["Indradeep Ghosh", "Sujit Dey", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277190", 6, "dac", 1998], ["A BIST Scheme for RTL Controller-Data Paths Based on Symbolic Testability Analysis", ["Indradeep Ghosh", "Niraj K. Jha", "Sudipta Bhawmik"], "https://doi.org/10.1145/277044.277192", 6, "dac", 1998]], "Sujit Dey": [0, ["A Fast and Low Cost Testing Technique for Core-Based System-on-Chip", ["Indradeep Ghosh", "Sujit Dey", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277190", 6, "dac", 1998]], "Ishwar Parulkar": [0, ["Introducing Redundant Computations in a Behavior for Reducing BIST Resources", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/277044.277191", 6, "dac", 1998]], "Sandeep K. Gupta": [0, ["Introducing Redundant Computations in a Behavior for Reducing BIST Resources", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/277044.277191", 6, "dac", 1998]], "Melvin A. Breuer": [0, ["Introducing Redundant Computations in a Behavior for Reducing BIST Resources", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/277044.277191", 6, "dac", 1998]], "Sudipta Bhawmik": [0, ["A BIST Scheme for RTL Controller-Data Paths Based on Symbolic Testability Analysis", ["Indradeep Ghosh", "Niraj K. Jha", "Sudipta Bhawmik"], "https://doi.org/10.1145/277044.277192", 6, "dac", 1998]], "Yehea I. Ismail": [0, ["Figures of Merit to Characterize the Importance of On-Chip Inductance", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1145/277044.277193", 6, "dac", 1998]], "Eby G. Friedman": [0, ["Figures of Merit to Characterize the Importance of On-Chip Inductance", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1145/277044.277193", 6, "dac", 1998]], "Jose Luis Neves": [0, ["Figures of Merit to Characterize the Importance of On-Chip Inductance", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1145/277044.277193", 6, "dac", 1998]], "Yehia Massoud": [0, ["Layout Techniques for Minimizing On-Chip Interconnect Self Inductance", ["Yehia Massoud", "Steve S. Majors", "Tareq Bustami", "Jacob White"], "https://doi.org/10.1145/277044.277194", 6, "dac", 1998]], "Steve S. Majors": [0, ["Layout Techniques for Minimizing On-Chip Interconnect Self Inductance", ["Yehia Massoud", "Steve S. Majors", "Tareq Bustami", "Jacob White"], "https://doi.org/10.1145/277044.277194", 6, "dac", 1998]], "Tareq Bustami": [0, ["Layout Techniques for Minimizing On-Chip Interconnect Self Inductance", ["Yehia Massoud", "Steve S. Majors", "Tareq Bustami", "Jacob White"], "https://doi.org/10.1145/277044.277194", 6, "dac", 1998]], "Frank Cano": [0, ["A Practical Approach to Static Signal Electromigration Analysis", ["N. S. Nagaraj", "Frank Cano", "Haldun Haznedar", "Duane Young"], "https://doi.org/10.1145/277044.277195", 6, "dac", 1998]], "Haldun Haznedar": [0, ["A Practical Approach to Static Signal Electromigration Analysis", ["N. S. Nagaraj", "Frank Cano", "Haldun Haznedar", "Duane Young"], "https://doi.org/10.1145/277044.277195", 6, "dac", 1998]], "Duane Young": [0, ["A Practical Approach to Static Signal Electromigration Analysis", ["N. S. Nagaraj", "Frank Cano", "Haldun Haznedar", "Duane Young"], "https://doi.org/10.1145/277044.277195", 6, "dac", 1998]], "Carlos Dangelo": [0, ["Design Productivity: How To Measure It, How To Improve It (Panel)", ["Carlos Dangelo"], "https://doi.org/10.1145/277044.277196", 2, "dac", 1998]], "Tod Amon": [0, ["Making Complex Timing Relationships Readable: Presburger Formula Simplicication Using Don't Cares", ["Tod Amon", "Gaetano Borriello", "Jiwen Liu"], "https://doi.org/10.1145/277044.277198", 5, "dac", 1998]], "Jiwen Liu": [0, ["Making Complex Timing Relationships Readable: Presburger Formula Simplicication Using Don't Cares", ["Tod Amon", "Gaetano Borriello", "Jiwen Liu"], "https://doi.org/10.1145/277044.277198", 5, "dac", 1998]], "Mahadevamurty Nemani": [0, ["Delay Estimation VLSI Circuits from a High-Level View", ["Mahadevamurty Nemani", "Farid N. Najm"], "https://doi.org/10.1145/277044.277199", 4, "dac", 1998]], "Farid N. Najm": [0, ["Delay Estimation VLSI Circuits from a High-Level View", ["Mahadevamurty Nemani", "Farid N. Najm"], "https://doi.org/10.1145/277044.277199", 4, "dac", 1998]], "Florentin Dartu": [0, ["TETA: Transistor-Level Engine for Timing Analysis", ["Florentin Dartu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/277044.277200", 4, "dac", 1998]], "C. Han Yang": [0.008357409853488207, ["Validation with Guided Search of the State Space", ["C. Han Yang", "David L. Dill"], "https://doi.org/10.1145/277044.277201", 6, "dac", 1998]], "Aiguo Xie": [0, ["Efficient State Classification of Finite State Markov Chains", ["Aiguo Xie", "Peter A. Beerel"], "https://doi.org/10.1145/277044.277202", 6, "dac", 1998]], "Gagan Hasteer": [0, ["An Implicit Algorithm for Finding Steady States and its Application to FSM Verification", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/277044.277203", 4, "dac", 1998]], "Anmol Mathur": [0, ["An Implicit Algorithm for Finding Steady States and its Application to FSM Verification", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/277044.277203", 4, "dac", 1998]], "Adnan Aziz": [0, ["Hybrid Verification Using Saturated Simulation", ["Adnan Aziz", "James H. Kukula", "Thomas R. Shiple"], "https://doi.org/10.1145/277044.277204", 4, "dac", 1998], ["Hybrid Techniques for Fast Functional Simulation", ["Yufeng Luo", "Tjahjadi Wongsonegoro", "Adnan Aziz"], "https://doi.org/10.1145/277044.277213", 4, "dac", 1998]], "James H. Kukula": [0, ["Hybrid Verification Using Saturated Simulation", ["Adnan Aziz", "James H. Kukula", "Thomas R. Shiple"], "https://doi.org/10.1145/277044.277204", 4, "dac", 1998]], "Dechang Sun": [0.4879830926656723, ["Fast State Verification", ["Dechang Sun", "Bapiraju Vinnakota", "Wanli Jiang"], "https://doi.org/10.1145/277044.277205", 6, "dac", 1998]], "Bapiraju Vinnakota": [0, ["Fast State Verification", ["Dechang Sun", "Bapiraju Vinnakota", "Wanli Jiang"], "https://doi.org/10.1145/277044.277205", 6, "dac", 1998]], "Wanli Jiang": [0, ["Fast State Verification", ["Dechang Sun", "Bapiraju Vinnakota", "Wanli Jiang"], "https://doi.org/10.1145/277044.277205", 6, "dac", 1998]], "Aiman H. El-Maleh": [0, ["A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance", ["Aiman H. El-Maleh", "Mark Kassab", "Janusz Rajski"], "https://doi.org/10.1145/277044.277206", 7, "dac", 1998]], "Mark Kassab": [0, ["A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance", ["Aiman H. El-Maleh", "Mark Kassab", "Janusz Rajski"], "https://doi.org/10.1145/277044.277206", 7, "dac", 1998]], "Janusz Rajski": [0, ["A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance", ["Aiman H. El-Maleh", "Mark Kassab", "Janusz Rajski"], "https://doi.org/10.1145/277044.277206", 7, "dac", 1998]], "Shi-Yu Huang": [0, ["Fault-Simulation Based Design Error Diagnosis for Sequential Circuits", ["Shi-Yu Huang", "Kwang-Ting Cheng", "Kuang-Chien Chen", "Juin-Yeu Joseph Lu"], "https://doi.org/10.1145/277044.277207", 6, "dac", 1998]], "Kwang-Ting Cheng": [0, ["Fault-Simulation Based Design Error Diagnosis for Sequential Circuits", ["Shi-Yu Huang", "Kwang-Ting Cheng", "Kuang-Chien Chen", "Juin-Yeu Joseph Lu"], "https://doi.org/10.1145/277044.277207", 6, "dac", 1998]], "Kuang-Chien Chen": [0, ["Fault-Simulation Based Design Error Diagnosis for Sequential Circuits", ["Shi-Yu Huang", "Kwang-Ting Cheng", "Kuang-Chien Chen", "Juin-Yeu Joseph Lu"], "https://doi.org/10.1145/277044.277207", 6, "dac", 1998]], "Juin-Yeu Joseph Lu": [0, ["Fault-Simulation Based Design Error Diagnosis for Sequential Circuits", ["Shi-Yu Huang", "Kwang-Ting Cheng", "Kuang-Chien Chen", "Juin-Yeu Joseph Lu"], "https://doi.org/10.1145/277044.277207", 6, "dac", 1998]], "Scott A. Taylor": [0, ["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", 6, "dac", 1998]], "Michael Quinn": [0, ["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", 6, "dac", 1998]], "Darren Brown": [0, ["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", 6, "dac", 1998]], "Nathan Dohm": [0, ["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", 6, "dac", 1998]], "Scot Hildebrandt": [0, ["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", 6, "dac", 1998]], "James Huggins": [0, ["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", 6, "dac", 1998]], "Carl Ramey": [0, ["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", 6, "dac", 1998]], "Yossi Malka": [0, ["Design Reliability - Estimation through Statistical Analysis of Bug Discovery Data", ["Yossi Malka", "Avi Ziv"], "https://doi.org/10.1145/277044.277209", 6, "dac", 1998]], "Adrian Evans": [0, ["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", 6, "dac", 1998]], "Allan Silburt": [0, ["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", 6, "dac", 1998]], "Gary Vrckovnik": [0, ["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", 6, "dac", 1998]], "Thane Brown": [0, ["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", 6, "dac", 1998]], "Mario Dufresne": [0, ["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", 6, "dac", 1998]], "Geoffrey Hall": [0, ["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", 6, "dac", 1998]], "Tung Ho": [0, ["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", 6, "dac", 1998]], "Erach Desai": [0, ["The EDA Start-up Experience: The First Product (Panel)", ["Erach Desai"], "https://doi.org/10.1145/277044.277211", 2, "dac", 1998]], "Kunle Olukotun": [0, ["Digital System Simulation: Methodologies and Examples", ["Kunle Olukotun", "Mark Heinrich", "David Ofelt"], "https://doi.org/10.1145/277044.277212", 6, "dac", 1998]], "Mark Heinrich": [0, ["Digital System Simulation: Methodologies and Examples", ["Kunle Olukotun", "Mark Heinrich", "David Ofelt"], "https://doi.org/10.1145/277044.277212", 6, "dac", 1998]], "David Ofelt": [0, ["Digital System Simulation: Methodologies and Examples", ["Kunle Olukotun", "Mark Heinrich", "David Ofelt"], "https://doi.org/10.1145/277044.277212", 6, "dac", 1998]], "Yufeng Luo": [0, ["Hybrid Techniques for Fast Functional Simulation", ["Yufeng Luo", "Tjahjadi Wongsonegoro", "Adnan Aziz"], "https://doi.org/10.1145/277044.277213", 4, "dac", 1998]], "Tjahjadi Wongsonegoro": [0, ["Hybrid Techniques for Fast Functional Simulation", ["Yufeng Luo", "Tjahjadi Wongsonegoro", "Adnan Aziz"], "https://doi.org/10.1145/277044.277213", 4, "dac", 1998]], "Jerry Bauer": [0, ["A Reconfigurable Logic Machine for Fast Event-Driven Simulation", ["Jerry Bauer", "Michael Bershteyn", "Ian Kaplan", "Paul Vyedin"], "https://doi.org/10.1145/277044.277214", 4, "dac", 1998]], "Michael Bershteyn": [0, ["A Reconfigurable Logic Machine for Fast Event-Driven Simulation", ["Jerry Bauer", "Michael Bershteyn", "Ian Kaplan", "Paul Vyedin"], "https://doi.org/10.1145/277044.277214", 4, "dac", 1998]], "Ian Kaplan": [0, ["A Reconfigurable Logic Machine for Fast Event-Driven Simulation", ["Jerry Bauer", "Michael Bershteyn", "Ian Kaplan", "Paul Vyedin"], "https://doi.org/10.1145/277044.277214", 4, "dac", 1998]], "Paul Vyedin": [0, ["A Reconfigurable Logic Machine for Fast Event-Driven Simulation", ["Jerry Bauer", "Michael Bershteyn", "Ian Kaplan", "Paul Vyedin"], "https://doi.org/10.1145/277044.277214", 4, "dac", 1998]], "Victor Kim": [6.6254228665851844e-12, ["Parallel Algorithms for Power Estimation", ["Victor Kim", "Prithviraj Banerjee"], "https://doi.org/10.1145/277044.277215", 6, "dac", 1998]], "Qinru Qiu": [0, ["Maximum Power Estimation Using the Limiting Distributions of Extreme Order Statistics", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/277044.277217", 6, "dac", 1998]], "Qing Wu": [0.00010747246778919362, ["Maximum Power Estimation Using the Limiting Distributions of Extreme Order Statistics", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/277044.277217", 6, "dac", 1998]], "Byunggyu Kwak": [0.9846233427524567, ["An Optimization-Based Error Calculation for Statistical Power Estimation of CMOS Logic Circuits", ["Byunggyu Kwak", "Eun Sei Park"], "https://doi.org/10.1145/277044.277218", 4, "dac", 1998]], "Eun Sei Park": [0.5749551877379417, ["An Optimization-Based Error Calculation for Statistical Power Estimation of CMOS Logic Circuits", ["Byunggyu Kwak", "Eun Sei Park"], "https://doi.org/10.1145/277044.277218", 4, "dac", 1998]], "Rajeev Murgai": [0, ["Using Complementation and Resequencing to Minimize Transitions", ["Rajeev Murgai", "Masahiro Fujita", "Arlindo L. Oliveira"], "https://doi.org/10.1145/277044.277219", 4, "dac", 1998]], "Masahiro Fujita": [0, ["Using Complementation and Resequencing to Minimize Transitions", ["Rajeev Murgai", "Masahiro Fujita", "Arlindo L. Oliveira"], "https://doi.org/10.1145/277044.277219", 4, "dac", 1998]], "Arlindo L. Oliveira": [0, ["Using Complementation and Resequencing to Minimize Transitions", ["Rajeev Murgai", "Masahiro Fujita", "Arlindo L. Oliveira"], "https://doi.org/10.1145/277044.277219", 4, "dac", 1998], ["Finite State Machine Decomposition For Low Power", ["Jose C. Monteiro", "Arlindo L. Oliveira"], "https://doi.org/10.1145/277044.277235", 6, "dac", 1998]], "Jason Helge Anderson": [0, ["Technology Mapping for Large Complex PLDs", ["Jason Helge Anderson", "Stephen Dean Brown"], "https://doi.org/10.1145/277044.277220", 6, "dac", 1998]], "Songjie Xu": [0, ["Delay-Optimal Technology Mapping for FPGAs with Heterogeneous LUTs", ["Jason Cong", "Songjie Xu"], "https://doi.org/10.1145/277044.277221", 4, "dac", 1998]], "Madhukar R. Korupolu": [0, ["Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs", ["Madhukar R. Korupolu", "K. K. Lee", "D. F. Wong"], "https://doi.org/10.1145/277044.277222", 4, "dac", 1998]], "K. K. Lee": [0.5, ["Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs", ["Madhukar R. Korupolu", "K. K. Lee", "D. F. Wong"], "https://doi.org/10.1145/277044.277222", 4, "dac", 1998]], "Jie-Hong Roland Jiang": [0, ["Compatible Class Encoding in Hyper-Function Decomposition for FPGA Synthesis", ["Jie-Hong Roland Jiang", "Jing-Yang Jou", "Juinn-Dar Huang"], "https://doi.org/10.1145/277044.277223", 6, "dac", 1998]], "Jing-Yang Jou": [0, ["Compatible Class Encoding in Hyper-Function Decomposition for FPGA Synthesis", ["Jie-Hong Roland Jiang", "Jing-Yang Jou", "Juinn-Dar Huang"], "https://doi.org/10.1145/277044.277223", 6, "dac", 1998]], "Juinn-Dar Huang": [0, ["Compatible Class Encoding in Hyper-Function Decomposition for FPGA Synthesis", ["Jie-Hong Roland Jiang", "Jing-Yang Jou", "Juinn-Dar Huang"], "https://doi.org/10.1145/277044.277223", 6, "dac", 1998]], "Balakrishna Kumthekar": [0, ["In-Place Power Optimization for LUT-Based FPGAs", ["Balakrishna Kumthekar", "Luca Benini", "Enrico Macii", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277224", 4, "dac", 1998]], "Enrico Macii": [0, ["In-Place Power Optimization for LUT-Based FPGAs", ["Balakrishna Kumthekar", "Luca Benini", "Enrico Macii", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277224", 4, "dac", 1998], ["Computational Kernels and their Application to Sequential Power Optimization", ["Luca Benini", "Giovanni De Micheli", "Antonio Lioy", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/277044.277237", 6, "dac", 1998]], "Jan-Min Hwang": [0.6437167227268219, ["A Re-engineering Approach to Low Power FPGA Design Using SPFD", ["Jan-Min Hwang", "Feng-Yi Chiang", "TingTing Hwang"], "https://doi.org/10.1145/277044.277225", 4, "dac", 1998]], "Feng-Yi Chiang": [0, ["A Re-engineering Approach to Low Power FPGA Design Using SPFD", ["Jan-Min Hwang", "Feng-Yi Chiang", "TingTing Hwang"], "https://doi.org/10.1145/277044.277225", 4, "dac", 1998]], "TingTing Hwang": [2.0288515659161455e-11, ["A Re-engineering Approach to Low Power FPGA Design Using SPFD", ["Jan-Min Hwang", "Feng-Yi Chiang", "TingTing Hwang"], "https://doi.org/10.1145/277044.277225", 4, "dac", 1998]], "Michael K. Gowan": [0, ["Power Considerations in the Design of the Alpha 21264 Microprocessor", ["Michael K. Gowan", "Larry L. Biro", "Daniel B. Jackson"], "https://doi.org/10.1145/277044.277226", 6, "dac", 1998]], "Larry L. Biro": [0, ["Power Considerations in the Design of the Alpha 21264 Microprocessor", ["Michael K. Gowan", "Larry L. Biro", "Daniel B. Jackson"], "https://doi.org/10.1145/277044.277226", 6, "dac", 1998]], "Daniel B. Jackson": [0, ["Power Considerations in the Design of the Alpha 21264 Microprocessor", ["Michael K. Gowan", "Larry L. Biro", "Daniel B. Jackson"], "https://doi.org/10.1145/277044.277226", 6, "dac", 1998]], "Vivek Tiwari": [0, ["Reducing Power in High-Performance Microprocessors", ["Vivek Tiwari", "Deo Singh", "Suresh Rajgopal", "Gaurav Mehta", "Rakesh Patel", "Franklin Baez"], "https://doi.org/10.1145/277044.277227", 6, "dac", 1998]], "Deo Singh": [0, ["Reducing Power in High-Performance Microprocessors", ["Vivek Tiwari", "Deo Singh", "Suresh Rajgopal", "Gaurav Mehta", "Rakesh Patel", "Franklin Baez"], "https://doi.org/10.1145/277044.277227", 6, "dac", 1998]], "Suresh Rajgopal": [0, ["Reducing Power in High-Performance Microprocessors", ["Vivek Tiwari", "Deo Singh", "Suresh Rajgopal", "Gaurav Mehta", "Rakesh Patel", "Franklin Baez"], "https://doi.org/10.1145/277044.277227", 6, "dac", 1998]], "Gaurav Mehta": [0, ["Reducing Power in High-Performance Microprocessors", ["Vivek Tiwari", "Deo Singh", "Suresh Rajgopal", "Gaurav Mehta", "Rakesh Patel", "Franklin Baez"], "https://doi.org/10.1145/277044.277227", 6, "dac", 1998]], "Rakesh Patel": [0, ["Reducing Power in High-Performance Microprocessors", ["Vivek Tiwari", "Deo Singh", "Suresh Rajgopal", "Gaurav Mehta", "Rakesh Patel", "Franklin Baez"], "https://doi.org/10.1145/277044.277227", 6, "dac", 1998]], "Franklin Baez": [0, ["Reducing Power in High-Performance Microprocessors", ["Vivek Tiwari", "Deo Singh", "Suresh Rajgopal", "Gaurav Mehta", "Rakesh Patel", "Franklin Baez"], "https://doi.org/10.1145/277044.277227", 6, "dac", 1998]], "Ravi Vaidyanathan": [0, ["Design and Analysis of Power Distribution Networks in PowerPC Microprocessors", ["Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw", "Ravi Vaidyanathan", "Bogdan Tutuianu", "David Bearden"], "https://doi.org/10.1145/277044.277229", 6, "dac", 1998]], "Bogdan Tutuianu": [0, ["Design and Analysis of Power Distribution Networks in PowerPC Microprocessors", ["Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw", "Ravi Vaidyanathan", "Bogdan Tutuianu", "David Bearden"], "https://doi.org/10.1145/277044.277229", 6, "dac", 1998]], "David Bearden": [0, ["Design and Analysis of Power Distribution Networks in PowerPC Microprocessors", ["Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw", "Ravi Vaidyanathan", "Bogdan Tutuianu", "David Bearden"], "https://doi.org/10.1145/277044.277229", 6, "dac", 1998]], "Gregory Steele": [0, ["Full-Chip Verification Methods for DSM Power Distribution Systems", ["Gregory Steele", "David Overhauser", "Steffen Rochel", "Syed Zakir Hussain"], "https://doi.org/10.1145/277044.277231", 6, "dac", 1998]], "David Overhauser": [0, ["Full-Chip Verification Methods for DSM Power Distribution Systems", ["Gregory Steele", "David Overhauser", "Steffen Rochel", "Syed Zakir Hussain"], "https://doi.org/10.1145/277044.277231", 6, "dac", 1998]], "Steffen Rochel": [0, ["Full-Chip Verification Methods for DSM Power Distribution Systems", ["Gregory Steele", "David Overhauser", "Steffen Rochel", "Syed Zakir Hussain"], "https://doi.org/10.1145/277044.277231", 6, "dac", 1998]], "Syed Zakir Hussain": [0, ["Full-Chip Verification Methods for DSM Power Distribution Systems", ["Gregory Steele", "David Overhauser", "Steffen Rochel", "Syed Zakir Hussain"], "https://doi.org/10.1145/277044.277231", 6, "dac", 1998]], "Prab Varma": [0, ["System Chip Test Challenges, Are There Solutions Today? (Panel)", ["Prab Varma"], "https://doi.org/10.1145/277044.277232", 2, "dac", 1998]], "Yervant Zorian": [0, ["System-Chip Test Strategies (Tutorial)", ["Yervant Zorian"], "https://doi.org/10.1145/277044.277234", 6, "dac", 1998]], "Jose C. Monteiro": [0, ["Finite State Machine Decomposition For Low Power", ["Jose C. Monteiro", "Arlindo L. Oliveira"], "https://doi.org/10.1145/277044.277235", 6, "dac", 1998]], "Antonio Lioy": [0, ["Computational Kernels and their Application to Sequential Power Optimization", ["Luca Benini", "Giovanni De Micheli", "Antonio Lioy", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/277044.277237", 6, "dac", 1998]], "Giuseppe Odasso": [0, ["Computational Kernels and their Application to Sequential Power Optimization", ["Luca Benini", "Giovanni De Micheli", "Antonio Lioy", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/277044.277237", 6, "dac", 1998]], "Massimo Poncino": [0, ["Computational Kernels and their Application to Sequential Power Optimization", ["Luca Benini", "Giovanni De Micheli", "Antonio Lioy", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/277044.277237", 6, "dac", 1998]], "Andrew Seawright": [0, ["Partitioning and Optimizing Controllers Synthesized from Hierarchical High-Level Descriptions", ["Andrew Seawright", "Wolfgang Meyer"], "https://doi.org/10.1145/277044.277239", 6, "dac", 1998]], "Wolfgang Meyer": [0, ["Partitioning and Optimizing Controllers Synthesized from Hierarchical High-Level Descriptions", ["Andrew Seawright", "Wolfgang Meyer"], "https://doi.org/10.1145/277044.277239", 6, "dac", 1998]], "Andrew B. Kahng": [8.938514595158153e-09, ["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", 6, "dac", 1998], ["Robust IP Watermarking Methodologies for Physical Design", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", 6, "dac", 1998]], "John Lach": [0, ["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", 6, "dac", 1998]], "Stefanus Mantik": [0, ["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", 6, "dac", 1998], ["Robust IP Watermarking Methodologies for Physical Design", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", 6, "dac", 1998]], "Igor L. Markov": [0, ["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", 6, "dac", 1998], ["Robust IP Watermarking Methodologies for Physical Design", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", 6, "dac", 1998]], "Paul Tucker": [0, ["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", 6, "dac", 1998], ["Robust IP Watermarking Methodologies for Physical Design", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", 6, "dac", 1998]], "Huijuan Wang": [0.0002370148795307614, ["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", 6, "dac", 1998], ["Robust IP Watermarking Methodologies for Physical Design", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", 6, "dac", 1998]], "Gregory Wolfe": [0, ["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", 6, "dac", 1998], ["Robust IP Watermarking Methodologies for Physical Design", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", 6, "dac", 1998]], "Scott Hauck": [0, ["Data Security for Web-based CAD", ["Scott Hauck", "Stephen Knol"], "https://doi.org/10.1145/277044.277242", 6, "dac", 1998]], "Stephen Knol": [0, ["Data Security for Web-based CAD", ["Scott Hauck", "Stephen Knol"], "https://doi.org/10.1145/277044.277242", 6, "dac", 1998]], "Ulrich Holtmann": [0, ["Design of a SPDIF Receiver Using Protocol Compiler", ["Ulrich Holtmann", "Peter Blinzer"], "https://doi.org/10.1145/277044.277243", 6, "dac", 1998]], "Peter Blinzer": [0, ["Design of a SPDIF Receiver Using Protocol Compiler", ["Ulrich Holtmann", "Peter Blinzer"], "https://doi.org/10.1145/277044.277243", 6, "dac", 1998]], "Jin-Hyuk Yang": [0.9958140552043915, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Byoung-Woon Kim": [0.999785915017128, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Sang-Jun Nam": [0.9270322918891907, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Jang-Ho Cho": [0.9956570565700531, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Sung-Won Seo": [0.9538252800703049, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Chang-Ho Ryu": [0.9115409255027771, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Young-Su Kwon": [0.9876045286655426, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Dae-Hyun Lee": [0.9972383975982666, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Jong-Yeol Lee": [0.9999993741512299, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Jong-Sun Kim": [0.9588400721549988, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Hyun-Dhong Yoon": [0.8896247744560242, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Jae-Yeol Kim": [0.9999953508377075, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Kun-Moo Lee": [0.999226450920105, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Chan-Soo Hwang": [0.9984598308801651, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "In-Hyung Kim": [0.9915550202131271, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Jun Sung Kim": [0.9203380793333054, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Kwang-Il Park": [0.994959369301796, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Kyu Ho Park": [0.9463782608509064, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Yong Hoon Lee": [0.9718163311481476, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Seung Ho Hwang": [0.9997744262218475, ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Tullio Cuatto": [0, ["A Case Study in Embedded System Design: An Engine Control Unit", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", 4, "dac", 1998]], "Claudio Passerone": [0, ["A Case Study in Embedded System Design: An Engine Control Unit", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", 4, "dac", 1998]], "Attila Jurecska": [0, ["A Case Study in Embedded System Design: An Engine Control Unit", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", 4, "dac", 1998]], "Antonino Damiano": [0, ["A Case Study in Embedded System Design: An Engine Control Unit", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", 4, "dac", 1998]], "Claudio Sansoe": [0, ["A Case Study in Embedded System Design: An Engine Control Unit", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", 4, "dac", 1998]], "Thomas W. Albrecht": [0, ["HW/SW CoVerification Performance Estimation and Benchmark for a 24 Embedded RISC Core Design", ["Thomas W. Albrecht", "Johann Notbauer", "Stefan Rohringer"], "https://doi.org/10.1145/277044.277250", 4, "dac", 1998]], "Johann Notbauer": [0, ["HW/SW CoVerification Performance Estimation and Benchmark for a 24 Embedded RISC Core Design", ["Thomas W. Albrecht", "Johann Notbauer", "Stefan Rohringer"], "https://doi.org/10.1145/277044.277250", 4, "dac", 1998]], "Stefan Rohringer": [0, ["HW/SW CoVerification Performance Estimation and Benchmark for a 24 Embedded RISC Core Design", ["Thomas W. Albrecht", "Johann Notbauer", "Stefan Rohringer"], "https://doi.org/10.1145/277044.277250", 4, "dac", 1998]], "Daniel Gajski": [0, ["System-level exploration with SpecSyn", ["Daniel Gajski", "Frank Vahid", "Sanjiv Narayan", "Jie Gong"], "https://doi.org/10.1145/277044.277252", 6, "dac", 1998]], "Frank Vahid": [0, ["System-level exploration with SpecSyn", ["Daniel Gajski", "Frank Vahid", "Sanjiv Narayan", "Jie Gong"], "https://doi.org/10.1145/277044.277252", 6, "dac", 1998]], "Sanjiv Narayan": [0, ["System-level exploration with SpecSyn", ["Daniel Gajski", "Frank Vahid", "Sanjiv Narayan", "Jie Gong"], "https://doi.org/10.1145/277044.277252", 6, "dac", 1998]], "Jie Gong": [0.031336840242147446, ["System-level exploration with SpecSyn", ["Daniel Gajski", "Frank Vahid", "Sanjiv Narayan", "Jie Gong"], "https://doi.org/10.1145/277044.277252", 6, "dac", 1998]]}