INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/Digital_Logic_Lab_fpga_a7_20170217/run_vivido/1_mux4_1/project_1/project_1.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/Digital_Logic_Lab_fpga_a7_20170217/run_vivido/1_mux4_1/project_1/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/Digital_Logic_Lab_fpga_a7_20170217/run_vivido/1_mux4_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
