#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002424aaf2620 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002424ab70d40_0 .net "PC", 31 0, v000002424ab69a10_0;  1 drivers
v000002424ab72320_0 .var "clk", 0 0;
v000002424ab711a0_0 .net "clkout", 0 0, L_000002424ab72f50;  1 drivers
v000002424ab72640_0 .net "cycles_consumed", 31 0, v000002424ab725a0_0;  1 drivers
v000002424ab721e0_0 .var "rst", 0 0;
S_000002424aa94520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002424aaf2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002424ab0f6e0 .param/l "RType" 0 4 2, C4<000000>;
P_000002424ab0f718 .param/l "add" 0 4 5, C4<100000>;
P_000002424ab0f750 .param/l "addi" 0 4 8, C4<001000>;
P_000002424ab0f788 .param/l "addu" 0 4 5, C4<100001>;
P_000002424ab0f7c0 .param/l "and_" 0 4 5, C4<100100>;
P_000002424ab0f7f8 .param/l "andi" 0 4 8, C4<001100>;
P_000002424ab0f830 .param/l "beq" 0 4 10, C4<000100>;
P_000002424ab0f868 .param/l "bne" 0 4 10, C4<000101>;
P_000002424ab0f8a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002424ab0f8d8 .param/l "j" 0 4 12, C4<000010>;
P_000002424ab0f910 .param/l "jal" 0 4 12, C4<000011>;
P_000002424ab0f948 .param/l "jr" 0 4 6, C4<001000>;
P_000002424ab0f980 .param/l "lw" 0 4 8, C4<100011>;
P_000002424ab0f9b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002424ab0f9f0 .param/l "or_" 0 4 5, C4<100101>;
P_000002424ab0fa28 .param/l "ori" 0 4 8, C4<001101>;
P_000002424ab0fa60 .param/l "sgt" 0 4 6, C4<101011>;
P_000002424ab0fa98 .param/l "sll" 0 4 6, C4<000000>;
P_000002424ab0fad0 .param/l "slt" 0 4 5, C4<101010>;
P_000002424ab0fb08 .param/l "slti" 0 4 8, C4<101010>;
P_000002424ab0fb40 .param/l "srl" 0 4 6, C4<000010>;
P_000002424ab0fb78 .param/l "sub" 0 4 5, C4<100010>;
P_000002424ab0fbb0 .param/l "subu" 0 4 5, C4<100011>;
P_000002424ab0fbe8 .param/l "sw" 0 4 8, C4<101011>;
P_000002424ab0fc20 .param/l "xor_" 0 4 5, C4<100110>;
P_000002424ab0fc58 .param/l "xori" 0 4 8, C4<001110>;
L_000002424ab739d0 .functor NOT 1, v000002424ab721e0_0, C4<0>, C4<0>, C4<0>;
L_000002424ab72fc0 .functor NOT 1, v000002424ab721e0_0, C4<0>, C4<0>, C4<0>;
L_000002424ab730a0 .functor NOT 1, v000002424ab721e0_0, C4<0>, C4<0>, C4<0>;
L_000002424ab73880 .functor NOT 1, v000002424ab721e0_0, C4<0>, C4<0>, C4<0>;
L_000002424ab73110 .functor NOT 1, v000002424ab721e0_0, C4<0>, C4<0>, C4<0>;
L_000002424ab73260 .functor NOT 1, v000002424ab721e0_0, C4<0>, C4<0>, C4<0>;
L_000002424ab73180 .functor NOT 1, v000002424ab721e0_0, C4<0>, C4<0>, C4<0>;
L_000002424ab73490 .functor NOT 1, v000002424ab721e0_0, C4<0>, C4<0>, C4<0>;
L_000002424ab72f50 .functor OR 1, v000002424ab72320_0, v000002424aafa650_0, C4<0>, C4<0>;
L_000002424ab73a40 .functor OR 1, L_000002424abbbe10, L_000002424abbd5d0, C4<0>, C4<0>;
L_000002424ab73030 .functor AND 1, L_000002424abbd490, L_000002424abbd350, C4<1>, C4<1>;
L_000002424ab73570 .functor NOT 1, v000002424ab721e0_0, C4<0>, C4<0>, C4<0>;
L_000002424ab73b90 .functor OR 1, L_000002424abbc3b0, L_000002424abbc450, C4<0>, C4<0>;
L_000002424ab732d0 .functor OR 1, L_000002424ab73b90, L_000002424abbc4f0, C4<0>, C4<0>;
L_000002424ab735e0 .functor OR 1, L_000002424abbd8f0, L_000002424abcef10, C4<0>, C4<0>;
L_000002424ab73810 .functor AND 1, L_000002424abbd850, L_000002424ab735e0, C4<1>, C4<1>;
L_000002424ab73650 .functor OR 1, L_000002424abcfb90, L_000002424abcf9b0, C4<0>, C4<0>;
L_000002424ab73340 .functor AND 1, L_000002424abcefb0, L_000002424ab73650, C4<1>, C4<1>;
L_000002424ab73730 .functor NOT 1, L_000002424ab72f50, C4<0>, C4<0>, C4<0>;
v000002424ab6a230_0 .net "ALUOp", 3 0, v000002424aafabf0_0;  1 drivers
v000002424ab69f10_0 .net "ALUResult", 31 0, v000002424ab68890_0;  1 drivers
v000002424ab6a370_0 .net "ALUSrc", 0 0, v000002424aaf9930_0;  1 drivers
v000002424ab2c320_0 .net "ALUin2", 31 0, L_000002424abcf050;  1 drivers
v000002424ab2dae0_0 .net "MemReadEn", 0 0, v000002424aafaab0_0;  1 drivers
v000002424ab2cdc0_0 .net "MemWriteEn", 0 0, v000002424aaf9f70_0;  1 drivers
v000002424ab2d220_0 .net "MemtoReg", 0 0, v000002424aafadd0_0;  1 drivers
v000002424ab2d720_0 .net "PC", 31 0, v000002424ab69a10_0;  alias, 1 drivers
v000002424ab2d7c0_0 .net "PCPlus1", 31 0, L_000002424abbc310;  1 drivers
v000002424ab2d860_0 .net "PCsrc", 0 0, v000002424ab69c90_0;  1 drivers
v000002424ab2caa0_0 .net "RegDst", 0 0, v000002424aafa010_0;  1 drivers
v000002424ab2d900_0 .net "RegWriteEn", 0 0, v000002424aaf9a70_0;  1 drivers
v000002424ab2c000_0 .net "WriteRegister", 4 0, L_000002424abbcd10;  1 drivers
v000002424ab2d400_0 .net *"_ivl_0", 0 0, L_000002424ab739d0;  1 drivers
L_000002424ab73cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002424ab2d040_0 .net/2u *"_ivl_10", 4 0, L_000002424ab73cc0;  1 drivers
L_000002424ab740b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab2cbe0_0 .net *"_ivl_101", 15 0, L_000002424ab740b0;  1 drivers
v000002424ab2d360_0 .net *"_ivl_102", 31 0, L_000002424abbce50;  1 drivers
L_000002424ab740f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab2d9a0_0 .net *"_ivl_105", 25 0, L_000002424ab740f8;  1 drivers
L_000002424ab74140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab2d180_0 .net/2u *"_ivl_106", 31 0, L_000002424ab74140;  1 drivers
v000002424ab2dc20_0 .net *"_ivl_108", 0 0, L_000002424abbd490;  1 drivers
L_000002424ab74188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002424ab2d2c0_0 .net/2u *"_ivl_110", 5 0, L_000002424ab74188;  1 drivers
v000002424ab2ca00_0 .net *"_ivl_112", 0 0, L_000002424abbd350;  1 drivers
v000002424ab2c820_0 .net *"_ivl_115", 0 0, L_000002424ab73030;  1 drivers
v000002424ab2d0e0_0 .net *"_ivl_116", 47 0, L_000002424abbd3f0;  1 drivers
L_000002424ab741d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab2d4a0_0 .net *"_ivl_119", 15 0, L_000002424ab741d0;  1 drivers
L_000002424ab73d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002424ab2bd80_0 .net/2u *"_ivl_12", 5 0, L_000002424ab73d08;  1 drivers
v000002424ab2d5e0_0 .net *"_ivl_120", 47 0, L_000002424abbbcd0;  1 drivers
L_000002424ab74218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab2cfa0_0 .net *"_ivl_123", 15 0, L_000002424ab74218;  1 drivers
v000002424ab2d680_0 .net *"_ivl_125", 0 0, L_000002424abbcdb0;  1 drivers
v000002424ab2c640_0 .net *"_ivl_126", 31 0, L_000002424abbbf50;  1 drivers
v000002424ab2c8c0_0 .net *"_ivl_128", 47 0, L_000002424abbcbd0;  1 drivers
v000002424ab2c960_0 .net *"_ivl_130", 47 0, L_000002424abbdb70;  1 drivers
v000002424ab2d540_0 .net *"_ivl_132", 47 0, L_000002424abbc130;  1 drivers
v000002424ab2c6e0_0 .net *"_ivl_134", 47 0, L_000002424abbd530;  1 drivers
v000002424ab2c0a0_0 .net *"_ivl_14", 0 0, L_000002424ab71ce0;  1 drivers
v000002424ab2bf60_0 .net *"_ivl_140", 0 0, L_000002424ab73570;  1 drivers
L_000002424ab742a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab2c780_0 .net/2u *"_ivl_142", 31 0, L_000002424ab742a8;  1 drivers
L_000002424ab74380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002424ab2cb40_0 .net/2u *"_ivl_146", 5 0, L_000002424ab74380;  1 drivers
v000002424ab2da40_0 .net *"_ivl_148", 0 0, L_000002424abbc3b0;  1 drivers
L_000002424ab743c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002424ab2db80_0 .net/2u *"_ivl_150", 5 0, L_000002424ab743c8;  1 drivers
v000002424ab2be20_0 .net *"_ivl_152", 0 0, L_000002424abbc450;  1 drivers
v000002424ab2bec0_0 .net *"_ivl_155", 0 0, L_000002424ab73b90;  1 drivers
L_000002424ab74410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002424ab2c140_0 .net/2u *"_ivl_156", 5 0, L_000002424ab74410;  1 drivers
v000002424ab2c1e0_0 .net *"_ivl_158", 0 0, L_000002424abbc4f0;  1 drivers
L_000002424ab73d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002424ab2ce60_0 .net/2u *"_ivl_16", 4 0, L_000002424ab73d50;  1 drivers
v000002424ab2c280_0 .net *"_ivl_161", 0 0, L_000002424ab732d0;  1 drivers
L_000002424ab74458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab2c3c0_0 .net/2u *"_ivl_162", 15 0, L_000002424ab74458;  1 drivers
v000002424ab2cf00_0 .net *"_ivl_164", 31 0, L_000002424abbcf90;  1 drivers
v000002424ab2c460_0 .net *"_ivl_167", 0 0, L_000002424abbd170;  1 drivers
v000002424ab2c500_0 .net *"_ivl_168", 15 0, L_000002424abbd030;  1 drivers
v000002424ab2cc80_0 .net *"_ivl_170", 31 0, L_000002424abbd670;  1 drivers
v000002424ab2c5a0_0 .net *"_ivl_174", 31 0, L_000002424abbd7b0;  1 drivers
L_000002424ab744a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab2cd20_0 .net *"_ivl_177", 25 0, L_000002424ab744a0;  1 drivers
L_000002424ab744e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab703b0_0 .net/2u *"_ivl_178", 31 0, L_000002424ab744e8;  1 drivers
v000002424ab6fc30_0 .net *"_ivl_180", 0 0, L_000002424abbd850;  1 drivers
L_000002424ab74530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002424ab70810_0 .net/2u *"_ivl_182", 5 0, L_000002424ab74530;  1 drivers
v000002424ab6fd70_0 .net *"_ivl_184", 0 0, L_000002424abbd8f0;  1 drivers
L_000002424ab74578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002424ab6ec90_0 .net/2u *"_ivl_186", 5 0, L_000002424ab74578;  1 drivers
v000002424ab70450_0 .net *"_ivl_188", 0 0, L_000002424abcef10;  1 drivers
v000002424ab6f370_0 .net *"_ivl_19", 4 0, L_000002424ab71420;  1 drivers
v000002424ab6f690_0 .net *"_ivl_191", 0 0, L_000002424ab735e0;  1 drivers
v000002424ab70590_0 .net *"_ivl_193", 0 0, L_000002424ab73810;  1 drivers
L_000002424ab745c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002424ab6f410_0 .net/2u *"_ivl_194", 5 0, L_000002424ab745c0;  1 drivers
v000002424ab6f9b0_0 .net *"_ivl_196", 0 0, L_000002424abcf870;  1 drivers
L_000002424ab74608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002424ab70b30_0 .net/2u *"_ivl_198", 31 0, L_000002424ab74608;  1 drivers
L_000002424ab73c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002424ab6f7d0_0 .net/2u *"_ivl_2", 5 0, L_000002424ab73c78;  1 drivers
v000002424ab70630_0 .net *"_ivl_20", 4 0, L_000002424ab71ec0;  1 drivers
v000002424ab70a90_0 .net *"_ivl_200", 31 0, L_000002424abcdcf0;  1 drivers
v000002424ab70090_0 .net *"_ivl_204", 31 0, L_000002424abcfaf0;  1 drivers
L_000002424ab74650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab6f190_0 .net *"_ivl_207", 25 0, L_000002424ab74650;  1 drivers
L_000002424ab74698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab6f5f0_0 .net/2u *"_ivl_208", 31 0, L_000002424ab74698;  1 drivers
v000002424ab701d0_0 .net *"_ivl_210", 0 0, L_000002424abcefb0;  1 drivers
L_000002424ab746e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002424ab6ed30_0 .net/2u *"_ivl_212", 5 0, L_000002424ab746e0;  1 drivers
v000002424ab6f4b0_0 .net *"_ivl_214", 0 0, L_000002424abcfb90;  1 drivers
L_000002424ab74728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002424ab709f0_0 .net/2u *"_ivl_216", 5 0, L_000002424ab74728;  1 drivers
v000002424ab6faf0_0 .net *"_ivl_218", 0 0, L_000002424abcf9b0;  1 drivers
v000002424ab6f550_0 .net *"_ivl_221", 0 0, L_000002424ab73650;  1 drivers
v000002424ab6edd0_0 .net *"_ivl_223", 0 0, L_000002424ab73340;  1 drivers
L_000002424ab74770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002424ab6f730_0 .net/2u *"_ivl_224", 5 0, L_000002424ab74770;  1 drivers
v000002424ab70310_0 .net *"_ivl_226", 0 0, L_000002424abcf190;  1 drivers
v000002424ab708b0_0 .net *"_ivl_228", 31 0, L_000002424abcdd90;  1 drivers
v000002424ab70950_0 .net *"_ivl_24", 0 0, L_000002424ab730a0;  1 drivers
L_000002424ab73d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002424ab6ee70_0 .net/2u *"_ivl_26", 4 0, L_000002424ab73d98;  1 drivers
v000002424ab6fcd0_0 .net *"_ivl_29", 4 0, L_000002424ab72780;  1 drivers
v000002424ab6f870_0 .net *"_ivl_32", 0 0, L_000002424ab73880;  1 drivers
L_000002424ab73de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002424ab6ef10_0 .net/2u *"_ivl_34", 4 0, L_000002424ab73de0;  1 drivers
v000002424ab6f2d0_0 .net *"_ivl_37", 4 0, L_000002424ab71060;  1 drivers
v000002424ab70270_0 .net *"_ivl_40", 0 0, L_000002424ab73110;  1 drivers
L_000002424ab73e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab6f910_0 .net/2u *"_ivl_42", 15 0, L_000002424ab73e28;  1 drivers
v000002424ab70130_0 .net *"_ivl_45", 15 0, L_000002424abbc9f0;  1 drivers
v000002424ab6efb0_0 .net *"_ivl_48", 0 0, L_000002424ab73260;  1 drivers
v000002424ab6fa50_0 .net *"_ivl_5", 5 0, L_000002424ab70f20;  1 drivers
L_000002424ab73e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab6fb90_0 .net/2u *"_ivl_50", 36 0, L_000002424ab73e70;  1 drivers
L_000002424ab73eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab6f050_0 .net/2u *"_ivl_52", 31 0, L_000002424ab73eb8;  1 drivers
v000002424ab6fe10_0 .net *"_ivl_55", 4 0, L_000002424abbd2b0;  1 drivers
v000002424ab6f0f0_0 .net *"_ivl_56", 36 0, L_000002424abbc590;  1 drivers
v000002424ab6feb0_0 .net *"_ivl_58", 36 0, L_000002424abbc8b0;  1 drivers
v000002424ab6ff50_0 .net *"_ivl_62", 0 0, L_000002424ab73180;  1 drivers
L_000002424ab73f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002424ab704f0_0 .net/2u *"_ivl_64", 5 0, L_000002424ab73f00;  1 drivers
v000002424ab6fff0_0 .net *"_ivl_67", 5 0, L_000002424abbc6d0;  1 drivers
v000002424ab6f230_0 .net *"_ivl_70", 0 0, L_000002424ab73490;  1 drivers
L_000002424ab73f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab706d0_0 .net/2u *"_ivl_72", 57 0, L_000002424ab73f48;  1 drivers
L_000002424ab73f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab70770_0 .net/2u *"_ivl_74", 31 0, L_000002424ab73f90;  1 drivers
v000002424ab71100_0 .net *"_ivl_77", 25 0, L_000002424abbd0d0;  1 drivers
v000002424ab72140_0 .net *"_ivl_78", 57 0, L_000002424abbc090;  1 drivers
v000002424ab71920_0 .net *"_ivl_8", 0 0, L_000002424ab72fc0;  1 drivers
v000002424ab70de0_0 .net *"_ivl_80", 57 0, L_000002424abbbd70;  1 drivers
L_000002424ab73fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002424ab71560_0 .net/2u *"_ivl_84", 31 0, L_000002424ab73fd8;  1 drivers
L_000002424ab74020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002424ab717e0_0 .net/2u *"_ivl_88", 5 0, L_000002424ab74020;  1 drivers
v000002424ab726e0_0 .net *"_ivl_90", 0 0, L_000002424abbbe10;  1 drivers
L_000002424ab74068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002424ab72960_0 .net/2u *"_ivl_92", 5 0, L_000002424ab74068;  1 drivers
v000002424ab72280_0 .net *"_ivl_94", 0 0, L_000002424abbd5d0;  1 drivers
v000002424ab72a00_0 .net *"_ivl_97", 0 0, L_000002424ab73a40;  1 drivers
v000002424ab72460_0 .net *"_ivl_98", 47 0, L_000002424abbdad0;  1 drivers
v000002424ab72820_0 .net "adderResult", 31 0, L_000002424abbcb30;  1 drivers
v000002424ab714c0_0 .net "address", 31 0, L_000002424abbbff0;  1 drivers
v000002424ab71a60_0 .net "clk", 0 0, L_000002424ab72f50;  alias, 1 drivers
v000002424ab725a0_0 .var "cycles_consumed", 31 0;
v000002424ab71b00_0 .net "extImm", 31 0, L_000002424abbd710;  1 drivers
v000002424ab71600_0 .net "funct", 5 0, L_000002424abbc810;  1 drivers
v000002424ab71e20_0 .net "hlt", 0 0, v000002424aafa650_0;  1 drivers
v000002424ab716a0_0 .net "imm", 15 0, L_000002424abbda30;  1 drivers
v000002424ab70ca0_0 .net "immediate", 31 0, L_000002424abcf730;  1 drivers
v000002424ab712e0_0 .net "input_clk", 0 0, v000002424ab72320_0;  1 drivers
v000002424ab71d80_0 .net "instruction", 31 0, L_000002424abbc1d0;  1 drivers
v000002424ab71740_0 .net "memoryReadData", 31 0, v000002424ab69470_0;  1 drivers
v000002424ab70e80_0 .net "nextPC", 31 0, L_000002424abbc630;  1 drivers
v000002424ab723c0_0 .net "opcode", 5 0, L_000002424ab72500;  1 drivers
v000002424ab72aa0_0 .net "rd", 4 0, L_000002424ab70fc0;  1 drivers
v000002424ab719c0_0 .net "readData1", 31 0, L_000002424ab73ab0;  1 drivers
v000002424ab728c0_0 .net "readData1_w", 31 0, L_000002424abcf0f0;  1 drivers
v000002424ab72b40_0 .net "readData2", 31 0, L_000002424ab73500;  1 drivers
v000002424ab71880_0 .net "rs", 4 0, L_000002424ab71f60;  1 drivers
v000002424ab720a0_0 .net "rst", 0 0, v000002424ab721e0_0;  1 drivers
v000002424ab71ba0_0 .net "rt", 4 0, L_000002424abbd990;  1 drivers
v000002424ab71240_0 .net "shamt", 31 0, L_000002424abbc770;  1 drivers
v000002424ab71380_0 .net "wire_instruction", 31 0, L_000002424ab73b20;  1 drivers
v000002424ab71c40_0 .net "writeData", 31 0, L_000002424abcfa50;  1 drivers
v000002424ab72000_0 .net "zero", 0 0, L_000002424abce970;  1 drivers
L_000002424ab70f20 .part L_000002424abbc1d0, 26, 6;
L_000002424ab72500 .functor MUXZ 6, L_000002424ab70f20, L_000002424ab73c78, L_000002424ab739d0, C4<>;
L_000002424ab71ce0 .cmp/eq 6, L_000002424ab72500, L_000002424ab73d08;
L_000002424ab71420 .part L_000002424abbc1d0, 11, 5;
L_000002424ab71ec0 .functor MUXZ 5, L_000002424ab71420, L_000002424ab73d50, L_000002424ab71ce0, C4<>;
L_000002424ab70fc0 .functor MUXZ 5, L_000002424ab71ec0, L_000002424ab73cc0, L_000002424ab72fc0, C4<>;
L_000002424ab72780 .part L_000002424abbc1d0, 21, 5;
L_000002424ab71f60 .functor MUXZ 5, L_000002424ab72780, L_000002424ab73d98, L_000002424ab730a0, C4<>;
L_000002424ab71060 .part L_000002424abbc1d0, 16, 5;
L_000002424abbd990 .functor MUXZ 5, L_000002424ab71060, L_000002424ab73de0, L_000002424ab73880, C4<>;
L_000002424abbc9f0 .part L_000002424abbc1d0, 0, 16;
L_000002424abbda30 .functor MUXZ 16, L_000002424abbc9f0, L_000002424ab73e28, L_000002424ab73110, C4<>;
L_000002424abbd2b0 .part L_000002424abbc1d0, 6, 5;
L_000002424abbc590 .concat [ 5 32 0 0], L_000002424abbd2b0, L_000002424ab73eb8;
L_000002424abbc8b0 .functor MUXZ 37, L_000002424abbc590, L_000002424ab73e70, L_000002424ab73260, C4<>;
L_000002424abbc770 .part L_000002424abbc8b0, 0, 32;
L_000002424abbc6d0 .part L_000002424abbc1d0, 0, 6;
L_000002424abbc810 .functor MUXZ 6, L_000002424abbc6d0, L_000002424ab73f00, L_000002424ab73180, C4<>;
L_000002424abbd0d0 .part L_000002424abbc1d0, 0, 26;
L_000002424abbc090 .concat [ 26 32 0 0], L_000002424abbd0d0, L_000002424ab73f90;
L_000002424abbbd70 .functor MUXZ 58, L_000002424abbc090, L_000002424ab73f48, L_000002424ab73490, C4<>;
L_000002424abbbff0 .part L_000002424abbbd70, 0, 32;
L_000002424abbc310 .arith/sum 32, v000002424ab69a10_0, L_000002424ab73fd8;
L_000002424abbbe10 .cmp/eq 6, L_000002424ab72500, L_000002424ab74020;
L_000002424abbd5d0 .cmp/eq 6, L_000002424ab72500, L_000002424ab74068;
L_000002424abbdad0 .concat [ 32 16 0 0], L_000002424abbbff0, L_000002424ab740b0;
L_000002424abbce50 .concat [ 6 26 0 0], L_000002424ab72500, L_000002424ab740f8;
L_000002424abbd490 .cmp/eq 32, L_000002424abbce50, L_000002424ab74140;
L_000002424abbd350 .cmp/eq 6, L_000002424abbc810, L_000002424ab74188;
L_000002424abbd3f0 .concat [ 32 16 0 0], L_000002424ab73ab0, L_000002424ab741d0;
L_000002424abbbcd0 .concat [ 32 16 0 0], v000002424ab69a10_0, L_000002424ab74218;
L_000002424abbcdb0 .part L_000002424abbda30, 15, 1;
LS_000002424abbbf50_0_0 .concat [ 1 1 1 1], L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0;
LS_000002424abbbf50_0_4 .concat [ 1 1 1 1], L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0;
LS_000002424abbbf50_0_8 .concat [ 1 1 1 1], L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0;
LS_000002424abbbf50_0_12 .concat [ 1 1 1 1], L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0;
LS_000002424abbbf50_0_16 .concat [ 1 1 1 1], L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0;
LS_000002424abbbf50_0_20 .concat [ 1 1 1 1], L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0;
LS_000002424abbbf50_0_24 .concat [ 1 1 1 1], L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0;
LS_000002424abbbf50_0_28 .concat [ 1 1 1 1], L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0, L_000002424abbcdb0;
LS_000002424abbbf50_1_0 .concat [ 4 4 4 4], LS_000002424abbbf50_0_0, LS_000002424abbbf50_0_4, LS_000002424abbbf50_0_8, LS_000002424abbbf50_0_12;
LS_000002424abbbf50_1_4 .concat [ 4 4 4 4], LS_000002424abbbf50_0_16, LS_000002424abbbf50_0_20, LS_000002424abbbf50_0_24, LS_000002424abbbf50_0_28;
L_000002424abbbf50 .concat [ 16 16 0 0], LS_000002424abbbf50_1_0, LS_000002424abbbf50_1_4;
L_000002424abbcbd0 .concat [ 16 32 0 0], L_000002424abbda30, L_000002424abbbf50;
L_000002424abbdb70 .arith/sum 48, L_000002424abbbcd0, L_000002424abbcbd0;
L_000002424abbc130 .functor MUXZ 48, L_000002424abbdb70, L_000002424abbd3f0, L_000002424ab73030, C4<>;
L_000002424abbd530 .functor MUXZ 48, L_000002424abbc130, L_000002424abbdad0, L_000002424ab73a40, C4<>;
L_000002424abbcb30 .part L_000002424abbd530, 0, 32;
L_000002424abbc630 .functor MUXZ 32, L_000002424abbc310, L_000002424abbcb30, v000002424ab69c90_0, C4<>;
L_000002424abbc1d0 .functor MUXZ 32, L_000002424ab73b20, L_000002424ab742a8, L_000002424ab73570, C4<>;
L_000002424abbc3b0 .cmp/eq 6, L_000002424ab72500, L_000002424ab74380;
L_000002424abbc450 .cmp/eq 6, L_000002424ab72500, L_000002424ab743c8;
L_000002424abbc4f0 .cmp/eq 6, L_000002424ab72500, L_000002424ab74410;
L_000002424abbcf90 .concat [ 16 16 0 0], L_000002424abbda30, L_000002424ab74458;
L_000002424abbd170 .part L_000002424abbda30, 15, 1;
LS_000002424abbd030_0_0 .concat [ 1 1 1 1], L_000002424abbd170, L_000002424abbd170, L_000002424abbd170, L_000002424abbd170;
LS_000002424abbd030_0_4 .concat [ 1 1 1 1], L_000002424abbd170, L_000002424abbd170, L_000002424abbd170, L_000002424abbd170;
LS_000002424abbd030_0_8 .concat [ 1 1 1 1], L_000002424abbd170, L_000002424abbd170, L_000002424abbd170, L_000002424abbd170;
LS_000002424abbd030_0_12 .concat [ 1 1 1 1], L_000002424abbd170, L_000002424abbd170, L_000002424abbd170, L_000002424abbd170;
L_000002424abbd030 .concat [ 4 4 4 4], LS_000002424abbd030_0_0, LS_000002424abbd030_0_4, LS_000002424abbd030_0_8, LS_000002424abbd030_0_12;
L_000002424abbd670 .concat [ 16 16 0 0], L_000002424abbda30, L_000002424abbd030;
L_000002424abbd710 .functor MUXZ 32, L_000002424abbd670, L_000002424abbcf90, L_000002424ab732d0, C4<>;
L_000002424abbd7b0 .concat [ 6 26 0 0], L_000002424ab72500, L_000002424ab744a0;
L_000002424abbd850 .cmp/eq 32, L_000002424abbd7b0, L_000002424ab744e8;
L_000002424abbd8f0 .cmp/eq 6, L_000002424abbc810, L_000002424ab74530;
L_000002424abcef10 .cmp/eq 6, L_000002424abbc810, L_000002424ab74578;
L_000002424abcf870 .cmp/eq 6, L_000002424ab72500, L_000002424ab745c0;
L_000002424abcdcf0 .functor MUXZ 32, L_000002424abbd710, L_000002424ab74608, L_000002424abcf870, C4<>;
L_000002424abcf730 .functor MUXZ 32, L_000002424abcdcf0, L_000002424abbc770, L_000002424ab73810, C4<>;
L_000002424abcfaf0 .concat [ 6 26 0 0], L_000002424ab72500, L_000002424ab74650;
L_000002424abcefb0 .cmp/eq 32, L_000002424abcfaf0, L_000002424ab74698;
L_000002424abcfb90 .cmp/eq 6, L_000002424abbc810, L_000002424ab746e0;
L_000002424abcf9b0 .cmp/eq 6, L_000002424abbc810, L_000002424ab74728;
L_000002424abcf190 .cmp/eq 6, L_000002424ab72500, L_000002424ab74770;
L_000002424abcdd90 .functor MUXZ 32, L_000002424ab73ab0, v000002424ab69a10_0, L_000002424abcf190, C4<>;
L_000002424abcf0f0 .functor MUXZ 32, L_000002424abcdd90, L_000002424ab73500, L_000002424ab73340, C4<>;
S_000002424aa946b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002424aa94520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002424ab02710 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002424ab72cb0 .functor NOT 1, v000002424aaf9930_0, C4<0>, C4<0>, C4<0>;
v000002424aafad30_0 .net *"_ivl_0", 0 0, L_000002424ab72cb0;  1 drivers
v000002424aafae70_0 .net "in1", 31 0, L_000002424ab73500;  alias, 1 drivers
v000002424aaf9890_0 .net "in2", 31 0, L_000002424abcf730;  alias, 1 drivers
v000002424aaf9c50_0 .net "out", 31 0, L_000002424abcf050;  alias, 1 drivers
v000002424aafa290_0 .net "s", 0 0, v000002424aaf9930_0;  alias, 1 drivers
L_000002424abcf050 .functor MUXZ 32, L_000002424abcf730, L_000002424ab73500, L_000002424ab72cb0, C4<>;
S_000002424a9b69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002424aa94520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002424ab680a0 .param/l "RType" 0 4 2, C4<000000>;
P_000002424ab680d8 .param/l "add" 0 4 5, C4<100000>;
P_000002424ab68110 .param/l "addi" 0 4 8, C4<001000>;
P_000002424ab68148 .param/l "addu" 0 4 5, C4<100001>;
P_000002424ab68180 .param/l "and_" 0 4 5, C4<100100>;
P_000002424ab681b8 .param/l "andi" 0 4 8, C4<001100>;
P_000002424ab681f0 .param/l "beq" 0 4 10, C4<000100>;
P_000002424ab68228 .param/l "bne" 0 4 10, C4<000101>;
P_000002424ab68260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002424ab68298 .param/l "j" 0 4 12, C4<000010>;
P_000002424ab682d0 .param/l "jal" 0 4 12, C4<000011>;
P_000002424ab68308 .param/l "jr" 0 4 6, C4<001000>;
P_000002424ab68340 .param/l "lw" 0 4 8, C4<100011>;
P_000002424ab68378 .param/l "nor_" 0 4 5, C4<100111>;
P_000002424ab683b0 .param/l "or_" 0 4 5, C4<100101>;
P_000002424ab683e8 .param/l "ori" 0 4 8, C4<001101>;
P_000002424ab68420 .param/l "sgt" 0 4 6, C4<101011>;
P_000002424ab68458 .param/l "sll" 0 4 6, C4<000000>;
P_000002424ab68490 .param/l "slt" 0 4 5, C4<101010>;
P_000002424ab684c8 .param/l "slti" 0 4 8, C4<101010>;
P_000002424ab68500 .param/l "srl" 0 4 6, C4<000010>;
P_000002424ab68538 .param/l "sub" 0 4 5, C4<100010>;
P_000002424ab68570 .param/l "subu" 0 4 5, C4<100011>;
P_000002424ab685a8 .param/l "sw" 0 4 8, C4<101011>;
P_000002424ab685e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002424ab68618 .param/l "xori" 0 4 8, C4<001110>;
v000002424aafabf0_0 .var "ALUOp", 3 0;
v000002424aaf9930_0 .var "ALUSrc", 0 0;
v000002424aafaab0_0 .var "MemReadEn", 0 0;
v000002424aaf9f70_0 .var "MemWriteEn", 0 0;
v000002424aafadd0_0 .var "MemtoReg", 0 0;
v000002424aafa010_0 .var "RegDst", 0 0;
v000002424aaf9a70_0 .var "RegWriteEn", 0 0;
v000002424aafa3d0_0 .net "funct", 5 0, L_000002424abbc810;  alias, 1 drivers
v000002424aafa650_0 .var "hlt", 0 0;
v000002424aafaf10_0 .net "opcode", 5 0, L_000002424ab72500;  alias, 1 drivers
v000002424aafb050_0 .net "rst", 0 0, v000002424ab721e0_0;  alias, 1 drivers
E_000002424ab01ad0 .event anyedge, v000002424aafb050_0, v000002424aafaf10_0, v000002424aafa3d0_0;
S_000002424a9b6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002424aa94520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002424ab01ed0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002424ab73b20 .functor BUFZ 32, L_000002424abbcc70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002424aaf9b10_0 .net "Data_Out", 31 0, L_000002424ab73b20;  alias, 1 drivers
v000002424aafa970 .array "InstMem", 0 1023, 31 0;
v000002424aafb190_0 .net *"_ivl_0", 31 0, L_000002424abbcc70;  1 drivers
v000002424aafb230_0 .net *"_ivl_3", 9 0, L_000002424abbca90;  1 drivers
v000002424aaf9bb0_0 .net *"_ivl_4", 11 0, L_000002424abbbeb0;  1 drivers
L_000002424ab74260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002424aafa470_0 .net *"_ivl_7", 1 0, L_000002424ab74260;  1 drivers
v000002424aaf9cf0_0 .net "addr", 31 0, v000002424ab69a10_0;  alias, 1 drivers
v000002424aafa510_0 .var/i "i", 31 0;
L_000002424abbcc70 .array/port v000002424aafa970, L_000002424abbbeb0;
L_000002424abbca90 .part v000002424ab69a10_0, 0, 10;
L_000002424abbbeb0 .concat [ 10 2 0 0], L_000002424abbca90, L_000002424ab74260;
S_000002424aa91bc0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002424aa94520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002424ab73ab0 .functor BUFZ 32, L_000002424abbd210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002424ab73500 .functor BUFZ 32, L_000002424abbcef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002424aafab50_0 .net *"_ivl_0", 31 0, L_000002424abbd210;  1 drivers
v000002424aafac90_0 .net *"_ivl_10", 6 0, L_000002424abbc950;  1 drivers
L_000002424ab74338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002424aad5b80_0 .net *"_ivl_13", 1 0, L_000002424ab74338;  1 drivers
v000002424aad5e00_0 .net *"_ivl_2", 6 0, L_000002424abbc270;  1 drivers
L_000002424ab742f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002424ab6a550_0 .net *"_ivl_5", 1 0, L_000002424ab742f0;  1 drivers
v000002424ab69bf0_0 .net *"_ivl_8", 31 0, L_000002424abbcef0;  1 drivers
v000002424ab695b0_0 .net "clk", 0 0, L_000002424ab72f50;  alias, 1 drivers
v000002424ab68c50_0 .var/i "i", 31 0;
v000002424ab69970_0 .net "readData1", 31 0, L_000002424ab73ab0;  alias, 1 drivers
v000002424ab6a410_0 .net "readData2", 31 0, L_000002424ab73500;  alias, 1 drivers
v000002424ab69650_0 .net "readRegister1", 4 0, L_000002424ab71f60;  alias, 1 drivers
v000002424ab68a70_0 .net "readRegister2", 4 0, L_000002424abbd990;  alias, 1 drivers
v000002424ab6a050 .array "registers", 31 0, 31 0;
v000002424ab68bb0_0 .net "rst", 0 0, v000002424ab721e0_0;  alias, 1 drivers
v000002424ab6a190_0 .net "we", 0 0, v000002424aaf9a70_0;  alias, 1 drivers
v000002424ab689d0_0 .net "writeData", 31 0, L_000002424abcfa50;  alias, 1 drivers
v000002424ab691f0_0 .net "writeRegister", 4 0, L_000002424abbcd10;  alias, 1 drivers
E_000002424ab01f90/0 .event negedge, v000002424aafb050_0;
E_000002424ab01f90/1 .event posedge, v000002424ab695b0_0;
E_000002424ab01f90 .event/or E_000002424ab01f90/0, E_000002424ab01f90/1;
L_000002424abbd210 .array/port v000002424ab6a050, L_000002424abbc270;
L_000002424abbc270 .concat [ 5 2 0 0], L_000002424ab71f60, L_000002424ab742f0;
L_000002424abbcef0 .array/port v000002424ab6a050, L_000002424abbc950;
L_000002424abbc950 .concat [ 5 2 0 0], L_000002424abbd990, L_000002424ab74338;
S_000002424aa91d50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002424aa91bc0;
 .timescale 0 0;
v000002424aafa5b0_0 .var/i "i", 31 0;
S_000002424aa7dd60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002424aa94520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002424ab02750 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002424ab731f0 .functor NOT 1, v000002424aafa010_0, C4<0>, C4<0>, C4<0>;
v000002424ab69330_0 .net *"_ivl_0", 0 0, L_000002424ab731f0;  1 drivers
v000002424ab68d90_0 .net "in1", 4 0, L_000002424abbd990;  alias, 1 drivers
v000002424ab6a4b0_0 .net "in2", 4 0, L_000002424ab70fc0;  alias, 1 drivers
v000002424ab687f0_0 .net "out", 4 0, L_000002424abbcd10;  alias, 1 drivers
v000002424ab690b0_0 .net "s", 0 0, v000002424aafa010_0;  alias, 1 drivers
L_000002424abbcd10 .functor MUXZ 5, L_000002424ab70fc0, L_000002424abbd990, L_000002424ab731f0, C4<>;
S_000002424aa7def0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002424aa94520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002424ab018d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002424ab736c0 .functor NOT 1, v000002424aafadd0_0, C4<0>, C4<0>, C4<0>;
v000002424ab68cf0_0 .net *"_ivl_0", 0 0, L_000002424ab736c0;  1 drivers
v000002424ab68e30_0 .net "in1", 31 0, v000002424ab68890_0;  alias, 1 drivers
v000002424ab68f70_0 .net "in2", 31 0, v000002424ab69470_0;  alias, 1 drivers
v000002424ab686b0_0 .net "out", 31 0, L_000002424abcfa50;  alias, 1 drivers
v000002424ab69290_0 .net "s", 0 0, v000002424aafadd0_0;  alias, 1 drivers
L_000002424abcfa50 .functor MUXZ 32, v000002424ab69470_0, v000002424ab68890_0, L_000002424ab736c0, C4<>;
S_000002424aac4a30 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002424aa94520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002424aac4bc0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002424aac4bf8 .param/l "AND" 0 9 12, C4<0010>;
P_000002424aac4c30 .param/l "NOR" 0 9 12, C4<0101>;
P_000002424aac4c68 .param/l "OR" 0 9 12, C4<0011>;
P_000002424aac4ca0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002424aac4cd8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002424aac4d10 .param/l "SLT" 0 9 12, C4<0110>;
P_000002424aac4d48 .param/l "SRL" 0 9 12, C4<1001>;
P_000002424aac4d80 .param/l "SUB" 0 9 12, C4<0001>;
P_000002424aac4db8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002424aac4df0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002424aac4e28 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002424ab747b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002424ab6a0f0_0 .net/2u *"_ivl_0", 31 0, L_000002424ab747b8;  1 drivers
v000002424ab68750_0 .net "opSel", 3 0, v000002424aafabf0_0;  alias, 1 drivers
v000002424ab69b50_0 .net "operand1", 31 0, L_000002424abcf0f0;  alias, 1 drivers
v000002424ab6a2d0_0 .net "operand2", 31 0, L_000002424abcf050;  alias, 1 drivers
v000002424ab68890_0 .var "result", 31 0;
v000002424ab68930_0 .net "zero", 0 0, L_000002424abce970;  alias, 1 drivers
E_000002424ab01810 .event anyedge, v000002424aafabf0_0, v000002424ab69b50_0, v000002424aaf9c50_0;
L_000002424abce970 .cmp/eq 32, v000002424ab68890_0, L_000002424ab747b8;
S_000002424aab0210 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002424aa94520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002424ab6a670 .param/l "RType" 0 4 2, C4<000000>;
P_000002424ab6a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000002424ab6a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000002424ab6a718 .param/l "addu" 0 4 5, C4<100001>;
P_000002424ab6a750 .param/l "and_" 0 4 5, C4<100100>;
P_000002424ab6a788 .param/l "andi" 0 4 8, C4<001100>;
P_000002424ab6a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000002424ab6a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000002424ab6a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002424ab6a868 .param/l "j" 0 4 12, C4<000010>;
P_000002424ab6a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000002424ab6a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000002424ab6a910 .param/l "lw" 0 4 8, C4<100011>;
P_000002424ab6a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000002424ab6a980 .param/l "or_" 0 4 5, C4<100101>;
P_000002424ab6a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000002424ab6a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002424ab6aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000002424ab6aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000002424ab6aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000002424ab6aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000002424ab6ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000002424ab6ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000002424ab6ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000002424ab6abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002424ab6abe8 .param/l "xori" 0 4 8, C4<001110>;
v000002424ab69c90_0 .var "PCsrc", 0 0;
v000002424ab68ed0_0 .net "funct", 5 0, L_000002424abbc810;  alias, 1 drivers
v000002424ab69e70_0 .net "opcode", 5 0, L_000002424ab72500;  alias, 1 drivers
v000002424ab69150_0 .net "operand1", 31 0, L_000002424ab73ab0;  alias, 1 drivers
v000002424ab69d30_0 .net "operand2", 31 0, L_000002424abcf050;  alias, 1 drivers
v000002424ab696f0_0 .net "rst", 0 0, v000002424ab721e0_0;  alias, 1 drivers
E_000002424ab01b10/0 .event anyedge, v000002424aafb050_0, v000002424aafaf10_0, v000002424ab69970_0, v000002424aaf9c50_0;
E_000002424ab01b10/1 .event anyedge, v000002424aafa3d0_0;
E_000002424ab01b10 .event/or E_000002424ab01b10/0, E_000002424ab01b10/1;
S_000002424aab03a0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002424aa94520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002424ab68b10 .array "DataMem", 0 1023, 31 0;
v000002424ab693d0_0 .net "address", 31 0, v000002424ab68890_0;  alias, 1 drivers
v000002424ab69fb0_0 .net "clock", 0 0, L_000002424ab73730;  1 drivers
v000002424ab69830_0 .net "data", 31 0, L_000002424ab73500;  alias, 1 drivers
v000002424ab69010_0 .var/i "i", 31 0;
v000002424ab69470_0 .var "q", 31 0;
v000002424ab69510_0 .net "rden", 0 0, v000002424aafaab0_0;  alias, 1 drivers
v000002424ab69790_0 .net "wren", 0 0, v000002424aaf9f70_0;  alias, 1 drivers
E_000002424ab019d0 .event posedge, v000002424ab69fb0_0;
S_000002424aa76a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002424aa94520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002424ab01a10 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002424ab698d0_0 .net "PCin", 31 0, L_000002424abbc630;  alias, 1 drivers
v000002424ab69a10_0 .var "PCout", 31 0;
v000002424ab69ab0_0 .net "clk", 0 0, L_000002424ab72f50;  alias, 1 drivers
v000002424ab69dd0_0 .net "rst", 0 0, v000002424ab721e0_0;  alias, 1 drivers
    .scope S_000002424aab0210;
T_0 ;
    %wait E_000002424ab01b10;
    %load/vec4 v000002424ab696f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002424ab69c90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002424ab69e70_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002424ab69150_0;
    %load/vec4 v000002424ab69d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002424ab69e70_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002424ab69150_0;
    %load/vec4 v000002424ab69d30_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002424ab69e70_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002424ab69e70_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002424ab69e70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002424ab68ed0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002424ab69c90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002424aa76a80;
T_1 ;
    %wait E_000002424ab01f90;
    %load/vec4 v000002424ab69dd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002424ab69a10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002424ab698d0_0;
    %assign/vec4 v000002424ab69a10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002424a9b6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002424aafa510_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002424aafa510_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002424aafa510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %load/vec4 v000002424aafa510_0;
    %addi 1, 0, 32;
    %store/vec4 v000002424aafa510_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424aafa970, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002424a9b69c0;
T_3 ;
    %wait E_000002424ab01ad0;
    %load/vec4 v000002424aafb050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002424aafa650_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002424aaf9930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002424aaf9a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002424aaf9f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002424aafadd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002424aafaab0_0, 0;
    %assign/vec4 v000002424aafa010_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002424aafa650_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002424aafabf0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002424aaf9930_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002424aaf9a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002424aaf9f70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002424aafadd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002424aafaab0_0, 0, 1;
    %store/vec4 v000002424aafa010_0, 0, 1;
    %load/vec4 v000002424aafaf10_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aafa650_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aafa010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9a70_0, 0;
    %load/vec4 v000002424aafa3d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9930_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9930_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aafa010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9930_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002424aafa010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9930_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9930_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9930_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9930_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9930_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aafaab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aafadd0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002424aaf9930_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002424aafabf0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002424aa91bc0;
T_4 ;
    %wait E_000002424ab01f90;
    %fork t_1, S_000002424aa91d50;
    %jmp t_0;
    .scope S_000002424aa91d50;
t_1 ;
    %load/vec4 v000002424ab68bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002424aafa5b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002424aafa5b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002424aafa5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab6a050, 0, 4;
    %load/vec4 v000002424aafa5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002424aafa5b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002424ab6a190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002424ab689d0_0;
    %load/vec4 v000002424ab691f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab6a050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab6a050, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002424aa91bc0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002424aa91bc0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002424ab68c50_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002424ab68c50_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002424ab68c50_0;
    %ix/getv/s 4, v000002424ab68c50_0;
    %load/vec4a v000002424ab6a050, 4;
    %ix/getv/s 4, v000002424ab68c50_0;
    %load/vec4a v000002424ab6a050, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002424ab68c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002424ab68c50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002424aac4a30;
T_6 ;
    %wait E_000002424ab01810;
    %load/vec4 v000002424ab68750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002424ab68890_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002424ab69b50_0;
    %load/vec4 v000002424ab6a2d0_0;
    %add;
    %assign/vec4 v000002424ab68890_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002424ab69b50_0;
    %load/vec4 v000002424ab6a2d0_0;
    %sub;
    %assign/vec4 v000002424ab68890_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002424ab69b50_0;
    %load/vec4 v000002424ab6a2d0_0;
    %and;
    %assign/vec4 v000002424ab68890_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002424ab69b50_0;
    %load/vec4 v000002424ab6a2d0_0;
    %or;
    %assign/vec4 v000002424ab68890_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002424ab69b50_0;
    %load/vec4 v000002424ab6a2d0_0;
    %xor;
    %assign/vec4 v000002424ab68890_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002424ab69b50_0;
    %load/vec4 v000002424ab6a2d0_0;
    %or;
    %inv;
    %assign/vec4 v000002424ab68890_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002424ab69b50_0;
    %load/vec4 v000002424ab6a2d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002424ab68890_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002424ab6a2d0_0;
    %load/vec4 v000002424ab69b50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002424ab68890_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002424ab69b50_0;
    %ix/getv 4, v000002424ab6a2d0_0;
    %shiftl 4;
    %assign/vec4 v000002424ab68890_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002424ab69b50_0;
    %ix/getv 4, v000002424ab6a2d0_0;
    %shiftr 4;
    %assign/vec4 v000002424ab68890_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002424aab03a0;
T_7 ;
    %wait E_000002424ab019d0;
    %load/vec4 v000002424ab69510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002424ab693d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002424ab68b10, 4;
    %assign/vec4 v000002424ab69470_0, 0;
T_7.0 ;
    %load/vec4 v000002424ab69790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002424ab69830_0;
    %ix/getv 3, v000002424ab693d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002424aab03a0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002424ab69010_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002424ab69010_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002424ab69010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %load/vec4 v000002424ab69010_0;
    %addi 1, 0, 32;
    %store/vec4 v000002424ab69010_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002424ab68b10, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002424aab03a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002424ab69010_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002424ab69010_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002424ab69010_0;
    %load/vec4a v000002424ab68b10, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002424ab69010_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002424ab69010_0;
    %addi 1, 0, 32;
    %store/vec4 v000002424ab69010_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002424aa94520;
T_10 ;
    %wait E_000002424ab01f90;
    %load/vec4 v000002424ab720a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002424ab725a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002424ab725a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002424ab725a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002424aaf2620;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002424ab72320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002424ab721e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002424aaf2620;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002424ab72320_0;
    %inv;
    %assign/vec4 v000002424ab72320_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002424aaf2620;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002424ab721e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002424ab721e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002424ab72640_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
