{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573791496463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573791496463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 01:18:16 2019 " "Processing started: Fri Nov 15 01:18:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573791496463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573791496463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aes -c aes " "Command: quartus_map --read_settings_files=on --write_settings_files=off aes -c aes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573791496463 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573791496858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftrows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftrows-rtl " "Found design unit 1: shiftrows-rtl" {  } { { "shiftrows.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/shiftrows.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497384 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftrows " "Found entity 1: shiftrows" {  } { { "shiftrows.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/shiftrows.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573791497384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mixcolumns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixcolumns-rtl " "Found design unit 1: mixcolumns-rtl" {  } { { "mixcolumns.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/mixcolumns.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497388 ""} { "Info" "ISGN_ENTITY_NAME" "1 mixcolumns " "Found entity 1: mixcolumns" {  } { { "mixcolumns.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/mixcolumns.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573791497388 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "key.vhd " "Can't analyze file -- file key.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1573791497395 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "textKey.vhd " "Can't analyze file -- file textKey.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1573791497401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-rtl " "Found design unit 1: fsm-rtl" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497404 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573791497404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aes.vhd 2 1 " "Using design file aes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes-rtl " "Found design unit 1: aes-rtl" {  } { { "aes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497458 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes " "Found entity 1: aes" {  } { { "aes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497458 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1573791497458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aes " "Elaborating entity \"aes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573791497461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addroundkey.vhd 2 1 " "Using design file addroundkey.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addRoundKey-rtl " "Found design unit 1: addRoundKey-rtl" {  } { { "addroundkey.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/addroundkey.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497480 ""} { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "addroundkey.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/addroundkey.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497480 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1573791497480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addRoundKey addRoundKey:ARK " "Elaborating entity \"addRoundKey\" for hierarchy \"addRoundKey:ARK\"" {  } { { "aes.vhd" "ARK" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791497481 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subbytes.vhd 2 1 " "Using design file subbytes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subBytes-rtl " "Found design unit 1: subBytes-rtl" {  } { { "subbytes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/subbytes.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497497 ""} { "Info" "ISGN_ENTITY_NAME" "1 subBytes " "Found entity 1: subBytes" {  } { { "subbytes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/subbytes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497497 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1573791497497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subbytes subbytes:SB " "Elaborating entity \"subbytes\" for hierarchy \"subbytes:SB\"" {  } { { "aes.vhd" "SB" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791497499 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sbox.vhd 2 1 " "Using design file sbox.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-behaviour " "Found design unit 1: sbox-behaviour" {  } { { "sbox.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/sbox.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497515 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "sbox.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/sbox.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1573791497515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox subbytes:SB\|sbox:sub1 " "Elaborating entity \"sbox\" for hierarchy \"subbytes:SB\|sbox:sub1\"" {  } { { "subbytes.vhd" "sub1" { Text "C:/Users/Arthur/Documents/designs/AES/subbytes.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791497518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftrows shiftrows:SR " "Elaborating entity \"shiftrows\" for hierarchy \"shiftrows:SR\"" {  } { { "aes.vhd" "SR" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791497528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixcolumns mixcolumns:MC " "Elaborating entity \"mixcolumns\" for hierarchy \"mixcolumns:MC\"" {  } { { "aes.vhd" "MC" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791497531 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keys.vhd 2 1 " "Using design file keys.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keys-rtl " "Found design unit 1: keys-rtl" {  } { { "keys.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/keys.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497548 ""} { "Info" "ISGN_ENTITY_NAME" "1 keys " "Found entity 1: keys" {  } { { "keys.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/keys.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497548 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1573791497548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keys keys:KEY " "Elaborating entity \"keys\" for hierarchy \"keys:KEY\"" {  } { { "aes.vhd" "KEY" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791497550 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp keys.vhd(27) " "Verilog HDL or VHDL warning at keys.vhd(27): object \"temp\" assigned a value but never read" {  } { { "keys.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/keys.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573791497552 "|aes|keys:KEY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcon\[0\] keys.vhd(54) " "Inferred latch for \"rcon\[0\]\" at keys.vhd(54)" {  } { { "keys.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/keys.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791497552 "|aes|keys:KEY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcon\[1\] keys.vhd(54) " "Inferred latch for \"rcon\[1\]\" at keys.vhd(54)" {  } { { "keys.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/keys.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791497552 "|aes|keys:KEY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcon\[2\] keys.vhd(54) " "Inferred latch for \"rcon\[2\]\" at keys.vhd(54)" {  } { { "keys.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/keys.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791497553 "|aes|keys:KEY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcon\[3\] keys.vhd(54) " "Inferred latch for \"rcon\[3\]\" at keys.vhd(54)" {  } { { "keys.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/keys.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791497553 "|aes|keys:KEY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcon\[4\] keys.vhd(54) " "Inferred latch for \"rcon\[4\]\" at keys.vhd(54)" {  } { { "keys.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/keys.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791497553 "|aes|keys:KEY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcon\[5\] keys.vhd(54) " "Inferred latch for \"rcon\[5\]\" at keys.vhd(54)" {  } { { "keys.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/keys.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791497553 "|aes|keys:KEY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcon\[6\] keys.vhd(54) " "Inferred latch for \"rcon\[6\]\" at keys.vhd(54)" {  } { { "keys.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/keys.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791497553 "|aes|keys:KEY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcon\[7\] keys.vhd(54) " "Inferred latch for \"rcon\[7\]\" at keys.vhd(54)" {  } { { "keys.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/keys.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791497553 "|aes|keys:KEY"}
{ "Warning" "WSGN_SEARCH_FILE" "sboxkey.vhd 2 1 " "Using design file sboxkey.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sboxKey-behaviour " "Found design unit 1: sboxKey-behaviour" {  } { { "sboxkey.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/sboxkey.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497567 ""} { "Info" "ISGN_ENTITY_NAME" "1 sboxKey " "Found entity 1: sboxKey" {  } { { "sboxkey.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/sboxkey.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791497567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1573791497567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sboxKey keys:KEY\|sboxKey:SBK " "Elaborating entity \"sboxKey\" for hierarchy \"keys:KEY\|sboxKey:SBK\"" {  } { { "keys.vhd" "SBK" { Text "C:/Users/Arthur/Documents/designs/AES/keys.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791497569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:SM " "Elaborating entity \"fsm\" for hierarchy \"fsm:SM\"" {  } { { "aes.vhd" "SM" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791497575 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selInicio fsm.vhd(78) " "VHDL Process Statement warning at fsm.vhd(78): inferring latch(es) for signal or variable \"selInicio\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573791497578 "|aes|fsm:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selRound fsm.vhd(78) " "VHDL Process Statement warning at fsm.vhd(78): inferring latch(es) for signal or variable \"selRound\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573791497578 "|aes|fsm:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selMuxKeys fsm.vhd(78) " "VHDL Process Statement warning at fsm.vhd(78): inferring latch(es) for signal or variable \"selMuxKeys\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573791497578 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selMuxKeys fsm.vhd(78) " "Inferred latch for \"selMuxKeys\" at fsm.vhd(78)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791497579 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selRound fsm.vhd(78) " "Inferred latch for \"selRound\" at fsm.vhd(78)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791497579 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selInicio fsm.vhd(78) " "Inferred latch for \"selInicio\" at fsm.vhd(78)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791497579 "|aes|fsm:SM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|selRound " "Latch fsm:SM\|selRound has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s3 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s3" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791501717 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791501717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|selMuxKeys " "Latch fsm:SM\|selMuxKeys has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s3 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s3" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791501718 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791501718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573791503897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573791546668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791546668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5265 " "Implemented 5265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573791547041 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573791547041 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5135 " "Implemented 5135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573791547041 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573791547041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573791547092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 01:19:07 2019 " "Processing ended: Fri Nov 15 01:19:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573791547092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573791547092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573791547092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573791547092 ""}
