INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:12:02 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : video_filter
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 tehb14/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mem_controller2/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.612ns (32.592%)  route 3.334ns (67.408%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 7.141 - 6.000 ) 
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1361, unset)         1.286     1.286    tehb14/clk
    SLICE_X10Y103        FDCE                                         r  tehb14/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.259     1.545 r  tehb14/data_reg_reg[4]/Q
                         net (fo=3, routed)           0.255     1.800    tehb14/data_reg[4]
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.053     1.853 r  tehb14/validArray[0]_i_19/O
                         net (fo=5, routed)           0.217     2.069    cmpi2/validArray_reg[0]_i_5_1
    SLICE_X10Y101        LUT6 (Prop_lut6_I5_O)        0.135     2.204 r  cmpi2/validArray[0]_i_11/O
                         net (fo=1, routed)           0.302     2.506    cmpi2/validArray[0]_i_11_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     2.756 f  cmpi2/validArray_reg[0]_i_5/CO[3]
                         net (fo=15, routed)          0.364     3.119    tehb18/dataOutArray[0][0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.043     3.162 f  tehb18/Memory_reg_0_3_0_0_i_4/O
                         net (fo=11, routed)          0.263     3.425    control_merge5/oehb1/data_reg_reg[0]_3
    SLICE_X9Y104         LUT6 (Prop_lut6_I5_O)        0.043     3.468 r  control_merge5/oehb1/Memory_reg_0_3_0_0_i_1__0/O
                         net (fo=34, routed)          0.594     4.063    control_merge5/oehb1/data_reg_reg[0]_0
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.043     4.106 r  control_merge5/oehb1/pixelB_we0_INST_0_i_1/O
                         net (fo=5, routed)           0.229     4.335    fork10/generateBlocks[1].regblock/tehb4_pValidArray_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I4_O)        0.043     4.378 r  fork10/generateBlocks[1].regblock/pixelB_we0_INST_0/O
                         net (fo=45, routed)          0.803     5.181    fork10/generateBlocks[1].regblock/reg_value_reg_0
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.043     5.224 r  fork10/generateBlocks[1].regblock/counter[3]_i_5__0/O
                         net (fo=1, routed)           0.000     5.224    mem_controller2/S[1]
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.480 r  mem_controller2/counter_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     5.480    mem_controller2/counter_reg[3]_i_1__1_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.534 r  mem_controller2/counter_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     5.534    mem_controller2/counter_reg[7]_i_1__1_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.588 r  mem_controller2/counter_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     5.588    mem_controller2/counter_reg[11]_i_1__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.642 r  mem_controller2/counter_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     5.642    mem_controller2/counter_reg[15]_i_1__1_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.696 r  mem_controller2/counter_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.007     5.703    mem_controller2/counter_reg[19]_i_1__1_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.757 r  mem_controller2/counter_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     5.757    mem_controller2/counter_reg[23]_i_1__1_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.811 r  mem_controller2/counter_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    mem_controller2/counter_reg[27]_i_1__1_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120     5.931 r  mem_controller2/counter_reg[31]_i_1__1/O[2]
                         net (fo=2, routed)           0.301     6.232    mem_controller2/counter[30]
    SLICE_X11Y127        FDCE                                         r  mem_controller2/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=1361, unset)         1.141     7.141    mem_controller2/clk
    SLICE_X11Y127        FDCE                                         r  mem_controller2/counter_reg[30]/C
                         clock pessimism              0.085     7.226    
                         clock uncertainty           -0.035     7.191    
    SLICE_X11Y127        FDCE (Setup_fdce_C_D)       -0.103     7.088    mem_controller2/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          7.088    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                  0.856    




