{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 19 15:52:16 2020 " "Info: Processing started: Thu Mar 19 15:52:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off OXPAHA -c OXPAHA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off OXPAHA -c OXPAHA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 360 -384 -216 376 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst4 " "Info: Detected ripple clock \"inst4\" as buffer" {  } { { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[1\] memory rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|ram_block1a0~porta_address_reg1 149.01 MHz 6.711 ns Internal " "Info: Clock \"clk\" has Internal fmax of 149.01 MHz between source register \"cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[1\]\" and destination memory \"rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|ram_block1a0~porta_address_reg1\" (period= 6.711 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.791 ns + Longest register memory " "Info: + Longest register to memory delay is 1.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[1\] 1 REG LCFF_X10_Y5_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y5_N25; Fanout = 2; REG Node = 'cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_mkh.tdf" "" { Text "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/db/cntr_mkh.tdf" 51 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.176 ns) 1.791 ns rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M4K_X11_Y5 4 " "Info: 2: + IC(1.615 ns) + CELL(0.176 ns) = 1.791 ns; Loc. = M4K_X11_Y5; Fanout = 4; MEM Node = 'rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_tv61.tdf" "" { Text "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/db/altsyncram_tv61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 9.83 % ) " "Info: Total cell delay = 0.176 ns ( 9.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.615 ns ( 90.17 % ) " "Info: Total interconnect delay = 1.615 ns ( 90.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.791 ns" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] {} rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 1.615ns } { 0.000ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.570 ns - Smallest " "Info: - Smallest clock skew is -4.570 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.901 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 360 -384 -216 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 14 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 14; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 360 -384 -216 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.835 ns) 2.901 ns rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X11_Y5 4 " "Info: 3: + IC(0.847 ns) + CELL(0.835 ns) = 2.901 ns; Loc. = M4K_X11_Y5; Fanout = 4; MEM Node = 'rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { clk~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_tv61.tdf" "" { Text "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/db/altsyncram_tv61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 66.01 % ) " "Info: Total cell delay = 1.915 ns ( 66.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 33.99 % ) " "Info: Total interconnect delay = 0.986 ns ( 33.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { clk clk~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { clk {} clk~combout {} clk~clkctrl {} rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.139ns 0.847ns } { 0.000ns 1.080ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.471 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 360 -384 -216 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.970 ns) 3.357 ns inst4 2 REG LCFF_X6_Y9_N25 2 " "Info: 2: + IC(1.307 ns) + CELL(0.970 ns) = 3.357 ns; Loc. = LCFF_X6_Y9_N25; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { clk inst4 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.528 ns) + CELL(0.000 ns) 5.885 ns inst4~clkctrl 3 COMB CLKCTRL_G4 3 " "Info: 3: + IC(2.528 ns) + CELL(0.000 ns) = 5.885 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 7.471 ns cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[1\] 4 REG LCFF_X10_Y5_N25 2 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 7.471 ns; Loc. = LCFF_X10_Y5_N25; Fanout = 2; REG Node = 'cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst4~clkctrl cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_mkh.tdf" "" { Text "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/db/cntr_mkh.tdf" 51 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 36.35 % ) " "Info: Total cell delay = 2.716 ns ( 36.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.755 ns ( 63.65 % ) " "Info: Total interconnect delay = 4.755 ns ( 63.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.471 ns" { clk inst4 inst4~clkctrl cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.471 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.307ns 2.528ns 0.920ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { clk clk~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { clk {} clk~combout {} clk~clkctrl {} rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.139ns 0.847ns } { 0.000ns 1.080ns 0.000ns 0.835ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.471 ns" { clk inst4 inst4~clkctrl cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.471 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.307ns 2.528ns 0.920ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_mkh.tdf" "" { Text "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/db/cntr_mkh.tdf" 51 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_tv61.tdf" "" { Text "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/db/altsyncram_tv61.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.791 ns" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] {} rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 1.615ns } { 0.000ns 0.176ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { clk clk~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { clk {} clk~combout {} clk~clkctrl {} rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.139ns 0.847ns } { 0.000ns 1.080ns 0.000ns 0.835ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.471 ns" { clk inst4 inst4~clkctrl cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.471 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.307ns 2.528ns 0.920ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst4 pb_up clk 4.760 ns register " "Info: tsu for register \"inst4\" (data pin = \"pb_up\", clock pin = \"clk\") is 4.760 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.853 ns + Longest pin register " "Info: + Longest pin to register delay is 7.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.915 ns) 0.915 ns pb_up 1 PIN PIN_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_N3; Fanout = 1; PIN Node = 'pb_up'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pb_up } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 344 -384 -216 360 "pb_up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.624 ns) + CELL(0.206 ns) 7.745 ns inst4~6 2 COMB LCCOMB_X6_Y9_N24 1 " "Info: 2: + IC(6.624 ns) + CELL(0.206 ns) = 7.745 ns; Loc. = LCCOMB_X6_Y9_N24; Fanout = 1; COMB Node = 'inst4~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.830 ns" { pb_up inst4~6 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.853 ns inst4 3 REG LCFF_X6_Y9_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.853 ns; Loc. = LCFF_X6_Y9_N25; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~6 inst4 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 15.65 % ) " "Info: Total cell delay = 1.229 ns ( 15.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.624 ns ( 84.35 % ) " "Info: Total interconnect delay = 6.624 ns ( 84.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.853 ns" { pb_up inst4~6 inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.853 ns" { pb_up {} pb_up~combout {} inst4~6 {} inst4 {} } { 0.000ns 0.000ns 6.624ns 0.000ns } { 0.000ns 0.915ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.053 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 360 -384 -216 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.666 ns) 3.053 ns inst4 2 REG LCFF_X6_Y9_N25 2 " "Info: 2: + IC(1.307 ns) + CELL(0.666 ns) = 3.053 ns; Loc. = LCFF_X6_Y9_N25; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { clk inst4 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 57.19 % ) " "Info: Total cell delay = 1.746 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.307 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.053 ns" { clk inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.053 ns" { clk {} clk~combout {} inst4 {} } { 0.000ns 0.000ns 1.307ns } { 0.000ns 1.080ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.853 ns" { pb_up inst4~6 inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.853 ns" { pb_up {} pb_up~combout {} inst4~6 {} inst4 {} } { 0.000ns 0.000ns 6.624ns 0.000ns } { 0.000ns 0.915ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.053 ns" { clk inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.053 ns" { clk {} clk~combout {} inst4 {} } { 0.000ns 0.000ns 1.307ns } { 0.000ns 1.080ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ok reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 10.163 ns register " "Info: tco from clock \"clk\" to destination pin \"ok\" through register \"reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is 10.163 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.799 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 360 -384 -216 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 14 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 14; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 360 -384 -216 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 2.799 ns reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X5_Y5_N11 1 " "Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.799 ns; Loc. = LCFF_X5_Y5_N11; Fanout = 1; REG Node = 'reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl reg:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.38 % ) " "Info: Total cell delay = 1.746 ns ( 62.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.053 ns ( 37.62 % ) " "Info: Total interconnect delay = 1.053 ns ( 37.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { clk clk~clkctrl reg:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.799 ns" { clk {} clk~combout {} clk~clkctrl {} reg:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.060 ns + Longest register pin " "Info: + Longest register to pin delay is 7.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X5_Y5_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y5_N11; Fanout = 1; REG Node = 'reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.651 ns) 1.112 ns cmp:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|result_wire\[0\]~37 2 COMB LCCOMB_X5_Y5_N12 1 " "Info: 2: + IC(0.461 ns) + CELL(0.651 ns) = 1.112 ns; Loc. = LCCOMB_X5_Y5_N12; Fanout = 1; COMB Node = 'cmp:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|result_wire\[0\]~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { reg:inst|lpm_ff:lpm_ff_component|dffs[1] cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 } "NODE_NAME" } } { "db/cmpr_9hg.tdf" "" { Text "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/db/cmpr_9hg.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 1.679 ns cmp:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|result_wire\[0\] 3 COMB LCCOMB_X5_Y5_N20 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 1.679 ns; Loc. = LCCOMB_X5_Y5_N20; Fanout = 1; COMB Node = 'cmp:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|result_wire\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] } "NODE_NAME" } } { "db/cmpr_9hg.tdf" "" { Text "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/db/cmpr_9hg.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(3.186 ns) 7.060 ns ok 4 PIN PIN_F6 0 " "Info: 4: + IC(2.195 ns) + CELL(3.186 ns) = 7.060 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'ok'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.381 ns" { cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] ok } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 144 1248 1424 160 "ok" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.043 ns ( 57.27 % ) " "Info: Total cell delay = 4.043 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.017 ns ( 42.73 % ) " "Info: Total interconnect delay = 3.017 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { reg:inst|lpm_ff:lpm_ff_component|dffs[1] cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] ok } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { reg:inst|lpm_ff:lpm_ff_component|dffs[1] {} cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 {} cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] {} ok {} } { 0.000ns 0.461ns 0.361ns 2.195ns } { 0.000ns 0.651ns 0.206ns 3.186ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { clk clk~clkctrl reg:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.799 ns" { clk {} clk~combout {} clk~clkctrl {} reg:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { reg:inst|lpm_ff:lpm_ff_component|dffs[1] cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] ok } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { reg:inst|lpm_ff:lpm_ff_component|dffs[1] {} cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 {} cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] {} ok {} } { 0.000ns 0.461ns 0.361ns 2.195ns } { 0.000ns 0.651ns 0.206ns 3.186ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst26 clr1_down clk 4.902 ns register " "Info: th for register \"inst26\" (data pin = \"clr1_down\", clock pin = \"clk\") is 4.902 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.428 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 360 -384 -216 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.970 ns) 3.357 ns inst4 2 REG LCFF_X6_Y9_N25 2 " "Info: 2: + IC(1.307 ns) + CELL(0.970 ns) = 3.357 ns; Loc. = LCFF_X6_Y9_N25; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { clk inst4 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.528 ns) + CELL(0.000 ns) 5.885 ns inst4~clkctrl 3 COMB CLKCTRL_G4 3 " "Info: 3: + IC(2.528 ns) + CELL(0.000 ns) = 5.885 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.666 ns) 7.428 ns inst26 4 REG LCFF_X28_Y9_N9 2 " "Info: 4: + IC(0.877 ns) + CELL(0.666 ns) = 7.428 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 2; REG Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { inst4~clkctrl inst26 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 496 168 232 576 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 36.56 % ) " "Info: Total cell delay = 2.716 ns ( 36.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.712 ns ( 63.44 % ) " "Info: Total interconnect delay = 4.712 ns ( 63.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.428 ns" { clk inst4 inst4~clkctrl inst26 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.428 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} inst26 {} } { 0.000ns 0.000ns 1.307ns 2.528ns 0.877ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 496 168 232 576 "inst26" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.832 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clr1_down 1 PIN PIN_J16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_J16; Fanout = 1; PIN Node = 'clr1_down'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr1_down } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 512 -120 48 528 "clr1_down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.206 ns) 2.724 ns inst26~6 2 COMB LCCOMB_X28_Y9_N8 1 " "Info: 2: + IC(1.438 ns) + CELL(0.206 ns) = 2.724 ns; Loc. = LCCOMB_X28_Y9_N8; Fanout = 1; COMB Node = 'inst26~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { clr1_down inst26~6 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 496 168 232 576 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.832 ns inst26 3 REG LCFF_X28_Y9_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.832 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 2; REG Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst26~6 inst26 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "C:/Users/Hromovskih/Desktop/13027/Новая папка (3)/OXPAHA.bdf" { { 496 168 232 576 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 49.22 % ) " "Info: Total cell delay = 1.394 ns ( 49.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 50.78 % ) " "Info: Total interconnect delay = 1.438 ns ( 50.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clr1_down inst26~6 inst26 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clr1_down {} clr1_down~combout {} inst26~6 {} inst26 {} } { 0.000ns 0.000ns 1.438ns 0.000ns } { 0.000ns 1.080ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.428 ns" { clk inst4 inst4~clkctrl inst26 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.428 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} inst26 {} } { 0.000ns 0.000ns 1.307ns 2.528ns 0.877ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clr1_down inst26~6 inst26 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clr1_down {} clr1_down~combout {} inst26~6 {} inst26 {} } { 0.000ns 0.000ns 1.438ns 0.000ns } { 0.000ns 1.080ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 19 15:52:16 2020 " "Info: Processing ended: Thu Mar 19 15:52:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
