// Seed: 3849975649
module module_0 (
    input tri0 id_0,
    input supply1 id_1
    , id_17,
    input tri1 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    output supply1 id_7,
    output supply0 id_8,
    input wor id_9,
    input wor id_10,
    output supply0 id_11,
    input wor id_12,
    output wor id_13,
    input wire id_14,
    input tri0 id_15
);
  wire id_18;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    input wand id_8,
    input wire id_9,
    output wire id_10,
    input tri0 id_11,
    input tri1 id_12,
    output uwire id_13,
    input tri0 id_14,
    input tri1 id_15,
    input tri id_16,
    input tri0 id_17
);
  assign id_2 = id_14;
  module_0(
      id_4,
      id_16,
      id_17,
      id_4,
      id_8,
      id_16,
      id_4,
      id_10,
      id_2,
      id_17,
      id_5,
      id_3,
      id_15,
      id_2,
      id_4,
      id_11
  );
endmodule
