-- -------------------------------------------------------------
-- 
-- File Name: C:\QPSK\hdl_prj_zcu111\hdlsrc\hdlcoder_QPSKTxRx_RFSoC\QPSK_src_pack_vector.vhd
-- Created: 2025-09-17 13:27:52
-- 
-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: QPSK_src_pack_vector
-- Source Path: hdlcoder_QPSKTxRx_RFSoC/QPSK/QPSK Rx/Pack Bits/Pack Vector/pack_vector
-- Hierarchy Level: 4
-- Model version: 9.4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY QPSK_src_pack_vector IS
  PORT( u                                 :   IN    std_logic_vector(31 DOWNTO 0);  -- boolean [32]
        y                                 :   OUT   std_logic_vector(31 DOWNTO 0)  -- uint32
        );
END QPSK_src_pack_vector;


ARCHITECTURE rtl OF QPSK_src_pack_vector IS

  -- Signals
  SIGNAL y_tmp                            : unsigned(31 DOWNTO 0);  -- uint32

BEGIN
  pack_vector_output : PROCESS (u)
    VARIABLE temp : std_logic_vector(31 DOWNTO 0);
  BEGIN
    --MATLAB Function 'QPSK/QPSK Rx/Pack Bits/Pack Vector/pack_vector'
    temp(0) := u(31);
    temp(1) := u(30);
    temp(2) := u(29);
    temp(3) := u(28);
    temp(4) := u(27);
    temp(5) := u(26);
    temp(6) := u(25);
    temp(7) := u(24);
    temp(8) := u(23);
    temp(9) := u(22);
    temp(10) := u(21);
    temp(11) := u(20);
    temp(12) := u(19);
    temp(13) := u(18);
    temp(14) := u(17);
    temp(15) := u(16);
    temp(16) := u(15);
    temp(17) := u(14);
    temp(18) := u(13);
    temp(19) := u(12);
    temp(20) := u(11);
    temp(21) := u(10);
    temp(22) := u(9);
    temp(23) := u(8);
    temp(24) := u(7);
    temp(25) := u(6);
    temp(26) := u(5);
    temp(27) := u(4);
    temp(28) := u(3);
    temp(29) := u(2);
    temp(30) := u(1);
    temp(31) := u(0);
    y_tmp <= unsigned'(temp(0) & temp(1) & temp(2) & temp(3) & temp(4) & temp(5) & temp(6) & temp(7) & temp(8) & temp(9) & temp(10) & temp(11) & temp(12) & temp(13) & temp(14) & temp(15) & temp(16) & temp(17) & temp(18) & temp(19) & temp(20) & temp(21) & temp(22) & temp(23) & temp(24) & temp(25) & temp(26) & temp(27) & temp(28) & temp(29) & temp(30) & temp(31));
  END PROCESS pack_vector_output;


  y <= std_logic_vector(y_tmp);

END rtl;

