{"vcs1":{"timestamp_begin":1681734836.530855465, "rt":0.58, "ut":0.22, "st":0.12}}
{"vcselab":{"timestamp_begin":1681734837.150910200, "rt":0.85, "ut":0.21, "st":0.13}}
{"link":{"timestamp_begin":1681734838.026771067, "rt":0.80, "ut":0.07, "st":0.46}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681734836.235894327}
{"VCS_COMP_START_TIME": 1681734836.235894327}
{"VCS_COMP_END_TIME": 1681734839.379638278}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340676}}
{"stitch_vcselab": {"peak_mem": 239064}}
