Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jan  5 05:36:02 2023
| Host         : DESKTOP-B6S694L running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/hdc_maxi_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                  Instance                                  |                                    Module                                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| bd_0_wrapper                                                               |                                                                       (top) |      28376 |      28367 |       0 |    9 | 35085 |     20 |      0 |          2 |
|   bd_0_i                                                                   |                                                                        bd_0 |      28376 |      28367 |       0 |    9 | 35085 |     20 |      0 |          2 |
|     hls_inst                                                               |                                                             bd_0_hls_inst_0 |      28376 |      28367 |       0 |    9 | 35085 |     20 |      0 |          2 |
|       (hls_inst)                                                           |                                                             bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       inst                                                                 |                                                    bd_0_hls_inst_0_hdc_maxi |      28376 |      28367 |       0 |    9 | 35085 |     20 |      0 |          2 |
|         (inst)                                                             |                                                    bd_0_hls_inst_0_hdc_maxi |         43 |         43 |       0 |    0 |   347 |      0 |      0 |          0 |
|         AM_U                                                               |                                   bd_0_hls_inst_0_hdc_maxi_AM_RAM_AUTO_1R1W |        106 |        106 |       0 |    0 |     0 |      8 |      0 |          0 |
|         control_s_axi_U                                                    |                                      bd_0_hls_inst_0_hdc_maxi_control_s_axi |         28 |         28 |       0 |    0 |    27 |      0 |      0 |          0 |
|         grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139                      |                  bd_0_hls_inst_0_hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 |      17758 |      17758 |       0 |    0 | 32791 |      0 |      0 |          0 |
|           (grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139)                  |                  bd_0_hls_inst_0_hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 |        523 |        523 |       0 |    0 | 32789 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                         |          bd_0_hls_inst_0_hdc_maxi_flow_control_loop_pipe_sequential_init_16 |       9043 |       9043 |       0 |    0 |     2 |      0 |      0 |          0 |
|           mux_42_8192_1_1_U1                                               |                                    bd_0_hls_inst_0_hdc_maxi_mux_42_8192_1_1 |       8192 |       8192 |       0 |    0 |     0 |      0 |      0 |          0 |
|         grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159      |  bd_0_hls_inst_0_hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 |         58 |         58 |       0 |    0 |   431 |      0 |      0 |          1 |
|           (grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159)  |  bd_0_hls_inst_0_hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 |          5 |          5 |       0 |    0 |   429 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                         |          bd_0_hls_inst_0_hdc_maxi_flow_control_loop_pipe_sequential_init_15 |         49 |         49 |       0 |    0 |     2 |      0 |      0 |          0 |
|           mac_muladd_3ns_8ns_8ns_11_4_1_U12                                |                      bd_0_hls_inst_0_hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          1 |
|             hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U               |              bd_0_hls_inst_0_hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          1 |
|         grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178                      |                  bd_0_hls_inst_0_hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5 |        580 |        580 |       0 |    0 |   552 |      0 |      0 |          0 |
|           (grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178)                  |                  bd_0_hls_inst_0_hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5 |        520 |        520 |       0 |    0 |   550 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                         |          bd_0_hls_inst_0_hdc_maxi_flow_control_loop_pipe_sequential_init_14 |         60 |         60 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210                      |                  bd_0_hls_inst_0_hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8 |       8918 |       8917 |       0 |    1 |   381 |      0 |      0 |          0 |
|           (grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210)                  |                  bd_0_hls_inst_0_hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8 |       8886 |       8885 |       0 |    1 |   379 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                         |          bd_0_hls_inst_0_hdc_maxi_flow_control_loop_pipe_sequential_init_13 |         32 |         32 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203     | bd_0_hls_inst_0_hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 |        165 |        157 |       0 |    8 |   187 |      0 |      0 |          1 |
|           (grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203) | bd_0_hls_inst_0_hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 |        114 |        106 |       0 |    8 |   185 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                         |             bd_0_hls_inst_0_hdc_maxi_flow_control_loop_pipe_sequential_init |         39 |         39 |       0 |    0 |     2 |      0 |      0 |          0 |
|           mac_muladd_3ns_8ns_7ns_11_4_1_U42                                |                      bd_0_hls_inst_0_hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1 |         12 |         12 |       0 |    0 |     0 |      0 |      0 |          1 |
|             hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U               |              bd_0_hls_inst_0_hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1 |         12 |         12 |       0 |    0 |     0 |      0 |      0 |          1 |
|         ngram_U                                                            |                                bd_0_hls_inst_0_hdc_maxi_ngram_RAM_AUTO_1R1W |        242 |        242 |       0 |    0 |     0 |      4 |      0 |          0 |
|         regslice_both_AM_out_V_data_V_U                                    |                                      bd_0_hls_inst_0_hdc_maxi_regslice_both |         54 |         54 |       0 |    0 |    68 |      0 |      0 |          0 |
|         regslice_both_IM_V_data_V_U                                        |                                    bd_0_hls_inst_0_hdc_maxi_regslice_both_0 |         22 |         22 |       0 |    0 |    68 |      0 |      0 |          0 |
|         regslice_both_test_data_V_data_V_U                                 |                                    bd_0_hls_inst_0_hdc_maxi_regslice_both_1 |        168 |        168 |       0 |    0 |    69 |      0 |      0 |          0 |
|         regslice_both_test_data_V_dest_V_U                                 |                      bd_0_hls_inst_0_hdc_maxi_regslice_both__parameterized1 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|         regslice_both_test_data_V_id_V_U                                   |                    bd_0_hls_inst_0_hdc_maxi_regslice_both__parameterized1_2 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|         regslice_both_test_data_V_keep_V_U                                 |                      bd_0_hls_inst_0_hdc_maxi_regslice_both__parameterized0 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|         regslice_both_test_data_V_last_V_U                                 |                    bd_0_hls_inst_0_hdc_maxi_regslice_both__parameterized1_3 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|         regslice_both_test_data_V_strb_V_U                                 |                    bd_0_hls_inst_0_hdc_maxi_regslice_both__parameterized0_4 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|         regslice_both_test_data_V_user_V_U                                 |                    bd_0_hls_inst_0_hdc_maxi_regslice_both__parameterized1_5 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|         regslice_both_test_label_out_V_data_V_U                            |                                    bd_0_hls_inst_0_hdc_maxi_regslice_both_6 |         28 |         28 |       0 |    0 |    68 |      0 |      0 |          0 |
|         regslice_both_test_label_out_V_dest_V_U                            |                    bd_0_hls_inst_0_hdc_maxi_regslice_both__parameterized1_7 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|         regslice_both_test_label_out_V_id_V_U                              |                    bd_0_hls_inst_0_hdc_maxi_regslice_both__parameterized1_8 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|         regslice_both_test_label_out_V_keep_V_U                            |                    bd_0_hls_inst_0_hdc_maxi_regslice_both__parameterized0_9 |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|         regslice_both_test_label_out_V_last_V_U                            |                   bd_0_hls_inst_0_hdc_maxi_regslice_both__parameterized1_10 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|         regslice_both_test_label_out_V_strb_V_U                            |                   bd_0_hls_inst_0_hdc_maxi_regslice_both__parameterized0_11 |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|         regslice_both_test_label_out_V_user_V_U                            |                   bd_0_hls_inst_0_hdc_maxi_regslice_both__parameterized1_12 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|         test_data_d_U                                                      |                          bd_0_hls_inst_0_hdc_maxi_test_data_d_RAM_AUTO_1R1W |        128 |        128 |       0 |    0 |     0 |      8 |      0 |          0 |
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+


