<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>GCNHazardRecognizer.cpp source code [llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='GCNHazardRecognizer.cpp.html'>GCNHazardRecognizer.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- GCNHazardRecognizers.cpp - GCN Hazard Recognizer Impls ------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements hazard recognizers for scheduling on GCN processors.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="GCNHazardRecognizer.h.html">"GCNHazardRecognizer.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="SIDefines.h.html">"SIDefines.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="37">37</th><td><i>// Hazard Recoginizer Implementation</i></td></tr>
<tr><th id="38">38</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizerC1ERKNS_15MachineFunctionE" title='llvm::GCNHazardRecognizer::GCNHazardRecognizer' data-ref="_ZN4llvm19GCNHazardRecognizerC1ERKNS_15MachineFunctionE">GCNHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="38MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="38MF">MF</dfn>) :</td></tr>
<tr><th id="41">41</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::IsHazardRecognizerMode" title='llvm::GCNHazardRecognizer::IsHazardRecognizerMode' data-ref="llvm::GCNHazardRecognizer::IsHazardRecognizerMode">IsHazardRecognizerMode</a>(<b>false</b>),</td></tr>
<tr><th id="42">42</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>(<b>nullptr</b>),</td></tr>
<tr><th id="43">43</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::MF" title='llvm::GCNHazardRecognizer::MF' data-ref="llvm::GCNHazardRecognizer::MF">MF</a>(<a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF">MF</a>),</td></tr>
<tr><th id="44">44</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>(<a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;()),</td></tr>
<tr><th id="45">45</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TII" title='llvm::GCNHazardRecognizer::TII' data-ref="llvm::GCNHazardRecognizer::TII">TII</a>(*<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>()),</td></tr>
<tr><th id="46">46</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TRI" title='llvm::GCNHazardRecognizer::TRI' data-ref="llvm::GCNHazardRecognizer::TRI">TRI</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TII" title='llvm::GCNHazardRecognizer::TII' data-ref="llvm::GCNHazardRecognizer::TII">TII</a>.<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>()),</td></tr>
<tr><th id="47">47</th><td>  ClauseUses(TRI.<span class='error' title="no member named &apos;getNumRegUnits&apos; in &apos;llvm::SIRegisterInfo&apos;">getNumRegUnits</span>()),</td></tr>
<tr><th id="48">48</th><td>  ClauseDefs(TRI.<span class='error' title="no member named &apos;getNumRegUnits&apos; in &apos;llvm::SIRegisterInfo&apos;">getNumRegUnits</span>()) {</td></tr>
<tr><th id="49">49</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::MaxLookAhead" title='llvm::ScheduleHazardRecognizer::MaxLookAhead' data-ref="llvm::ScheduleHazardRecognizer::MaxLookAhead">MaxLookAhead</a> = <var>5</var>;</td></tr>
<tr><th id="50">50</th><td>}</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><em>void</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="virtual decl def" id="_ZN4llvm19GCNHazardRecognizer15EmitInstructionEPNS_5SUnitE" title='llvm::GCNHazardRecognizer::EmitInstruction' data-ref="_ZN4llvm19GCNHazardRecognizer15EmitInstructionEPNS_5SUnitE">EmitInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="39SU" title='SU' data-type='llvm::SUnit *' data-ref="39SU">SU</dfn>) {</td></tr>
<tr><th id="53">53</th><td>  <a class="virtual member" href="#_ZN4llvm19GCNHazardRecognizer15EmitInstructionEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::EmitInstruction' data-ref="_ZN4llvm19GCNHazardRecognizer15EmitInstructionEPNS_12MachineInstrE">EmitInstruction</a>(<a class="local col9 ref" href="#39SU" title='SU' data-ref="39SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="54">54</th><td>}</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><em>void</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="virtual decl def" id="_ZN4llvm19GCNHazardRecognizer15EmitInstructionEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::EmitInstruction' data-ref="_ZN4llvm19GCNHazardRecognizer15EmitInstructionEPNS_12MachineInstrE">EmitInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="40MI" title='MI' data-type='llvm::MachineInstr *' data-ref="40MI">MI</dfn>) {</td></tr>
<tr><th id="57">57</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a> = <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>;</td></tr>
<tr><th id="58">58</th><td>}</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9isDivFMasj" title='isDivFMas' data-type='bool isDivFMas(unsigned int Opcode)' data-ref="_ZL9isDivFMasj">isDivFMas</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="41Opcode" title='Opcode' data-type='unsigned int' data-ref="41Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="61">61</th><td>  <b>return</b> Opcode == AMDGPU::<span class='error' title="no member named &apos;V_DIV_FMAS_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_DIV_FMAS_F32</span> || Opcode == AMDGPU::<span class='error' title="no member named &apos;V_DIV_FMAS_F64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_DIV_FMAS_F64</span>;</td></tr>
<tr><th id="62">62</th><td>}</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9isSGetRegj" title='isSGetReg' data-type='bool isSGetReg(unsigned int Opcode)' data-ref="_ZL9isSGetRegj">isSGetReg</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="42Opcode" title='Opcode' data-type='unsigned int' data-ref="42Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="65">65</th><td>  <b>return</b> Opcode == AMDGPU::<span class='error' title="no member named &apos;S_GETREG_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_GETREG_B32</span>;</td></tr>
<tr><th id="66">66</th><td>}</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9isSSetRegj" title='isSSetReg' data-type='bool isSSetReg(unsigned int Opcode)' data-ref="_ZL9isSSetRegj">isSSetReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="43Opcode" title='Opcode' data-type='unsigned int' data-ref="43Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="69">69</th><td>  <b>return</b> Opcode == AMDGPU::<span class='error' title="no member named &apos;S_SETREG_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETREG_B32</span> || Opcode == AMDGPU::<span class='error' title="no member named &apos;S_SETREG_IMM32_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETREG_IMM32_B32</span>;</td></tr>
<tr><th id="70">70</th><td>}</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL8isRWLanej" title='isRWLane' data-type='bool isRWLane(unsigned int Opcode)' data-ref="_ZL8isRWLanej">isRWLane</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="44Opcode" title='Opcode' data-type='unsigned int' data-ref="44Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="73">73</th><td>  <b>return</b> Opcode == AMDGPU::<span class='error' title="no member named &apos;V_READLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READLANE_B32</span> || Opcode == AMDGPU::<span class='error' title="no member named &apos;V_WRITELANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_WRITELANE_B32</span>;</td></tr>
<tr><th id="74">74</th><td>}</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL5isRFEj" title='isRFE' data-type='bool isRFE(unsigned int Opcode)' data-ref="_ZL5isRFEj">isRFE</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="45Opcode" title='Opcode' data-type='unsigned int' data-ref="45Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="77">77</th><td>  <b>return</b> Opcode == AMDGPU::<span class='error' title="no member named &apos;S_RFE_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_RFE_B64</span>;</td></tr>
<tr><th id="78">78</th><td>}</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9isSMovRelj" title='isSMovRel' data-type='bool isSMovRel(unsigned int Opcode)' data-ref="_ZL9isSMovRelj">isSMovRel</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="46Opcode" title='Opcode' data-type='unsigned int' data-ref="46Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="81">81</th><td>  <b>switch</b> (<a class="local col6 ref" href="#46Opcode" title='Opcode' data-ref="46Opcode">Opcode</a>) {</td></tr>
<tr><th id="82">82</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MOVRELS_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOVRELS_B32</span>:</td></tr>
<tr><th id="83">83</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MOVRELS_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOVRELS_B64</span>:</td></tr>
<tr><th id="84">84</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MOVRELD_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOVRELD_B32</span>:</td></tr>
<tr><th id="85">85</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MOVRELD_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOVRELD_B64</span>:</td></tr>
<tr><th id="86">86</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="87">87</th><td>  <b>default</b>:</td></tr>
<tr><th id="88">88</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="89">89</th><td>  }</td></tr>
<tr><th id="90">90</th><td>}</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23isSendMsgTraceDataOrGDSRKN4llvm11SIInstrInfoERKNS_12MachineInstrE" title='isSendMsgTraceDataOrGDS' data-type='bool isSendMsgTraceDataOrGDS(const llvm::SIInstrInfo &amp; TII, const llvm::MachineInstr &amp; MI)' data-ref="_ZL23isSendMsgTraceDataOrGDSRKN4llvm11SIInstrInfoERKNS_12MachineInstrE">isSendMsgTraceDataOrGDS</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col7 decl" id="47TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="47TII">TII</dfn>,</td></tr>
<tr><th id="93">93</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="48MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="48MI">MI</dfn>) {</td></tr>
<tr><th id="94">94</th><td>  <b>if</b> (<a class="local col7 ref" href="#47TII" title='TII' data-ref="47TII">TII</a>.<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt" title='llvm::SIInstrInfo::isAlwaysGDS' data-ref="_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt">isAlwaysGDS</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="95">95</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <b>switch</b> (<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="98">98</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SENDMSG&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SENDMSG</span>:</td></tr>
<tr><th id="99">99</th><td>  <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;S_SENDMSGHALT&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::AMDGPUISD::SENDMSGHALT&apos;?">AMDGPU</span>::<a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::SENDMSGHALT" title='llvm::AMDGPUISD::NodeType::SENDMSGHALT' data-ref="llvm::AMDGPUISD::NodeType::SENDMSGHALT">S_SENDMSGHALT</a></span>:</td></tr>
<tr><th id="100">100</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_TTRACEDATA&apos; in namespace &apos;llvm::AMDGPU&apos;">S_TTRACEDATA</span>:</td></tr>
<tr><th id="101">101</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="102">102</th><td>  <i>// These DS opcodes don't support GDS.</i></td></tr>
<tr><th id="103">103</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_NOP&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_NOP</span>:</td></tr>
<tr><th id="104">104</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_PERMUTE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_PERMUTE_B32</span>:</td></tr>
<tr><th id="105">105</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_BPERMUTE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_BPERMUTE_B32</span>:</td></tr>
<tr><th id="106">106</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="107">107</th><td>  <b>default</b>:</td></tr>
<tr><th id="108">108</th><td>    <b>if</b> (<a class="local col7 ref" href="#47TII" title='TII' data-ref="47TII">TII</a>.<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo4isDSEt" title='llvm::SIInstrInfo::isDS' data-ref="_ZNK4llvm11SIInstrInfo4isDSEt">isDS</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="109">109</th><td>      <em>int</em> <dfn class="local col9 decl" id="49GDS" title='GDS' data-type='int' data-ref="49GDS">GDS</dfn> = AMDGPU::getNamedOperandIdx(MI.getOpcode(),</td></tr>
<tr><th id="110">110</th><td>                                           AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::gds);</td></tr>
<tr><th id="111">111</th><td>      <b>if</b> (<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#49GDS" title='GDS' data-ref="49GDS">GDS</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="112">112</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="113">113</th><td>    }</td></tr>
<tr><th id="114">114</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="115">115</th><td>  }</td></tr>
<tr><th id="116">116</th><td>}</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10isPermlaneRKN4llvm12MachineInstrE" title='isPermlane' data-type='bool isPermlane(const llvm::MachineInstr &amp; MI)' data-ref="_ZL10isPermlaneRKN4llvm12MachineInstrE">isPermlane</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="50MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="50MI">MI</dfn>) {</td></tr>
<tr><th id="119">119</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="51Opcode" title='Opcode' data-type='unsigned int' data-ref="51Opcode">Opcode</dfn> = <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="120">120</th><td>  <b>return</b> Opcode == AMDGPU::<span class='error' title="no member named &apos;V_PERMLANE16_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_PERMLANE16_B32</span> ||</td></tr>
<tr><th id="121">121</th><td>         Opcode == AMDGPU::<span class='error' title="no member named &apos;V_PERMLANEX16_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_PERMLANEX16_B32</span>;</td></tr>
<tr><th id="122">122</th><td>}</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL8getHWRegPKN4llvm11SIInstrInfoERKNS_12MachineInstrE" title='getHWReg' data-type='unsigned int getHWReg(const llvm::SIInstrInfo * TII, const llvm::MachineInstr &amp; RegInstr)' data-ref="_ZL8getHWRegPKN4llvm11SIInstrInfoERKNS_12MachineInstrE">getHWReg</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="52TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="52TII">TII</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="53RegInstr" title='RegInstr' data-type='const llvm::MachineInstr &amp;' data-ref="53RegInstr">RegInstr</dfn>) {</td></tr>
<tr><th id="125">125</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="54RegOp" title='RegOp' data-type='const llvm::MachineOperand *' data-ref="54RegOp">RegOp</dfn> = TII-&gt;getNamedOperand(RegInstr,</td></tr>
<tr><th id="126">126</th><td>                                                     AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::simm16);</td></tr>
<tr><th id="127">127</th><td>  <b>return</b> <a class="local col4 ref" href="#54RegOp" title='RegOp' data-ref="54RegOp">RegOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_MASK_" title='llvm::AMDGPU::Hwreg::Id::ID_MASK_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_MASK_">ID_MASK_</a>;</td></tr>
<tr><th id="128">128</th><td>}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>::<a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType" title='llvm::ScheduleHazardRecognizer::HazardType' data-ref="llvm::ScheduleHazardRecognizer::HazardType">HazardType</a></td></tr>
<tr><th id="131">131</th><td><a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="virtual decl def" id="_ZN4llvm19GCNHazardRecognizer13getHazardTypeEPNS_5SUnitEi" title='llvm::GCNHazardRecognizer::getHazardType' data-ref="_ZN4llvm19GCNHazardRecognizer13getHazardTypeEPNS_5SUnitEi">getHazardType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="55SU" title='SU' data-type='llvm::SUnit *' data-ref="55SU">SU</dfn>, <em>int</em> <dfn class="local col6 decl" id="56Stalls" title='Stalls' data-type='int' data-ref="56Stalls">Stalls</dfn>) {</td></tr>
<tr><th id="132">132</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="57MI" title='MI' data-type='llvm::MachineInstr *' data-ref="57MI">MI</dfn> = <a class="local col5 ref" href="#55SU" title='SU' data-ref="55SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="133">133</th><td>  <b>if</b> (<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="134">134</th><td>   <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoHazard">NoHazard</a>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(*<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &amp;&amp; <a class="member" href="#_ZN4llvm19GCNHazardRecognizer16checkSMRDHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkSMRDHazards' data-ref="_ZN4llvm19GCNHazardRecognizer16checkSMRDHazardsEPNS_12MachineInstrE">checkSMRDHazards</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &gt; <var>0</var>)</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <i>// FIXME: Should flat be considered vmem?</i></td></tr>
<tr><th id="140">140</th><td>  <b>if</b> ((<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE">isVMEM</a>(*<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) ||</td></tr>
<tr><th id="141">141</th><td>       <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(*<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>))</td></tr>
<tr><th id="142">142</th><td>      &amp;&amp; <a class="member" href="#_ZN4llvm19GCNHazardRecognizer16checkVMEMHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkVMEMHazards' data-ref="_ZN4llvm19GCNHazardRecognizer16checkVMEMHazardsEPNS_12MachineInstrE">checkVMEMHazards</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &gt; <var>0</var>)</td></tr>
<tr><th id="143">143</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15hasNSAtoVMEMBugEv" title='llvm::GCNSubtarget::hasNSAtoVMEMBug' data-ref="_ZNK4llvm12GCNSubtarget15hasNSAtoVMEMBugEv">hasNSAtoVMEMBug</a>() &amp;&amp; <a class="member" href="#_ZN4llvm19GCNHazardRecognizer20checkNSAtoVMEMHazardEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkNSAtoVMEMHazard' data-ref="_ZN4llvm19GCNHazardRecognizer20checkNSAtoVMEMHazardEPNS_12MachineInstrE">checkNSAtoVMEMHazard</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &gt; <var>0</var>)</td></tr>
<tr><th id="146">146</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasNoDataDepHazardEv" title='llvm::GCNSubtarget::hasNoDataDepHazard' data-ref="_ZNK4llvm12GCNSubtarget18hasNoDataDepHazardEv">hasNoDataDepHazard</a>())</td></tr>
<tr><th id="149">149</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoHazard">NoHazard</a>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(*<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &amp;&amp; <a class="member" href="#_ZN4llvm19GCNHazardRecognizer16checkVALUHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkVALUHazards' data-ref="_ZN4llvm19GCNHazardRecognizer16checkVALUHazardsEPNS_12MachineInstrE">checkVALUHazards</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &gt; <var>0</var>)</td></tr>
<tr><th id="152">152</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo5isDPPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDPP' data-ref="_ZN4llvm11SIInstrInfo5isDPPERKNS_12MachineInstrE">isDPP</a>(*<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &amp;&amp; <a class="member" href="#_ZN4llvm19GCNHazardRecognizer15checkDPPHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkDPPHazards' data-ref="_ZN4llvm19GCNHazardRecognizer15checkDPPHazardsEPNS_12MachineInstrE">checkDPPHazards</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &gt; <var>0</var>)</td></tr>
<tr><th id="155">155</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL9isDivFMasj" title='isDivFMas' data-use='c' data-ref="_ZL9isDivFMasj">isDivFMas</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp; <a class="member" href="#_ZN4llvm19GCNHazardRecognizer19checkDivFMasHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkDivFMasHazards' data-ref="_ZN4llvm19GCNHazardRecognizer19checkDivFMasHazardsEPNS_12MachineInstrE">checkDivFMasHazards</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &gt; <var>0</var>)</td></tr>
<tr><th id="158">158</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL8isRWLanej" title='isRWLane' data-use='c' data-ref="_ZL8isRWLanej">isRWLane</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp; <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18checkRWLaneHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkRWLaneHazards' data-ref="_ZN4llvm19GCNHazardRecognizer18checkRWLaneHazardsEPNS_12MachineInstrE">checkRWLaneHazards</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &gt; <var>0</var>)</td></tr>
<tr><th id="161">161</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL9isSGetRegj" title='isSGetReg' data-use='c' data-ref="_ZL9isSGetRegj">isSGetReg</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp; <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18checkGetRegHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkGetRegHazards' data-ref="_ZN4llvm19GCNHazardRecognizer18checkGetRegHazardsEPNS_12MachineInstrE">checkGetRegHazards</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &gt; <var>0</var>)</td></tr>
<tr><th id="164">164</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL9isSSetRegj" title='isSSetReg' data-use='c' data-ref="_ZL9isSSetRegj">isSSetReg</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp; <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18checkSetRegHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkSetRegHazards' data-ref="_ZN4llvm19GCNHazardRecognizer18checkSetRegHazardsEPNS_12MachineInstrE">checkSetRegHazards</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &gt; <var>0</var>)</td></tr>
<tr><th id="167">167</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL5isRFEj" title='isRFE' data-use='c' data-ref="_ZL5isRFEj">isRFE</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp; <a class="member" href="#_ZN4llvm19GCNHazardRecognizer15checkRFEHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkRFEHazards' data-ref="_ZN4llvm19GCNHazardRecognizer15checkRFEHazardsEPNS_12MachineInstrE">checkRFEHazards</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &gt; <var>0</var>)</td></tr>
<tr><th id="170">170</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget27hasReadM0MovRelInterpHazardEv" title='llvm::GCNSubtarget::hasReadM0MovRelInterpHazard' data-ref="_ZNK4llvm12GCNSubtarget27hasReadM0MovRelInterpHazardEv">hasReadM0MovRelInterpHazard</a>() &amp;&amp;</td></tr>
<tr><th id="173">173</th><td>      (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TII" title='llvm::GCNHazardRecognizer::TII' data-ref="llvm::GCNHazardRecognizer::TII">TII</a>.<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo8isVINTRPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVINTRP' data-ref="_ZN4llvm11SIInstrInfo8isVINTRPERKNS_12MachineInstrE">isVINTRP</a>(*<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) || <a class="tu ref" href="#_ZL9isSMovRelj" title='isSMovRel' data-use='c' data-ref="_ZL9isSMovRelj">isSMovRel</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) &amp;&amp;</td></tr>
<tr><th id="174">174</th><td>      <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18checkReadM0HazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkReadM0Hazards' data-ref="_ZN4llvm19GCNHazardRecognizer18checkReadM0HazardsEPNS_12MachineInstrE">checkReadM0Hazards</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &gt; <var>0</var>)</td></tr>
<tr><th id="175">175</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget22hasReadM0SendMsgHazardEv" title='llvm::GCNSubtarget::hasReadM0SendMsgHazard' data-ref="_ZNK4llvm12GCNSubtarget22hasReadM0SendMsgHazardEv">hasReadM0SendMsgHazard</a>() &amp;&amp; <a class="tu ref" href="#_ZL23isSendMsgTraceDataOrGDSRKN4llvm11SIInstrInfoERKNS_12MachineInstrE" title='isSendMsgTraceDataOrGDS' data-use='c' data-ref="_ZL23isSendMsgTraceDataOrGDSRKN4llvm11SIInstrInfoERKNS_12MachineInstrE">isSendMsgTraceDataOrGDS</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TII" title='llvm::GCNHazardRecognizer::TII' data-ref="llvm::GCNHazardRecognizer::TII">TII</a>, *<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &amp;&amp;</td></tr>
<tr><th id="178">178</th><td>      <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18checkReadM0HazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkReadM0Hazards' data-ref="_ZN4llvm19GCNHazardRecognizer18checkReadM0HazardsEPNS_12MachineInstrE">checkReadM0Hazards</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &gt; <var>0</var>)</td></tr>
<tr><th id="179">179</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <b>if</b> (<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>() &amp;&amp; <a class="member" href="#_ZN4llvm19GCNHazardRecognizer21checkInlineAsmHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkInlineAsmHazards' data-ref="_ZN4llvm19GCNHazardRecognizer21checkInlineAsmHazardsEPNS_12MachineInstrE">checkInlineAsmHazards</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &gt; <var>0</var>)</td></tr>
<tr><th id="182">182</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <b>if</b> (<a class="member" href="#_ZN4llvm19GCNHazardRecognizer19checkAnyInstHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkAnyInstHazards' data-ref="_ZN4llvm19GCNHazardRecognizer19checkAnyInstHazardsEPNS_12MachineInstrE">checkAnyInstHazards</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>) &gt; <var>0</var>)</td></tr>
<tr><th id="185">185</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoHazard">NoHazard</a>;</td></tr>
<tr><th id="188">188</th><td>}</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL18insertNoopInBundlePN4llvm12MachineInstrERKNS_11SIInstrInfoE" title='insertNoopInBundle' data-type='void insertNoopInBundle(llvm::MachineInstr * MI, const llvm::SIInstrInfo &amp; TII)' data-ref="_ZL18insertNoopInBundlePN4llvm12MachineInstrERKNS_11SIInstrInfoE">insertNoopInBundle</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="58MI" title='MI' data-type='llvm::MachineInstr *' data-ref="58MI">MI</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col9 decl" id="59TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="59TII">TII</dfn>) {</td></tr>
<tr><th id="191">191</th><td>  BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_NOP&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOP</span>))</td></tr>
<tr><th id="192">192</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="193">193</th><td>}</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><em>void</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer13processBundleEv" title='llvm::GCNHazardRecognizer::processBundle' data-ref="_ZN4llvm19GCNHazardRecognizer13processBundleEv">processBundle</dfn>() {</td></tr>
<tr><th id="196">196</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col0 decl" id="60MI" title='MI' data-type='MachineBasicBlock::instr_iterator' data-ref="60MI">MI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="197">197</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col1 decl" id="61E" title='E' data-type='MachineBasicBlock::instr_iterator' data-ref="61E">E</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="198">198</th><td>  <i>// Check bundled MachineInstr's for hazards.</i></td></tr>
<tr><th id="199">199</th><td>  <b>for</b> (; <a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col1 ref" href="#61E" title='E' data-ref="61E">E</a> &amp;&amp; <a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>(); <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>) {</td></tr>
<tr><th id="200">200</th><td>    <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>;</td></tr>
<tr><th id="201">201</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="62WaitStates" title='WaitStates' data-type='unsigned int' data-ref="62WaitStates">WaitStates</dfn> = <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18PreEmitNoopsCommonEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::PreEmitNoopsCommon' data-ref="_ZN4llvm19GCNHazardRecognizer18PreEmitNoopsCommonEPNS_12MachineInstrE">PreEmitNoopsCommon</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>);</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>    <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::IsHazardRecognizerMode" title='llvm::GCNHazardRecognizer::IsHazardRecognizerMode' data-ref="llvm::GCNHazardRecognizer::IsHazardRecognizerMode">IsHazardRecognizerMode</a>)</td></tr>
<tr><th id="204">204</th><td>      <a class="member" href="#_ZN4llvm19GCNHazardRecognizer10fixHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::fixHazards' data-ref="_ZN4llvm19GCNHazardRecognizer10fixHazardsEPNS_12MachineInstrE">fixHazards</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>);</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="63i" title='i' data-type='unsigned int' data-ref="63i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#63i" title='i' data-ref="63i">i</a> &lt; <a class="local col2 ref" href="#62WaitStates" title='WaitStates' data-ref="62WaitStates">WaitStates</a>; ++<a class="local col3 ref" href="#63i" title='i' data-ref="63i">i</a>)</td></tr>
<tr><th id="207">207</th><td>      <a class="tu ref" href="#_ZL18insertNoopInBundlePN4llvm12MachineInstrERKNS_11SIInstrInfoE" title='insertNoopInBundle' data-use='c' data-ref="_ZL18insertNoopInBundlePN4llvm12MachineInstrERKNS_11SIInstrInfoE">insertNoopInBundle</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>, <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TII" title='llvm::GCNHazardRecognizer::TII' data-ref="llvm::GCNHazardRecognizer::TII">TII</a>);</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>    <i>// It’s unnecessary to track more than MaxLookAhead instructions. Since we</i></td></tr>
<tr><th id="210">210</th><td><i>    // include the bundled MI directly after, only add a maximum of</i></td></tr>
<tr><th id="211">211</th><td><i>    // (MaxLookAhead - 1) noops to EmittedInstrs.</i></td></tr>
<tr><th id="212">212</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="64i" title='i' data-type='unsigned int' data-ref="64i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="65e" title='e' data-type='unsigned int' data-ref="65e">e</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col2 ref" href="#62WaitStates" title='WaitStates' data-ref="62WaitStates">WaitStates</a>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::MaxLookAhead" title='llvm::ScheduleHazardRecognizer::MaxLookAhead' data-ref="llvm::ScheduleHazardRecognizer::MaxLookAhead">MaxLookAhead</a> - <var>1</var>); <a class="local col4 ref" href="#64i" title='i' data-ref="64i">i</a> &lt; <a class="local col5 ref" href="#65e" title='e' data-ref="65e">e</a>; ++<a class="local col4 ref" href="#64i" title='i' data-ref="64i">i</a>)</td></tr>
<tr><th id="213">213</th><td>      <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::EmittedInstrs" title='llvm::GCNHazardRecognizer::EmittedInstrs' data-ref="llvm::GCNHazardRecognizer::EmittedInstrs">EmittedInstrs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list10push_frontEOT_" title='std::__cxx11::list::push_front' data-ref="_ZNSt7__cxx114list10push_frontEOT_">push_front</a>(<b>nullptr</b>);</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>    <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::EmittedInstrs" title='llvm::GCNHazardRecognizer::EmittedInstrs' data-ref="llvm::GCNHazardRecognizer::EmittedInstrs">EmittedInstrs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list10push_frontERKT_" title='std::__cxx11::list::push_front' data-ref="_ZNSt7__cxx114list10push_frontERKT_">push_front</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>);</td></tr>
<tr><th id="216">216</th><td>    <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::EmittedInstrs" title='llvm::GCNHazardRecognizer::EmittedInstrs' data-ref="llvm::GCNHazardRecognizer::EmittedInstrs">EmittedInstrs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list6resizeEm" title='std::__cxx11::list::resize' data-ref="_ZNSt7__cxx114list6resizeEm">resize</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::MaxLookAhead" title='llvm::ScheduleHazardRecognizer::MaxLookAhead' data-ref="llvm::ScheduleHazardRecognizer::MaxLookAhead">MaxLookAhead</a>);</td></tr>
<tr><th id="217">217</th><td>  }</td></tr>
<tr><th id="218">218</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a> = <b>nullptr</b>;</td></tr>
<tr><th id="219">219</th><td>}</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><em>unsigned</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="virtual decl def" id="_ZN4llvm19GCNHazardRecognizer12PreEmitNoopsEPNS_5SUnitE" title='llvm::GCNHazardRecognizer::PreEmitNoops' data-ref="_ZN4llvm19GCNHazardRecognizer12PreEmitNoopsEPNS_5SUnitE">PreEmitNoops</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="66SU" title='SU' data-type='llvm::SUnit *' data-ref="66SU">SU</dfn>) {</td></tr>
<tr><th id="222">222</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::IsHazardRecognizerMode" title='llvm::GCNHazardRecognizer::IsHazardRecognizerMode' data-ref="llvm::GCNHazardRecognizer::IsHazardRecognizerMode">IsHazardRecognizerMode</a> = <b>false</b>;</td></tr>
<tr><th id="223">223</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18PreEmitNoopsCommonEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::PreEmitNoopsCommon' data-ref="_ZN4llvm19GCNHazardRecognizer18PreEmitNoopsCommonEPNS_12MachineInstrE">PreEmitNoopsCommon</a>(<a class="local col6 ref" href="#66SU" title='SU' data-ref="66SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="224">224</th><td>}</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><em>unsigned</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="virtual decl def" id="_ZN4llvm19GCNHazardRecognizer12PreEmitNoopsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::PreEmitNoops' data-ref="_ZN4llvm19GCNHazardRecognizer12PreEmitNoopsEPNS_12MachineInstrE">PreEmitNoops</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="67MI" title='MI' data-type='llvm::MachineInstr *' data-ref="67MI">MI</dfn>) {</td></tr>
<tr><th id="227">227</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::IsHazardRecognizerMode" title='llvm::GCNHazardRecognizer::IsHazardRecognizerMode' data-ref="llvm::GCNHazardRecognizer::IsHazardRecognizerMode">IsHazardRecognizerMode</a> = <b>true</b>;</td></tr>
<tr><th id="228">228</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a> = <a class="local col7 ref" href="#67MI" title='MI' data-ref="67MI">MI</a>;</td></tr>
<tr><th id="229">229</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="68W" title='W' data-type='unsigned int' data-ref="68W">W</dfn> = <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18PreEmitNoopsCommonEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::PreEmitNoopsCommon' data-ref="_ZN4llvm19GCNHazardRecognizer18PreEmitNoopsCommonEPNS_12MachineInstrE">PreEmitNoopsCommon</a>(<a class="local col7 ref" href="#67MI" title='MI' data-ref="67MI">MI</a>);</td></tr>
<tr><th id="230">230</th><td>  <a class="member" href="#_ZN4llvm19GCNHazardRecognizer10fixHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::fixHazards' data-ref="_ZN4llvm19GCNHazardRecognizer10fixHazardsEPNS_12MachineInstrE">fixHazards</a>(<a class="local col7 ref" href="#67MI" title='MI' data-ref="67MI">MI</a>);</td></tr>
<tr><th id="231">231</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a> = <b>nullptr</b>;</td></tr>
<tr><th id="232">232</th><td>  <b>return</b> <a class="local col8 ref" href="#68W" title='W' data-ref="68W">W</a>;</td></tr>
<tr><th id="233">233</th><td>}</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><em>unsigned</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer18PreEmitNoopsCommonEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::PreEmitNoopsCommon' data-ref="_ZN4llvm19GCNHazardRecognizer18PreEmitNoopsCommonEPNS_12MachineInstrE">PreEmitNoopsCommon</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="69MI" title='MI' data-type='llvm::MachineInstr *' data-ref="69MI">MI</dfn>) {</td></tr>
<tr><th id="236">236</th><td>  <b>if</b> (<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="237">237</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <em>int</em> <dfn class="local col0 decl" id="70WaitStates" title='WaitStates' data-type='int' data-ref="70WaitStates">WaitStates</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<var>0</var>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer19checkAnyInstHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkAnyInstHazards' data-ref="_ZN4llvm19GCNHazardRecognizer19checkAnyInstHazardsEPNS_12MachineInstrE">checkAnyInstHazards</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>));</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(*<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>))</td></tr>
<tr><th id="242">242</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer16checkSMRDHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkSMRDHazards' data-ref="_ZN4llvm19GCNHazardRecognizer16checkSMRDHazardsEPNS_12MachineInstrE">checkSMRDHazards</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>));</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE">isVMEM</a>(*<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>) || <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(*<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>))</td></tr>
<tr><th id="245">245</th><td>    <a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer16checkVMEMHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkVMEMHazards' data-ref="_ZN4llvm19GCNHazardRecognizer16checkVMEMHazardsEPNS_12MachineInstrE">checkVMEMHazards</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>));</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15hasNSAtoVMEMBugEv" title='llvm::GCNSubtarget::hasNSAtoVMEMBug' data-ref="_ZNK4llvm12GCNSubtarget15hasNSAtoVMEMBugEv">hasNSAtoVMEMBug</a>())</td></tr>
<tr><th id="248">248</th><td>    <a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer20checkNSAtoVMEMHazardEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkNSAtoVMEMHazard' data-ref="_ZN4llvm19GCNHazardRecognizer20checkNSAtoVMEMHazardEPNS_12MachineInstrE">checkNSAtoVMEMHazard</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>));</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasNoDataDepHazardEv" title='llvm::GCNSubtarget::hasNoDataDepHazard' data-ref="_ZNK4llvm12GCNSubtarget18hasNoDataDepHazardEv">hasNoDataDepHazard</a>())</td></tr>
<tr><th id="251">251</th><td>    <b>return</b> <a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(*<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>))</td></tr>
<tr><th id="254">254</th><td>    <a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer16checkVALUHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkVALUHazards' data-ref="_ZN4llvm19GCNHazardRecognizer16checkVALUHazardsEPNS_12MachineInstrE">checkVALUHazards</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>));</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo5isDPPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDPP' data-ref="_ZN4llvm11SIInstrInfo5isDPPERKNS_12MachineInstrE">isDPP</a>(*<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>))</td></tr>
<tr><th id="257">257</th><td>    <a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer15checkDPPHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkDPPHazards' data-ref="_ZN4llvm19GCNHazardRecognizer15checkDPPHazardsEPNS_12MachineInstrE">checkDPPHazards</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>));</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL9isDivFMasj" title='isDivFMas' data-use='c' data-ref="_ZL9isDivFMasj">isDivFMas</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="260">260</th><td>    <a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer19checkDivFMasHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkDivFMasHazards' data-ref="_ZN4llvm19GCNHazardRecognizer19checkDivFMasHazardsEPNS_12MachineInstrE">checkDivFMasHazards</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>));</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL8isRWLanej" title='isRWLane' data-use='c' data-ref="_ZL8isRWLanej">isRWLane</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="263">263</th><td>    <a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18checkRWLaneHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkRWLaneHazards' data-ref="_ZN4llvm19GCNHazardRecognizer18checkRWLaneHazardsEPNS_12MachineInstrE">checkRWLaneHazards</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>));</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <b>if</b> (<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="266">266</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer21checkInlineAsmHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkInlineAsmHazards' data-ref="_ZN4llvm19GCNHazardRecognizer21checkInlineAsmHazardsEPNS_12MachineInstrE">checkInlineAsmHazards</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>));</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL9isSGetRegj" title='isSGetReg' data-use='c' data-ref="_ZL9isSGetRegj">isSGetReg</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="269">269</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18checkGetRegHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkGetRegHazards' data-ref="_ZN4llvm19GCNHazardRecognizer18checkGetRegHazardsEPNS_12MachineInstrE">checkGetRegHazards</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>));</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL9isSSetRegj" title='isSSetReg' data-use='c' data-ref="_ZL9isSSetRegj">isSSetReg</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="272">272</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18checkSetRegHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkSetRegHazards' data-ref="_ZN4llvm19GCNHazardRecognizer18checkSetRegHazardsEPNS_12MachineInstrE">checkSetRegHazards</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>));</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL5isRFEj" title='isRFE' data-use='c' data-ref="_ZL5isRFEj">isRFE</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="275">275</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer15checkRFEHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkRFEHazards' data-ref="_ZN4llvm19GCNHazardRecognizer15checkRFEHazardsEPNS_12MachineInstrE">checkRFEHazards</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>));</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget27hasReadM0MovRelInterpHazardEv" title='llvm::GCNSubtarget::hasReadM0MovRelInterpHazard' data-ref="_ZNK4llvm12GCNSubtarget27hasReadM0MovRelInterpHazardEv">hasReadM0MovRelInterpHazard</a>() &amp;&amp; (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TII" title='llvm::GCNHazardRecognizer::TII' data-ref="llvm::GCNHazardRecognizer::TII">TII</a>.<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo8isVINTRPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVINTRP' data-ref="_ZN4llvm11SIInstrInfo8isVINTRPERKNS_12MachineInstrE">isVINTRP</a>(*<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>) ||</td></tr>
<tr><th id="278">278</th><td>                                           <a class="tu ref" href="#_ZL9isSMovRelj" title='isSMovRel' data-use='c' data-ref="_ZL9isSMovRelj">isSMovRel</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())))</td></tr>
<tr><th id="279">279</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18checkReadM0HazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkReadM0Hazards' data-ref="_ZN4llvm19GCNHazardRecognizer18checkReadM0HazardsEPNS_12MachineInstrE">checkReadM0Hazards</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>));</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget22hasReadM0SendMsgHazardEv" title='llvm::GCNSubtarget::hasReadM0SendMsgHazard' data-ref="_ZNK4llvm12GCNSubtarget22hasReadM0SendMsgHazardEv">hasReadM0SendMsgHazard</a>() &amp;&amp; <a class="tu ref" href="#_ZL23isSendMsgTraceDataOrGDSRKN4llvm11SIInstrInfoERKNS_12MachineInstrE" title='isSendMsgTraceDataOrGDS' data-use='c' data-ref="_ZL23isSendMsgTraceDataOrGDSRKN4llvm11SIInstrInfoERKNS_12MachineInstrE">isSendMsgTraceDataOrGDS</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TII" title='llvm::GCNHazardRecognizer::TII' data-ref="llvm::GCNHazardRecognizer::TII">TII</a>, *<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>))</td></tr>
<tr><th id="282">282</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18checkReadM0HazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkReadM0Hazards' data-ref="_ZN4llvm19GCNHazardRecognizer18checkReadM0HazardsEPNS_12MachineInstrE">checkReadM0Hazards</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>));</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <b>return</b> <a class="local col0 ref" href="#70WaitStates" title='WaitStates' data-ref="70WaitStates">WaitStates</a>;</td></tr>
<tr><th id="285">285</th><td>}</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><em>void</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="virtual decl def" id="_ZN4llvm19GCNHazardRecognizer8EmitNoopEv" title='llvm::GCNHazardRecognizer::EmitNoop' data-ref="_ZN4llvm19GCNHazardRecognizer8EmitNoopEv">EmitNoop</dfn>() {</td></tr>
<tr><th id="288">288</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::EmittedInstrs" title='llvm::GCNHazardRecognizer::EmittedInstrs' data-ref="llvm::GCNHazardRecognizer::EmittedInstrs">EmittedInstrs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list10push_frontEOT_" title='std::__cxx11::list::push_front' data-ref="_ZNSt7__cxx114list10push_frontEOT_">push_front</a>(<b>nullptr</b>);</td></tr>
<tr><th id="289">289</th><td>}</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><em>void</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="virtual decl def" id="_ZN4llvm19GCNHazardRecognizer12AdvanceCycleEv" title='llvm::GCNHazardRecognizer::AdvanceCycle' data-ref="_ZN4llvm19GCNHazardRecognizer12AdvanceCycleEv">AdvanceCycle</dfn>() {</td></tr>
<tr><th id="292">292</th><td>  <i>// When the scheduler detects a stall, it will call AdvanceCycle() without</i></td></tr>
<tr><th id="293">293</th><td><i>  // emitting any instructions.</i></td></tr>
<tr><th id="294">294</th><td>  <b>if</b> (!<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>)</td></tr>
<tr><th id="295">295</th><td>    <b>return</b>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <i>// Do not track non-instructions which do not affect the wait states.</i></td></tr>
<tr><th id="298">298</th><td><i>  // If included, these instructions can lead to buffer overflow such that</i></td></tr>
<tr><th id="299">299</th><td><i>  // detectable hazards are missed.</i></td></tr>
<tr><th id="300">300</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>() || <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() ||</td></tr>
<tr><th id="301">301</th><td>      <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>())</td></tr>
<tr><th id="302">302</th><td>    <b>return</b>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="305">305</th><td>    <a class="member" href="#_ZN4llvm19GCNHazardRecognizer13processBundleEv" title='llvm::GCNHazardRecognizer::processBundle' data-ref="_ZN4llvm19GCNHazardRecognizer13processBundleEv">processBundle</a>();</td></tr>
<tr><th id="306">306</th><td>    <b>return</b>;</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="71NumWaitStates" title='NumWaitStates' data-type='unsigned int' data-ref="71NumWaitStates">NumWaitStates</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TII" title='llvm::GCNHazardRecognizer::TII' data-ref="llvm::GCNHazardRecognizer::TII">TII</a>.<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo16getNumWaitStatesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getNumWaitStates' data-ref="_ZN4llvm11SIInstrInfo16getNumWaitStatesERKNS_12MachineInstrE">getNumWaitStates</a>(*<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>);</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <i>// Keep track of emitted instructions</i></td></tr>
<tr><th id="312">312</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::EmittedInstrs" title='llvm::GCNHazardRecognizer::EmittedInstrs' data-ref="llvm::GCNHazardRecognizer::EmittedInstrs">EmittedInstrs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list10push_frontERKT_" title='std::__cxx11::list::push_front' data-ref="_ZNSt7__cxx114list10push_frontERKT_">push_front</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>);</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <i>// Add a nullptr for each additional wait state after the first.  Make sure</i></td></tr>
<tr><th id="315">315</th><td><i>  // not to add more than getMaxLookAhead() items to the list, since we</i></td></tr>
<tr><th id="316">316</th><td><i>  // truncate the list to that size right after this loop.</i></td></tr>
<tr><th id="317">317</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="72i" title='i' data-type='unsigned int' data-ref="72i">i</dfn> = <var>1</var>, <dfn class="local col3 decl" id="73e" title='e' data-type='unsigned int' data-ref="73e">e</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col1 ref" href="#71NumWaitStates" title='NumWaitStates' data-ref="71NumWaitStates">NumWaitStates</a>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer15getMaxLookAheadEv" title='llvm::ScheduleHazardRecognizer::getMaxLookAhead' data-ref="_ZNK4llvm24ScheduleHazardRecognizer15getMaxLookAheadEv">getMaxLookAhead</a>());</td></tr>
<tr><th id="318">318</th><td>       <a class="local col2 ref" href="#72i" title='i' data-ref="72i">i</a> &lt; <a class="local col3 ref" href="#73e" title='e' data-ref="73e">e</a>; ++<a class="local col2 ref" href="#72i" title='i' data-ref="72i">i</a>) {</td></tr>
<tr><th id="319">319</th><td>    <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::EmittedInstrs" title='llvm::GCNHazardRecognizer::EmittedInstrs' data-ref="llvm::GCNHazardRecognizer::EmittedInstrs">EmittedInstrs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list10push_frontEOT_" title='std::__cxx11::list::push_front' data-ref="_ZNSt7__cxx114list10push_frontEOT_">push_front</a>(<b>nullptr</b>);</td></tr>
<tr><th id="320">320</th><td>  }</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <i>// getMaxLookahead() is the largest number of wait states we will ever need</i></td></tr>
<tr><th id="323">323</th><td><i>  // to insert, so there is no point in keeping track of more than that many</i></td></tr>
<tr><th id="324">324</th><td><i>  // wait states.</i></td></tr>
<tr><th id="325">325</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::EmittedInstrs" title='llvm::GCNHazardRecognizer::EmittedInstrs' data-ref="llvm::GCNHazardRecognizer::EmittedInstrs">EmittedInstrs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list6resizeEm" title='std::__cxx11::list::resize' data-ref="_ZNSt7__cxx114list6resizeEm">resize</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer15getMaxLookAheadEv" title='llvm::ScheduleHazardRecognizer::getMaxLookAhead' data-ref="_ZNK4llvm24ScheduleHazardRecognizer15getMaxLookAheadEv">getMaxLookAhead</a>());</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a> = <b>nullptr</b>;</td></tr>
<tr><th id="328">328</th><td>}</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><em>void</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="virtual decl def" id="_ZN4llvm19GCNHazardRecognizer11RecedeCycleEv" title='llvm::GCNHazardRecognizer::RecedeCycle' data-ref="_ZN4llvm19GCNHazardRecognizer11RecedeCycleEv">RecedeCycle</dfn>() {</td></tr>
<tr><th id="331">331</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;hazard recognizer does not support bottom-up scheduling.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp&quot;, 331)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"hazard recognizer does not support bottom-up scheduling."</q>);</td></tr>
<tr><th id="332">332</th><td>}</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="335">335</th><td><i>// Helper Functions</i></td></tr>
<tr><th id="336">336</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><b>typedef</b> <a class="type" href="../../../include/llvm/ADT/STLExtras.h.html#llvm::function_ref" title='llvm::function_ref' data-ref="llvm::function_ref">function_ref</a>&lt;<em>bool</em>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>int</em> <dfn class="local col4 decl" id="74WaitStates" title='WaitStates' data-type='int' data-ref="74WaitStates">WaitStates</dfn>)&gt; <dfn class="typedef" id="IsExpiredFn" title='IsExpiredFn' data-type='function_ref&lt;bool (llvm::MachineInstr *, int)&gt;' data-ref="IsExpiredFn">IsExpiredFn</dfn>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><i  data-doc="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEEPNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb18033969">// Returns a minimum wait states since \p I walking all predecessors.</i></td></tr>
<tr><th id="341">341</th><td><i  data-doc="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEEPNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb18033969">// Only scans until \p IsExpired does not return true.</i></td></tr>
<tr><th id="342">342</th><td><i  data-doc="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEEPNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb18033969">// Can only be run in a hazard recognizer mode.</i></td></tr>
<tr><th id="343">343</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEEPNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb18033969" title='getWaitStatesSince' data-type='int getWaitStatesSince(GCNHazardRecognizer::IsHazardFn IsHazard, llvm::MachineBasicBlock * MBB, MachineBasicBlock::reverse_instr_iterator I, int WaitStates, IsExpiredFn IsExpired, DenseSet&lt;const llvm::MachineBasicBlock *&gt; &amp; Visited)' data-ref="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEEPNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb18033969">getWaitStatesSince</dfn>(<a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<a class="typedef" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::IsHazardFn" title='llvm::GCNHazardRecognizer::IsHazardFn' data-type='function_ref&lt;bool (llvm::MachineInstr *)&gt;' data-ref="llvm::GCNHazardRecognizer::IsHazardFn">IsHazardFn</a> <dfn class="local col5 decl" id="75IsHazard" title='IsHazard' data-type='GCNHazardRecognizer::IsHazardFn' data-ref="75IsHazard">IsHazard</dfn>,</td></tr>
<tr><th id="344">344</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="76MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="76MBB">MBB</dfn>,</td></tr>
<tr><th id="345">345</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_instr_iterator" title='llvm::MachineBasicBlock::reverse_instr_iterator' data-type='Instructions::reverse_iterator' data-ref="llvm::MachineBasicBlock::reverse_instr_iterator">reverse_instr_iterator</a> <dfn class="local col7 decl" id="77I" title='I' data-type='MachineBasicBlock::reverse_instr_iterator' data-ref="77I">I</dfn>,</td></tr>
<tr><th id="346">346</th><td>                              <em>int</em> <dfn class="local col8 decl" id="78WaitStates" title='WaitStates' data-type='int' data-ref="78WaitStates">WaitStates</dfn>,</td></tr>
<tr><th id="347">347</th><td>                              <a class="typedef" href="#IsExpiredFn" title='IsExpiredFn' data-type='function_ref&lt;bool (llvm::MachineInstr *, int)&gt;' data-ref="IsExpiredFn">IsExpiredFn</a> <dfn class="local col9 decl" id="79IsExpired" title='IsExpired' data-type='IsExpiredFn' data-ref="79IsExpired">IsExpired</dfn>,</td></tr>
<tr><th id="348">348</th><td>                              <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; &amp;<dfn class="local col0 decl" id="80Visited" title='Visited' data-type='DenseSet&lt;const llvm::MachineBasicBlock *&gt; &amp;' data-ref="80Visited">Visited</dfn>) {</td></tr>
<tr><th id="349">349</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="81E" title='E' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, true, false&gt;' data-ref="81E">E</dfn> = <a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10instr_rendEv" title='llvm::MachineBasicBlock::instr_rend' data-ref="_ZN4llvm17MachineBasicBlock10instr_rendEv">instr_rend</a>(); <a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col1 ref" href="#81E" title='E' data-ref="81E">E</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a>) {</td></tr>
<tr><th id="350">350</th><td>    <i>// Don't add WaitStates for parent BUNDLE instructions.</i></td></tr>
<tr><th id="351">351</th><td>    <b>if</b> (<a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="352">352</th><td>      <b>continue</b>;</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>    <b>if</b> (<a class="local col5 ref" href="#75IsHazard" title='IsHazard' data-ref="75IsHazard">IsHazard</a><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZNK4llvm12function_refIFT_DpT0_EEclES3_" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNK4llvm12function_refIFT_DpT0_EEclES3_">(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a>)</a>)</td></tr>
<tr><th id="355">355</th><td>      <b>return</b> <a class="local col8 ref" href="#78WaitStates" title='WaitStates' data-ref="78WaitStates">WaitStates</a>;</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>    <b>if</b> (<a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>() || <a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>() || <a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="358">358</th><td>      <b>continue</b>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>    <a class="local col8 ref" href="#78WaitStates" title='WaitStates' data-ref="78WaitStates">WaitStates</a> += <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo16getNumWaitStatesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getNumWaitStates' data-ref="_ZN4llvm11SIInstrInfo16getNumWaitStatesERKNS_12MachineInstrE">getNumWaitStates</a>(<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a>);</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>    <b>if</b> (<a class="local col9 ref" href="#79IsExpired" title='IsExpired' data-ref="79IsExpired">IsExpired</a><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZNK4llvm12function_refIFT_DpT0_EEclES3_" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNK4llvm12function_refIFT_DpT0_EEclES3_">(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a>, <a class="local col8 ref" href="#78WaitStates" title='WaitStates' data-ref="78WaitStates">WaitStates</a>)</a>)</td></tr>
<tr><th id="363">363</th><td>      <b>return</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3maxEv" title='std::numeric_limits&lt;int&gt;::max' data-ref="_ZNSt14numeric_limitsIiE3maxEv">max</a>();</td></tr>
<tr><th id="364">364</th><td>  }</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <em>int</em> <dfn class="local col2 decl" id="82MinWaitStates" title='MinWaitStates' data-type='int' data-ref="82MinWaitStates">MinWaitStates</dfn> = <a class="local col8 ref" href="#78WaitStates" title='WaitStates' data-ref="78WaitStates">WaitStates</a>;</td></tr>
<tr><th id="367">367</th><td>  <em>bool</em> <dfn class="local col3 decl" id="83Found" title='Found' data-type='bool' data-ref="83Found">Found</dfn> = <b>false</b>;</td></tr>
<tr><th id="368">368</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="84Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="84Pred">Pred</dfn> : <a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="369">369</th><td>    <b>if</b> (!<a class="local col0 ref" href="#80Visited" title='Visited' data-ref="80Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col4 ref" href="#84Pred" title='Pred' data-ref="84Pred">Pred</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::detail::DenseSetImpl&lt;const llvm::MachineBasicBlock *, llvm::DenseMap&lt;const llvm::MachineBasicBlock *, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt;, llvm::detail::DenseSetPair&lt;const llvm::MachineBasicBlock *&gt; &gt;, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt; &gt;::Iterator, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="370">370</th><td>      <b>continue</b>;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>    <em>int</em> <dfn class="local col5 decl" id="85W" title='W' data-type='int' data-ref="85W">W</dfn> = <a class="tu ref" href="#_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEEPNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb18033969" title='getWaitStatesSince' data-use='c' data-ref="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEEPNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb18033969">getWaitStatesSince</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#119" title='llvm::function_ref&lt;bool (llvm::MachineInstr *)&gt;::function_ref' data-ref="_ZN4llvm12function_refIFbPNS_12MachineInstrEEEC1ERKS4_"></a><a class="local col5 ref" href="#75IsHazard" title='IsHazard' data-ref="75IsHazard">IsHazard</a>, <a class="local col4 ref" href="#84Pred" title='Pred' data-ref="84Pred">Pred</a>, <a class="local col4 ref" href="#84Pred" title='Pred' data-ref="84Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12instr_rbeginEv" title='llvm::MachineBasicBlock::instr_rbegin' data-ref="_ZN4llvm17MachineBasicBlock12instr_rbeginEv">instr_rbegin</a>(),</td></tr>
<tr><th id="373">373</th><td>                               <a class="local col8 ref" href="#78WaitStates" title='WaitStates' data-ref="78WaitStates">WaitStates</a>, <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#119" title='llvm::function_ref&lt;bool (llvm::MachineInstr *, int)&gt;::function_ref' data-ref="_ZN4llvm12function_refIFbPNS_12MachineInstrEiEEC1ERKS4_"></a><a class="local col9 ref" href="#79IsExpired" title='IsExpired' data-ref="79IsExpired">IsExpired</a>, <span class='refarg'><a class="local col0 ref" href="#80Visited" title='Visited' data-ref="80Visited">Visited</a></span>);</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>    <b>if</b> (<a class="local col5 ref" href="#85W" title='W' data-ref="85W">W</a> == <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3maxEv" title='std::numeric_limits&lt;int&gt;::max' data-ref="_ZNSt14numeric_limitsIiE3maxEv">max</a>())</td></tr>
<tr><th id="376">376</th><td>      <b>continue</b>;</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>    <a class="local col2 ref" href="#82MinWaitStates" title='MinWaitStates' data-ref="82MinWaitStates">MinWaitStates</a> = <a class="local col3 ref" href="#83Found" title='Found' data-ref="83Found">Found</a> ? <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col2 ref" href="#82MinWaitStates" title='MinWaitStates' data-ref="82MinWaitStates">MinWaitStates</a>, <a class="local col5 ref" href="#85W" title='W' data-ref="85W">W</a>) : <a class="local col5 ref" href="#85W" title='W' data-ref="85W">W</a>;</td></tr>
<tr><th id="379">379</th><td>    <b>if</b> (<a class="local col9 ref" href="#79IsExpired" title='IsExpired' data-ref="79IsExpired">IsExpired</a><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZNK4llvm12function_refIFT_DpT0_EEclES3_" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNK4llvm12function_refIFT_DpT0_EEclES3_">(<b>nullptr</b>, <a class="local col2 ref" href="#82MinWaitStates" title='MinWaitStates' data-ref="82MinWaitStates">MinWaitStates</a>)</a>)</td></tr>
<tr><th id="380">380</th><td>      <b>return</b> <a class="local col2 ref" href="#82MinWaitStates" title='MinWaitStates' data-ref="82MinWaitStates">MinWaitStates</a>;</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>    <a class="local col3 ref" href="#83Found" title='Found' data-ref="83Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="383">383</th><td>  }</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <b>if</b> (<a class="local col3 ref" href="#83Found" title='Found' data-ref="83Found">Found</a>)</td></tr>
<tr><th id="386">386</th><td>    <b>return</b> <a class="local col2 ref" href="#82MinWaitStates" title='MinWaitStates' data-ref="82MinWaitStates">MinWaitStates</a>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <b>return</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3maxEv" title='std::numeric_limits&lt;int&gt;::max' data-ref="_ZNSt14numeric_limitsIiE3maxEv">max</a>();</td></tr>
<tr><th id="389">389</th><td>}</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE" title='getWaitStatesSince' data-type='int getWaitStatesSince(GCNHazardRecognizer::IsHazardFn IsHazard, llvm::MachineInstr * MI, IsExpiredFn IsExpired)' data-ref="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE">getWaitStatesSince</dfn>(<a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<a class="typedef" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::IsHazardFn" title='llvm::GCNHazardRecognizer::IsHazardFn' data-type='function_ref&lt;bool (llvm::MachineInstr *)&gt;' data-ref="llvm::GCNHazardRecognizer::IsHazardFn">IsHazardFn</a> <dfn class="local col6 decl" id="86IsHazard" title='IsHazard' data-type='GCNHazardRecognizer::IsHazardFn' data-ref="86IsHazard">IsHazard</dfn>,</td></tr>
<tr><th id="392">392</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="87MI" title='MI' data-type='llvm::MachineInstr *' data-ref="87MI">MI</dfn>,</td></tr>
<tr><th id="393">393</th><td>                              <a class="typedef" href="#IsExpiredFn" title='IsExpiredFn' data-type='function_ref&lt;bool (llvm::MachineInstr *, int)&gt;' data-ref="IsExpiredFn">IsExpiredFn</a> <dfn class="local col8 decl" id="88IsExpired" title='IsExpired' data-type='IsExpiredFn' data-ref="88IsExpired">IsExpired</dfn>) {</td></tr>
<tr><th id="394">394</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseSet.h.html#249" title='llvm::DenseSet&lt;const llvm::MachineBasicBlock *, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIPKNS_17MachineBasicBlockENS_12DenseMapInfoIS3_EEEC1Ev"></a><dfn class="local col9 decl" id="89Visited" title='Visited' data-type='DenseSet&lt;const llvm::MachineBasicBlock *&gt;' data-ref="89Visited">Visited</dfn>;</td></tr>
<tr><th id="395">395</th><td>  <b>return</b> <a class="tu ref" href="#_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEEPNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb18033969" title='getWaitStatesSince' data-use='c' data-ref="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEEPNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb18033969">getWaitStatesSince</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#119" title='llvm::function_ref&lt;bool (llvm::MachineInstr *)&gt;::function_ref' data-ref="_ZN4llvm12function_refIFbPNS_12MachineInstrEEEC1ERKS4_"></a><a class="local col6 ref" href="#86IsHazard" title='IsHazard' data-ref="86IsHazard">IsHazard</a>, <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(),</td></tr>
<tr><th id="396">396</th><td>                            <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl18getReverseIteratorEv" title='llvm::ilist_node_impl::getReverseIterator' data-ref="_ZN4llvm15ilist_node_impl18getReverseIteratorEv">getReverseIterator</a>()),</td></tr>
<tr><th id="397">397</th><td>                            <var>0</var>, <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#119" title='llvm::function_ref&lt;bool (llvm::MachineInstr *, int)&gt;::function_ref' data-ref="_ZN4llvm12function_refIFbPNS_12MachineInstrEiEEC1ERKS4_"></a><a class="local col8 ref" href="#88IsExpired" title='IsExpired' data-ref="88IsExpired">IsExpired</a>, <span class='refarg'><a class="local col9 ref" href="#89Visited" title='Visited' data-ref="89Visited">Visited</a></span>);</td></tr>
<tr><th id="398">398</th><td>}</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer18getWaitStatesSinceENS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSince' data-ref="_ZN4llvm19GCNHazardRecognizer18getWaitStatesSinceENS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSince</dfn>(<a class="typedef" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::IsHazardFn" title='llvm::GCNHazardRecognizer::IsHazardFn' data-type='function_ref&lt;bool (llvm::MachineInstr *)&gt;' data-ref="llvm::GCNHazardRecognizer::IsHazardFn">IsHazardFn</a> <dfn class="local col0 decl" id="90IsHazard" title='IsHazard' data-type='IsHazardFn' data-ref="90IsHazard">IsHazard</dfn>, <em>int</em> <dfn class="local col1 decl" id="91Limit" title='Limit' data-type='int' data-ref="91Limit">Limit</dfn>) {</td></tr>
<tr><th id="401">401</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::IsHazardRecognizerMode" title='llvm::GCNHazardRecognizer::IsHazardRecognizerMode' data-ref="llvm::GCNHazardRecognizer::IsHazardRecognizerMode">IsHazardRecognizerMode</a>) {</td></tr>
<tr><th id="402">402</th><td>    <em>auto</em> <dfn class="local col2 decl" id="92IsExpiredFn" title='IsExpiredFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:402:24)' data-ref="92IsExpiredFn">IsExpiredFn</dfn> = [Limit] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>int</em> <dfn class="local col3 decl" id="93WaitStates" title='WaitStates' data-type='int' data-ref="93WaitStates">WaitStates</dfn>) {</td></tr>
<tr><th id="403">403</th><td>      <b>return</b> <a class="local col3 ref" href="#93WaitStates" title='WaitStates' data-ref="93WaitStates">WaitStates</a> &gt;= <a class="local col1 ref" href="#91Limit" title='Limit' data-ref="91Limit">Limit</a>;</td></tr>
<tr><th id="404">404</th><td>    };</td></tr>
<tr><th id="405">405</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE" title='getWaitStatesSince' data-use='c' data-ref="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE">getWaitStatesSince</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#119" title='llvm::function_ref&lt;bool (llvm::MachineInstr *)&gt;::function_ref' data-ref="_ZN4llvm12function_refIFbPNS_12MachineInstrEEEC1ERKS4_"></a><a class="local col0 ref" href="#90IsHazard" title='IsHazard' data-ref="90IsHazard">IsHazard</a>, <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::CurrCycleInstr" title='llvm::GCNHazardRecognizer::CurrCycleInstr' data-ref="llvm::GCNHazardRecognizer::CurrCycleInstr">CurrCycleInstr</a>, <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col2 ref" href="#92IsExpiredFn" title='IsExpiredFn' data-ref="92IsExpiredFn">IsExpiredFn</a>);</td></tr>
<tr><th id="406">406</th><td>  }</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <em>int</em> <dfn class="local col4 decl" id="94WaitStates" title='WaitStates' data-type='int' data-ref="94WaitStates">WaitStates</dfn> = <var>0</var>;</td></tr>
<tr><th id="409">409</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="95MI" title='MI' data-type='llvm::MachineInstr *' data-ref="95MI">MI</dfn> : <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::EmittedInstrs" title='llvm::GCNHazardRecognizer::EmittedInstrs' data-ref="llvm::GCNHazardRecognizer::EmittedInstrs">EmittedInstrs</a>) {</td></tr>
<tr><th id="410">410</th><td>    <b>if</b> (<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>) {</td></tr>
<tr><th id="411">411</th><td>      <b>if</b> (<a class="local col0 ref" href="#90IsHazard" title='IsHazard' data-ref="90IsHazard">IsHazard</a><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZNK4llvm12function_refIFT_DpT0_EEclES3_" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNK4llvm12function_refIFT_DpT0_EEclES3_">(<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>)</a>)</td></tr>
<tr><th id="412">412</th><td>        <b>return</b> <a class="local col4 ref" href="#94WaitStates" title='WaitStates' data-ref="94WaitStates">WaitStates</a>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>      <b>if</b> (<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="415">415</th><td>        <b>continue</b>;</td></tr>
<tr><th id="416">416</th><td>    }</td></tr>
<tr><th id="417">417</th><td>    ++<a class="local col4 ref" href="#94WaitStates" title='WaitStates' data-ref="94WaitStates">WaitStates</a>;</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>    <b>if</b> (<a class="local col4 ref" href="#94WaitStates" title='WaitStates' data-ref="94WaitStates">WaitStates</a> &gt;= <a class="local col1 ref" href="#91Limit" title='Limit' data-ref="91Limit">Limit</a>)</td></tr>
<tr><th id="420">420</th><td>      <b>break</b>;</td></tr>
<tr><th id="421">421</th><td>  }</td></tr>
<tr><th id="422">422</th><td>  <b>return</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3maxEv" title='std::numeric_limits&lt;int&gt;::max' data-ref="_ZNSt14numeric_limitsIiE3maxEv">max</a>();</td></tr>
<tr><th id="423">423</th><td>}</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSinceDef' data-ref="_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSinceDef</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="96Reg" title='Reg' data-type='unsigned int' data-ref="96Reg">Reg</dfn>,</td></tr>
<tr><th id="426">426</th><td>                                               <a class="typedef" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::IsHazardFn" title='llvm::GCNHazardRecognizer::IsHazardFn' data-type='function_ref&lt;bool (llvm::MachineInstr *)&gt;' data-ref="llvm::GCNHazardRecognizer::IsHazardFn">IsHazardFn</a> <dfn class="local col7 decl" id="97IsHazardDef" title='IsHazardDef' data-type='IsHazardFn' data-ref="97IsHazardDef">IsHazardDef</dfn>,</td></tr>
<tr><th id="427">427</th><td>                                               <em>int</em> <dfn class="local col8 decl" id="98Limit" title='Limit' data-type='int' data-ref="98Limit">Limit</dfn>) {</td></tr>
<tr><th id="428">428</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col9 decl" id="99TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="99TRI">TRI</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <em>auto</em> <dfn class="local col0 decl" id="100IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:430:21)' data-ref="100IsHazardFn">IsHazardFn</dfn> = [IsHazardDef, TRI, Reg] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="101MI" title='MI' data-type='llvm::MachineInstr *' data-ref="101MI">MI</dfn>) {</td></tr>
<tr><th id="431">431</th><td>    <b>return</b> IsHazardDef(MI) &amp;&amp; MI-&gt;modifiesRegister(Reg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>);</td></tr>
<tr><th id="432">432</th><td>  };</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18getWaitStatesSinceENS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSince' data-ref="_ZN4llvm19GCNHazardRecognizer18getWaitStatesSinceENS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSince</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col0 ref" href="#100IsHazardFn" title='IsHazardFn' data-ref="100IsHazardFn">IsHazardFn</a>, <a class="local col8 ref" href="#98Limit" title='Limit' data-ref="98Limit">Limit</a>);</td></tr>
<tr><th id="435">435</th><td>}</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer24getWaitStatesSinceSetRegENS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSinceSetReg' data-ref="_ZN4llvm19GCNHazardRecognizer24getWaitStatesSinceSetRegENS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSinceSetReg</dfn>(<a class="typedef" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::IsHazardFn" title='llvm::GCNHazardRecognizer::IsHazardFn' data-type='function_ref&lt;bool (llvm::MachineInstr *)&gt;' data-ref="llvm::GCNHazardRecognizer::IsHazardFn">IsHazardFn</a> <dfn class="local col2 decl" id="102IsHazard" title='IsHazard' data-type='IsHazardFn' data-ref="102IsHazard">IsHazard</dfn>,</td></tr>
<tr><th id="438">438</th><td>                                                  <em>int</em> <dfn class="local col3 decl" id="103Limit" title='Limit' data-type='int' data-ref="103Limit">Limit</dfn>) {</td></tr>
<tr><th id="439">439</th><td>  <em>auto</em> <dfn class="local col4 decl" id="104IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:439:21)' data-ref="104IsHazardFn">IsHazardFn</dfn> = [IsHazard] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="105MI" title='MI' data-type='llvm::MachineInstr *' data-ref="105MI">MI</dfn>) {</td></tr>
<tr><th id="440">440</th><td>    <b>return</b> <a class="tu ref" href="#_ZL9isSSetRegj" title='isSSetReg' data-use='c' data-ref="_ZL9isSSetRegj">isSSetReg</a>(<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp; <a class="local col2 ref" href="#102IsHazard" title='IsHazard' data-ref="102IsHazard">IsHazard</a><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZNK4llvm12function_refIFT_DpT0_EEclES3_" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNK4llvm12function_refIFT_DpT0_EEclES3_">(<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>)</a>;</td></tr>
<tr><th id="441">441</th><td>  };</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18getWaitStatesSinceENS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSince' data-ref="_ZN4llvm19GCNHazardRecognizer18getWaitStatesSinceENS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSince</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col4 ref" href="#104IsHazardFn" title='IsHazardFn' data-ref="104IsHazardFn">IsHazardFn</a>, <a class="local col3 ref" href="#103Limit" title='Limit' data-ref="103Limit">Limit</a>);</td></tr>
<tr><th id="444">444</th><td>}</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><i  data-doc="_ZL11addRegUnitsRKN4llvm14SIRegisterInfoERNS_9BitVectorEj">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="447">447</th><td><i  data-doc="_ZL11addRegUnitsRKN4llvm14SIRegisterInfoERNS_9BitVectorEj">// No-op Hazard Detection</i></td></tr>
<tr><th id="448">448</th><td><i  data-doc="_ZL11addRegUnitsRKN4llvm14SIRegisterInfoERNS_9BitVectorEj">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL11addRegUnitsRKN4llvm14SIRegisterInfoERNS_9BitVectorEj" title='addRegUnits' data-type='void addRegUnits(const llvm::SIRegisterInfo &amp; TRI, llvm::BitVector &amp; BV, unsigned int Reg)' data-ref="_ZL11addRegUnitsRKN4llvm14SIRegisterInfoERNS_9BitVectorEj">addRegUnits</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col6 decl" id="106TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="106TRI">TRI</dfn>,</td></tr>
<tr><th id="451">451</th><td>                        <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col7 decl" id="107BV" title='BV' data-type='llvm::BitVector &amp;' data-ref="107BV">BV</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="108Reg" title='Reg' data-type='unsigned int' data-ref="108Reg">Reg</dfn>) {</td></tr>
<tr><th id="452">452</th><td>  <b>for</b> (MCRegUnitIterator <span class='error' title="no matching constructor for initialization of &apos;llvm::MCRegUnitIterator&apos;">RUI</span>(Reg, &amp;TRI); RUI.isValid(); ++RUI)</td></tr>
<tr><th id="453">453</th><td>    BV.set(*RUI);</td></tr>
<tr><th id="454">454</th><td>}</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL12addRegsToSetRKN4llvm14SIRegisterInfoENS_14iterator_rangeIPKNS_14MachineOperandEEERNS_9BitVectorE" title='addRegsToSet' data-type='void addRegsToSet(const llvm::SIRegisterInfo &amp; TRI, iterator_range&lt;MachineInstr::const_mop_iterator&gt; Ops, llvm::BitVector &amp; Set)' data-ref="_ZL12addRegsToSetRKN4llvm14SIRegisterInfoENS_14iterator_rangeIPKNS_14MachineOperandEEERNS_9BitVectorE">addRegsToSet</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col9 decl" id="109TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="109TRI">TRI</dfn>,</td></tr>
<tr><th id="457">457</th><td>                         <a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</a>&gt; <dfn class="local col0 decl" id="110Ops" title='Ops' data-type='iterator_range&lt;MachineInstr::const_mop_iterator&gt;' data-ref="110Ops">Ops</dfn>,</td></tr>
<tr><th id="458">458</th><td>                         <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col1 decl" id="111Set" title='Set' data-type='llvm::BitVector &amp;' data-ref="111Set">Set</dfn>) {</td></tr>
<tr><th id="459">459</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="112Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="112Op">Op</dfn> : <a class="local col0 ref" href="#110Ops" title='Ops' data-ref="110Ops">Ops</a>) {</td></tr>
<tr><th id="460">460</th><td>    <b>if</b> (<a class="local col2 ref" href="#112Op" title='Op' data-ref="112Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="461">461</th><td>      <a class="tu ref" href="#_ZL11addRegUnitsRKN4llvm14SIRegisterInfoERNS_9BitVectorEj" title='addRegUnits' data-use='c' data-ref="_ZL11addRegUnitsRKN4llvm14SIRegisterInfoERNS_9BitVectorEj">addRegUnits</a>(<a class="local col9 ref" href="#109TRI" title='TRI' data-ref="109TRI">TRI</a>, <span class='refarg'><a class="local col1 ref" href="#111Set" title='Set' data-ref="111Set">Set</a></span>, <a class="local col2 ref" href="#112Op" title='Op' data-ref="112Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="462">462</th><td>  }</td></tr>
<tr><th id="463">463</th><td>}</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td><em>void</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer13addClauseInstERKNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::addClauseInst' data-ref="_ZN4llvm19GCNHazardRecognizer13addClauseInstERKNS_12MachineInstrE">addClauseInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="113MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="113MI">MI</dfn>) {</td></tr>
<tr><th id="466">466</th><td>  <i>// XXX: Do we need to worry about implicit operands</i></td></tr>
<tr><th id="467">467</th><td>  <a class="tu ref" href="#_ZL12addRegsToSetRKN4llvm14SIRegisterInfoENS_14iterator_rangeIPKNS_14MachineOperandEEERNS_9BitVectorE" title='addRegsToSet' data-use='c' data-ref="_ZL12addRegsToSetRKN4llvm14SIRegisterInfoENS_14iterator_rangeIPKNS_14MachineOperandEEERNS_9BitVectorE">addRegsToSet</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TRI" title='llvm::GCNHazardRecognizer::TRI' data-ref="llvm::GCNHazardRecognizer::TRI">TRI</a>, <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZNK4llvm12MachineInstr4defsEv">defs</a>(), <span class='refarg'><a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ClauseDefs" title='llvm::GCNHazardRecognizer::ClauseDefs' data-ref="llvm::GCNHazardRecognizer::ClauseDefs">ClauseDefs</a></span>);</td></tr>
<tr><th id="468">468</th><td>  <a class="tu ref" href="#_ZL12addRegsToSetRKN4llvm14SIRegisterInfoENS_14iterator_rangeIPKNS_14MachineOperandEEERNS_9BitVectorE" title='addRegsToSet' data-use='c' data-ref="_ZL12addRegsToSetRKN4llvm14SIRegisterInfoENS_14iterator_rangeIPKNS_14MachineOperandEEERNS_9BitVectorE">addRegsToSet</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TRI" title='llvm::GCNHazardRecognizer::TRI' data-ref="llvm::GCNHazardRecognizer::TRI">TRI</a>, <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZNK4llvm12MachineInstr4usesEv">uses</a>(), <span class='refarg'><a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ClauseUses" title='llvm::GCNHazardRecognizer::ClauseUses' data-ref="llvm::GCNHazardRecognizer::ClauseUses">ClauseUses</a></span>);</td></tr>
<tr><th id="469">469</th><td>}</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer22checkSoftClauseHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkSoftClauseHazards' data-ref="_ZN4llvm19GCNHazardRecognizer22checkSoftClauseHazardsEPNS_12MachineInstrE">checkSoftClauseHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="114MEM" title='MEM' data-type='llvm::MachineInstr *' data-ref="114MEM">MEM</dfn>) {</td></tr>
<tr><th id="472">472</th><td>  <i>// SMEM soft clause are only present on VI+, and only matter if xnack is</i></td></tr>
<tr><th id="473">473</th><td><i>  // enabled.</i></td></tr>
<tr><th id="474">474</th><td>  <b>if</b> (!<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14isXNACKEnabledEv" title='llvm::GCNSubtarget::isXNACKEnabled' data-ref="_ZNK4llvm12GCNSubtarget14isXNACKEnabledEv">isXNACKEnabled</a>())</td></tr>
<tr><th id="475">475</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <em>bool</em> <dfn class="local col5 decl" id="115IsSMRD" title='IsSMRD' data-type='bool' data-ref="115IsSMRD">IsSMRD</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TII" title='llvm::GCNHazardRecognizer::TII' data-ref="llvm::GCNHazardRecognizer::TII">TII</a>.<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(*<a class="local col4 ref" href="#114MEM" title='MEM' data-ref="114MEM">MEM</a>);</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <a class="member" href="GCNHazardRecognizer.h.html#_ZN4llvm19GCNHazardRecognizer11resetClauseEv" title='llvm::GCNHazardRecognizer::resetClause' data-ref="_ZN4llvm19GCNHazardRecognizer11resetClauseEv">resetClause</a>();</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <i>// A soft-clause is any group of consecutive SMEM instructions.  The</i></td></tr>
<tr><th id="482">482</th><td><i>  // instructions in this group may return out of order and/or may be</i></td></tr>
<tr><th id="483">483</th><td><i>  // replayed (i.e. the same instruction issued more than once).</i></td></tr>
<tr><th id="484">484</th><td><i>  //</i></td></tr>
<tr><th id="485">485</th><td><i>  // In order to handle these situations correctly we need to make sure that</i></td></tr>
<tr><th id="486">486</th><td><i>  // when a clause has more than one instruction, no instruction in the clause</i></td></tr>
<tr><th id="487">487</th><td><i>  // writes to a register that is read by another instruction in the clause</i></td></tr>
<tr><th id="488">488</th><td><i>  // (including itself). If we encounter this situaion, we need to break the</i></td></tr>
<tr><th id="489">489</th><td><i>  // clause by inserting a non SMEM instruction.</i></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="116MI" title='MI' data-type='llvm::MachineInstr *' data-ref="116MI">MI</dfn> : <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::EmittedInstrs" title='llvm::GCNHazardRecognizer::EmittedInstrs' data-ref="llvm::GCNHazardRecognizer::EmittedInstrs">EmittedInstrs</a>) {</td></tr>
<tr><th id="492">492</th><td>    <i>// When we hit a non-SMEM instruction then we have passed the start of the</i></td></tr>
<tr><th id="493">493</th><td><i>    // clause and we can stop.</i></td></tr>
<tr><th id="494">494</th><td>    <b>if</b> (!<a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI">MI</a>)</td></tr>
<tr><th id="495">495</th><td>      <b>break</b>;</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>    <b>if</b> (<a class="local col5 ref" href="#115IsSMRD" title='IsSMRD' data-ref="115IsSMRD">IsSMRD</a> != <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(*<a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI">MI</a>))</td></tr>
<tr><th id="498">498</th><td>      <b>break</b>;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>    <a class="member" href="#_ZN4llvm19GCNHazardRecognizer13addClauseInstERKNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::addClauseInst' data-ref="_ZN4llvm19GCNHazardRecognizer13addClauseInstERKNS_12MachineInstrE">addClauseInst</a>(*<a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI">MI</a>);</td></tr>
<tr><th id="501">501</th><td>  }</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ClauseDefs" title='llvm::GCNHazardRecognizer::ClauseDefs' data-ref="llvm::GCNHazardRecognizer::ClauseDefs">ClauseDefs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4noneEv" title='llvm::BitVector::none' data-ref="_ZNK4llvm9BitVector4noneEv">none</a>())</td></tr>
<tr><th id="504">504</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <i>// We need to make sure not to put loads and stores in the same clause if they</i></td></tr>
<tr><th id="507">507</th><td><i>  // use the same address. For now, just start a new clause whenever we see a</i></td></tr>
<tr><th id="508">508</th><td><i>  // store.</i></td></tr>
<tr><th id="509">509</th><td>  <b>if</b> (<a class="local col4 ref" href="#114MEM" title='MEM' data-ref="114MEM">MEM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="510">510</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <a class="member" href="#_ZN4llvm19GCNHazardRecognizer13addClauseInstERKNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::addClauseInst' data-ref="_ZN4llvm19GCNHazardRecognizer13addClauseInstERKNS_12MachineInstrE">addClauseInst</a>(*<a class="local col4 ref" href="#114MEM" title='MEM' data-ref="114MEM">MEM</a>);</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <i>// If the set of defs and uses intersect then we cannot add this instruction</i></td></tr>
<tr><th id="515">515</th><td><i>  // to the clause, so we have a hazard.</i></td></tr>
<tr><th id="516">516</th><td>  <b>return</b> <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ClauseDefs" title='llvm::GCNHazardRecognizer::ClauseDefs' data-ref="llvm::GCNHazardRecognizer::ClauseDefs">ClauseDefs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9anyCommonERKS0_" title='llvm::BitVector::anyCommon' data-ref="_ZNK4llvm9BitVector9anyCommonERKS0_">anyCommon</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ClauseUses" title='llvm::GCNHazardRecognizer::ClauseUses' data-ref="llvm::GCNHazardRecognizer::ClauseUses">ClauseUses</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="517">517</th><td>}</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer16checkSMRDHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkSMRDHazards' data-ref="_ZN4llvm19GCNHazardRecognizer16checkSMRDHazardsEPNS_12MachineInstrE">checkSMRDHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="117SMRD" title='SMRD' data-type='llvm::MachineInstr *' data-ref="117SMRD">SMRD</dfn>) {</td></tr>
<tr><th id="520">520</th><td>  <em>int</em> <dfn class="local col8 decl" id="118WaitStatesNeeded" title='WaitStatesNeeded' data-type='int' data-ref="118WaitStatesNeeded">WaitStatesNeeded</dfn> = <var>0</var>;</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <a class="local col8 ref" href="#118WaitStatesNeeded" title='WaitStatesNeeded' data-ref="118WaitStatesNeeded">WaitStatesNeeded</a> = <a class="member" href="#_ZN4llvm19GCNHazardRecognizer22checkSoftClauseHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkSoftClauseHazards' data-ref="_ZN4llvm19GCNHazardRecognizer22checkSoftClauseHazardsEPNS_12MachineInstrE">checkSoftClauseHazards</a>(<a class="local col7 ref" href="#117SMRD" title='SMRD' data-ref="117SMRD">SMRD</a>);</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>  <i>// This SMRD hazard only affects SI.</i></td></tr>
<tr><th id="525">525</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() != <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</a>)</td></tr>
<tr><th id="526">526</th><td>    <b>return</b> <a class="local col8 ref" href="#118WaitStatesNeeded" title='WaitStatesNeeded' data-ref="118WaitStatesNeeded">WaitStatesNeeded</a>;</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <i>// A read of an SGPR by SMRD instruction requires 4 wait states when the</i></td></tr>
<tr><th id="529">529</th><td><i>  // SGPR was written by a VALU instruction.</i></td></tr>
<tr><th id="530">530</th><td>  <em>int</em> <dfn class="local col9 decl" id="119SmrdSgprWaitStates" title='SmrdSgprWaitStates' data-type='int' data-ref="119SmrdSgprWaitStates">SmrdSgprWaitStates</dfn> = <var>4</var>;</td></tr>
<tr><th id="531">531</th><td>  <em>auto</em> <dfn class="local col0 decl" id="120IsHazardDefFn" title='IsHazardDefFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:531:24)' data-ref="120IsHazardDefFn">IsHazardDefFn</dfn> = [<b>this</b>] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="121MI" title='MI' data-type='llvm::MachineInstr *' data-ref="121MI">MI</dfn>) { <b>return</b> <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TII" title='llvm::GCNHazardRecognizer::TII' data-ref="llvm::GCNHazardRecognizer::TII">TII</a>.<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(*<a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>); };</td></tr>
<tr><th id="532">532</th><td>  <em>auto</em> <dfn class="local col2 decl" id="122IsBufferHazardDefFn" title='IsBufferHazardDefFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:532:30)' data-ref="122IsBufferHazardDefFn">IsBufferHazardDefFn</dfn> = [<b>this</b>] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="123MI" title='MI' data-type='llvm::MachineInstr *' data-ref="123MI">MI</dfn>) { <b>return</b> <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TII" title='llvm::GCNHazardRecognizer::TII' data-ref="llvm::GCNHazardRecognizer::TII">TII</a>.<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSALU' data-ref="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE">isSALU</a>(*<a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI">MI</a>); };</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <em>bool</em> <dfn class="local col4 decl" id="124IsBufferSMRD" title='IsBufferSMRD' data-type='bool' data-ref="124IsBufferSMRD">IsBufferSMRD</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TII" title='llvm::GCNHazardRecognizer::TII' data-ref="llvm::GCNHazardRecognizer::TII">TII</a>.<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo12isBufferSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isBufferSMRD' data-ref="_ZNK4llvm11SIInstrInfo12isBufferSMRDERKNS_12MachineInstrE">isBufferSMRD</a>(*<a class="local col7 ref" href="#117SMRD" title='SMRD' data-ref="117SMRD">SMRD</a>);</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="125Use" title='Use' data-type='const llvm::MachineOperand &amp;' data-ref="125Use">Use</dfn> : <a class="local col7 ref" href="#117SMRD" title='SMRD' data-ref="117SMRD">SMRD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="537">537</th><td>    <b>if</b> (!<a class="local col5 ref" href="#125Use" title='Use' data-ref="125Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="538">538</th><td>      <b>continue</b>;</td></tr>
<tr><th id="539">539</th><td>    <em>int</em> <dfn class="local col6 decl" id="126WaitStatesNeededForUse" title='WaitStatesNeededForUse' data-type='int' data-ref="126WaitStatesNeededForUse">WaitStatesNeededForUse</dfn> =</td></tr>
<tr><th id="540">540</th><td>        <a class="local col9 ref" href="#119SmrdSgprWaitStates" title='SmrdSgprWaitStates' data-ref="119SmrdSgprWaitStates">SmrdSgprWaitStates</a> - <a class="member" href="#_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSinceDef' data-ref="_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSinceDef</a>(<a class="local col5 ref" href="#125Use" title='Use' data-ref="125Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col0 ref" href="#120IsHazardDefFn" title='IsHazardDefFn' data-ref="120IsHazardDefFn">IsHazardDefFn</a>,</td></tr>
<tr><th id="541">541</th><td>                                                   <a class="local col9 ref" href="#119SmrdSgprWaitStates" title='SmrdSgprWaitStates' data-ref="119SmrdSgprWaitStates">SmrdSgprWaitStates</a>);</td></tr>
<tr><th id="542">542</th><td>    <a class="local col8 ref" href="#118WaitStatesNeeded" title='WaitStatesNeeded' data-ref="118WaitStatesNeeded">WaitStatesNeeded</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col8 ref" href="#118WaitStatesNeeded" title='WaitStatesNeeded' data-ref="118WaitStatesNeeded">WaitStatesNeeded</a>, <a class="local col6 ref" href="#126WaitStatesNeededForUse" title='WaitStatesNeededForUse' data-ref="126WaitStatesNeededForUse">WaitStatesNeededForUse</a>);</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>    <i>// This fixes what appears to be undocumented hardware behavior in SI where</i></td></tr>
<tr><th id="545">545</th><td><i>    // s_mov writing a descriptor and s_buffer_load_dword reading the descriptor</i></td></tr>
<tr><th id="546">546</th><td><i>    // needs some number of nops in between. We don't know how many we need, but</i></td></tr>
<tr><th id="547">547</th><td><i>    // let's use 4. This wasn't discovered before probably because the only</i></td></tr>
<tr><th id="548">548</th><td><i>    // case when this happens is when we expand a 64-bit pointer into a full</i></td></tr>
<tr><th id="549">549</th><td><i>    // descriptor and use s_buffer_load_dword instead of s_load_dword, which was</i></td></tr>
<tr><th id="550">550</th><td><i>    // probably never encountered in the closed-source land.</i></td></tr>
<tr><th id="551">551</th><td>    <b>if</b> (<a class="local col4 ref" href="#124IsBufferSMRD" title='IsBufferSMRD' data-ref="124IsBufferSMRD">IsBufferSMRD</a>) {</td></tr>
<tr><th id="552">552</th><td>      <em>int</em> <dfn class="local col7 decl" id="127WaitStatesNeededForUse" title='WaitStatesNeededForUse' data-type='int' data-ref="127WaitStatesNeededForUse">WaitStatesNeededForUse</dfn> =</td></tr>
<tr><th id="553">553</th><td>        <a class="local col9 ref" href="#119SmrdSgprWaitStates" title='SmrdSgprWaitStates' data-ref="119SmrdSgprWaitStates">SmrdSgprWaitStates</a> - <a class="member" href="#_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSinceDef' data-ref="_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSinceDef</a>(<a class="local col5 ref" href="#125Use" title='Use' data-ref="125Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="554">554</th><td>                                                   <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col2 ref" href="#122IsBufferHazardDefFn" title='IsBufferHazardDefFn' data-ref="122IsBufferHazardDefFn">IsBufferHazardDefFn</a>,</td></tr>
<tr><th id="555">555</th><td>                                                   <a class="local col9 ref" href="#119SmrdSgprWaitStates" title='SmrdSgprWaitStates' data-ref="119SmrdSgprWaitStates">SmrdSgprWaitStates</a>);</td></tr>
<tr><th id="556">556</th><td>      <a class="local col8 ref" href="#118WaitStatesNeeded" title='WaitStatesNeeded' data-ref="118WaitStatesNeeded">WaitStatesNeeded</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col8 ref" href="#118WaitStatesNeeded" title='WaitStatesNeeded' data-ref="118WaitStatesNeeded">WaitStatesNeeded</a>, <a class="local col7 ref" href="#127WaitStatesNeededForUse" title='WaitStatesNeededForUse' data-ref="127WaitStatesNeededForUse">WaitStatesNeededForUse</a>);</td></tr>
<tr><th id="557">557</th><td>    }</td></tr>
<tr><th id="558">558</th><td>  }</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>  <b>return</b> <a class="local col8 ref" href="#118WaitStatesNeeded" title='WaitStatesNeeded' data-ref="118WaitStatesNeeded">WaitStatesNeeded</a>;</td></tr>
<tr><th id="561">561</th><td>}</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer16checkVMEMHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkVMEMHazards' data-ref="_ZN4llvm19GCNHazardRecognizer16checkVMEMHazardsEPNS_12MachineInstrE">checkVMEMHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>* <dfn class="local col8 decl" id="128VMEM" title='VMEM' data-type='llvm::MachineInstr *' data-ref="128VMEM">VMEM</dfn>) {</td></tr>
<tr><th id="564">564</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>)</td></tr>
<tr><th id="565">565</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <em>int</em> <dfn class="local col9 decl" id="129WaitStatesNeeded" title='WaitStatesNeeded' data-type='int' data-ref="129WaitStatesNeeded">WaitStatesNeeded</dfn> = <a class="member" href="#_ZN4llvm19GCNHazardRecognizer22checkSoftClauseHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkSoftClauseHazards' data-ref="_ZN4llvm19GCNHazardRecognizer22checkSoftClauseHazardsEPNS_12MachineInstrE">checkSoftClauseHazards</a>(<a class="local col8 ref" href="#128VMEM" title='VMEM' data-ref="128VMEM">VMEM</a>);</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <i>// A read of an SGPR by a VMEM instruction requires 5 wait states when the</i></td></tr>
<tr><th id="570">570</th><td><i>  // SGPR was written by a VALU Instruction.</i></td></tr>
<tr><th id="571">571</th><td>  <em>const</em> <em>int</em> <dfn class="local col0 decl" id="130VmemSgprWaitStates" title='VmemSgprWaitStates' data-type='const int' data-ref="130VmemSgprWaitStates">VmemSgprWaitStates</dfn> = <var>5</var>;</td></tr>
<tr><th id="572">572</th><td>  <em>auto</em> <dfn class="local col1 decl" id="131IsHazardDefFn" title='IsHazardDefFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:572:24)' data-ref="131IsHazardDefFn">IsHazardDefFn</dfn> = [<b>this</b>] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="132MI" title='MI' data-type='llvm::MachineInstr *' data-ref="132MI">MI</dfn>) { <b>return</b> <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TII" title='llvm::GCNHazardRecognizer::TII' data-ref="llvm::GCNHazardRecognizer::TII">TII</a>.<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(*<a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a>); };</td></tr>
<tr><th id="573">573</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="133Use" title='Use' data-type='const llvm::MachineOperand &amp;' data-ref="133Use">Use</dfn> : <a class="local col8 ref" href="#128VMEM" title='VMEM' data-ref="128VMEM">VMEM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="574">574</th><td>    <b>if</b> (!<a class="local col3 ref" href="#133Use" title='Use' data-ref="133Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::TRI" title='llvm::GCNHazardRecognizer::TRI' data-ref="llvm::GCNHazardRecognizer::TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::MF" title='llvm::GCNHazardRecognizer::MF' data-ref="llvm::GCNHazardRecognizer::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>(), <a class="local col3 ref" href="#133Use" title='Use' data-ref="133Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="575">575</th><td>      <b>continue</b>;</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>    <em>int</em> <dfn class="local col4 decl" id="134WaitStatesNeededForUse" title='WaitStatesNeededForUse' data-type='int' data-ref="134WaitStatesNeededForUse">WaitStatesNeededForUse</dfn> =</td></tr>
<tr><th id="578">578</th><td>        <a class="local col0 ref" href="#130VmemSgprWaitStates" title='VmemSgprWaitStates' data-ref="130VmemSgprWaitStates">VmemSgprWaitStates</a> - <a class="member" href="#_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSinceDef' data-ref="_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSinceDef</a>(<a class="local col3 ref" href="#133Use" title='Use' data-ref="133Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col1 ref" href="#131IsHazardDefFn" title='IsHazardDefFn' data-ref="131IsHazardDefFn">IsHazardDefFn</a>,</td></tr>
<tr><th id="579">579</th><td>                                                   <a class="local col0 ref" href="#130VmemSgprWaitStates" title='VmemSgprWaitStates' data-ref="130VmemSgprWaitStates">VmemSgprWaitStates</a>);</td></tr>
<tr><th id="580">580</th><td>    <a class="local col9 ref" href="#129WaitStatesNeeded" title='WaitStatesNeeded' data-ref="129WaitStatesNeeded">WaitStatesNeeded</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col9 ref" href="#129WaitStatesNeeded" title='WaitStatesNeeded' data-ref="129WaitStatesNeeded">WaitStatesNeeded</a>, <a class="local col4 ref" href="#134WaitStatesNeededForUse" title='WaitStatesNeededForUse' data-ref="134WaitStatesNeededForUse">WaitStatesNeededForUse</a>);</td></tr>
<tr><th id="581">581</th><td>  }</td></tr>
<tr><th id="582">582</th><td>  <b>return</b> <a class="local col9 ref" href="#129WaitStatesNeeded" title='WaitStatesNeeded' data-ref="129WaitStatesNeeded">WaitStatesNeeded</a>;</td></tr>
<tr><th id="583">583</th><td>}</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer15checkDPPHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkDPPHazards' data-ref="_ZN4llvm19GCNHazardRecognizer15checkDPPHazardsEPNS_12MachineInstrE">checkDPPHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="135DPP" title='DPP' data-type='llvm::MachineInstr *' data-ref="135DPP">DPP</dfn>) {</td></tr>
<tr><th id="586">586</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col6 decl" id="136TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="136TRI">TRI</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="587">587</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="137TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="137TII">TII</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <i>// Check for DPP VGPR read after VALU VGPR write and EXEC write.</i></td></tr>
<tr><th id="590">590</th><td>  <em>int</em> <dfn class="local col8 decl" id="138DppVgprWaitStates" title='DppVgprWaitStates' data-type='int' data-ref="138DppVgprWaitStates">DppVgprWaitStates</dfn> = <var>2</var>;</td></tr>
<tr><th id="591">591</th><td>  <em>int</em> <dfn class="local col9 decl" id="139DppExecWaitStates" title='DppExecWaitStates' data-type='int' data-ref="139DppExecWaitStates">DppExecWaitStates</dfn> = <var>5</var>;</td></tr>
<tr><th id="592">592</th><td>  <em>int</em> <dfn class="local col0 decl" id="140WaitStatesNeeded" title='WaitStatesNeeded' data-type='int' data-ref="140WaitStatesNeeded">WaitStatesNeeded</dfn> = <var>0</var>;</td></tr>
<tr><th id="593">593</th><td>  <em>auto</em> <dfn class="local col1 decl" id="141IsHazardDefFn" title='IsHazardDefFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:593:24)' data-ref="141IsHazardDefFn">IsHazardDefFn</dfn> = [TII] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="142MI" title='MI' data-type='llvm::MachineInstr *' data-ref="142MI">MI</dfn>) { <b>return</b> <a class="local col7 ref" href="#137TII" title='TII' data-ref="137TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(*<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>); };</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="143Use" title='Use' data-type='const llvm::MachineOperand &amp;' data-ref="143Use">Use</dfn> : <a class="local col5 ref" href="#135DPP" title='DPP' data-ref="135DPP">DPP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="596">596</th><td>    <b>if</b> (!<a class="local col3 ref" href="#143Use" title='Use' data-ref="143Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#136TRI" title='TRI' data-ref="136TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::MF" title='llvm::GCNHazardRecognizer::MF' data-ref="llvm::GCNHazardRecognizer::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>(), <a class="local col3 ref" href="#143Use" title='Use' data-ref="143Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="597">597</th><td>      <b>continue</b>;</td></tr>
<tr><th id="598">598</th><td>    <em>int</em> <dfn class="local col4 decl" id="144WaitStatesNeededForUse" title='WaitStatesNeededForUse' data-type='int' data-ref="144WaitStatesNeededForUse">WaitStatesNeededForUse</dfn> =</td></tr>
<tr><th id="599">599</th><td>        <a class="local col8 ref" href="#138DppVgprWaitStates" title='DppVgprWaitStates' data-ref="138DppVgprWaitStates">DppVgprWaitStates</a> - <a class="member" href="#_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSinceDef' data-ref="_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSinceDef</a>(<a class="local col3 ref" href="#143Use" title='Use' data-ref="143Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="600">600</th><td>                              <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a>[](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *) { <b>return</b> <b>true</b>; },</td></tr>
<tr><th id="601">601</th><td>                              <a class="local col8 ref" href="#138DppVgprWaitStates" title='DppVgprWaitStates' data-ref="138DppVgprWaitStates">DppVgprWaitStates</a>);</td></tr>
<tr><th id="602">602</th><td>    <a class="local col0 ref" href="#140WaitStatesNeeded" title='WaitStatesNeeded' data-ref="140WaitStatesNeeded">WaitStatesNeeded</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#140WaitStatesNeeded" title='WaitStatesNeeded' data-ref="140WaitStatesNeeded">WaitStatesNeeded</a>, <a class="local col4 ref" href="#144WaitStatesNeededForUse" title='WaitStatesNeededForUse' data-ref="144WaitStatesNeededForUse">WaitStatesNeededForUse</a>);</td></tr>
<tr><th id="603">603</th><td>  }</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  WaitStatesNeeded = std::max(</td></tr>
<tr><th id="606">606</th><td>      WaitStatesNeeded,</td></tr>
<tr><th id="607">607</th><td>      DppExecWaitStates - getWaitStatesSinceDef(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>, IsHazardDefFn,</td></tr>
<tr><th id="608">608</th><td>                                                DppExecWaitStates));</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <b>return</b> <a class="local col0 ref" href="#140WaitStatesNeeded" title='WaitStatesNeeded' data-ref="140WaitStatesNeeded">WaitStatesNeeded</a>;</td></tr>
<tr><th id="611">611</th><td>}</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer19checkDivFMasHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkDivFMasHazards' data-ref="_ZN4llvm19GCNHazardRecognizer19checkDivFMasHazardsEPNS_12MachineInstrE">checkDivFMasHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="145DivFMas" title='DivFMas' data-type='llvm::MachineInstr *' data-ref="145DivFMas">DivFMas</dfn>) {</td></tr>
<tr><th id="614">614</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col6 decl" id="146TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="146TII">TII</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <i>// v_div_fmas requires 4 wait states after a write to vcc from a VALU</i></td></tr>
<tr><th id="617">617</th><td><i>  // instruction.</i></td></tr>
<tr><th id="618">618</th><td>  <em>const</em> <em>int</em> <dfn class="local col7 decl" id="147DivFMasWaitStates" title='DivFMasWaitStates' data-type='const int' data-ref="147DivFMasWaitStates">DivFMasWaitStates</dfn> = <var>4</var>;</td></tr>
<tr><th id="619">619</th><td>  <em>auto</em> <dfn class="local col8 decl" id="148IsHazardDefFn" title='IsHazardDefFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:619:24)' data-ref="148IsHazardDefFn">IsHazardDefFn</dfn> = [TII] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="149MI" title='MI' data-type='llvm::MachineInstr *' data-ref="149MI">MI</dfn>) { <b>return</b> <a class="local col6 ref" href="#146TII" title='TII' data-ref="146TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(*<a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI">MI</a>); };</td></tr>
<tr><th id="620">620</th><td>  <em>int</em> <dfn class="local col0 decl" id="150WaitStatesNeeded" title='WaitStatesNeeded' data-type='int' data-ref="150WaitStatesNeeded">WaitStatesNeeded</dfn> = getWaitStatesSinceDef(AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>, IsHazardDefFn,</td></tr>
<tr><th id="621">621</th><td>                                               DivFMasWaitStates);</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <b>return</b> DivFMasWaitStates - WaitStatesNeeded;</td></tr>
<tr><th id="624">624</th><td>}</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer18checkGetRegHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkGetRegHazards' data-ref="_ZN4llvm19GCNHazardRecognizer18checkGetRegHazardsEPNS_12MachineInstrE">checkGetRegHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="151GetRegInstr" title='GetRegInstr' data-type='llvm::MachineInstr *' data-ref="151GetRegInstr">GetRegInstr</dfn>) {</td></tr>
<tr><th id="627">627</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="152TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="152TII">TII</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="628">628</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="153GetRegHWReg" title='GetRegHWReg' data-type='unsigned int' data-ref="153GetRegHWReg">GetRegHWReg</dfn> = <a class="tu ref" href="#_ZL8getHWRegPKN4llvm11SIInstrInfoERKNS_12MachineInstrE" title='getHWReg' data-use='c' data-ref="_ZL8getHWRegPKN4llvm11SIInstrInfoERKNS_12MachineInstrE">getHWReg</a>(<a class="local col2 ref" href="#152TII" title='TII' data-ref="152TII">TII</a>, *<a class="local col1 ref" href="#151GetRegInstr" title='GetRegInstr' data-ref="151GetRegInstr">GetRegInstr</a>);</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>  <em>const</em> <em>int</em> <dfn class="local col4 decl" id="154GetRegWaitStates" title='GetRegWaitStates' data-type='const int' data-ref="154GetRegWaitStates">GetRegWaitStates</dfn> = <var>2</var>;</td></tr>
<tr><th id="631">631</th><td>  <em>auto</em> <dfn class="local col5 decl" id="155IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:631:21)' data-ref="155IsHazardFn">IsHazardFn</dfn> = [TII, GetRegHWReg] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="156MI" title='MI' data-type='llvm::MachineInstr *' data-ref="156MI">MI</dfn>) {</td></tr>
<tr><th id="632">632</th><td>    <b>return</b> <a class="local col3 ref" href="#153GetRegHWReg" title='GetRegHWReg' data-ref="153GetRegHWReg">GetRegHWReg</a> == <a class="tu ref" href="#_ZL8getHWRegPKN4llvm11SIInstrInfoERKNS_12MachineInstrE" title='getHWReg' data-use='c' data-ref="_ZL8getHWRegPKN4llvm11SIInstrInfoERKNS_12MachineInstrE">getHWReg</a>(<a class="local col2 ref" href="#152TII" title='TII' data-ref="152TII">TII</a>, *<a class="local col6 ref" href="#156MI" title='MI' data-ref="156MI">MI</a>);</td></tr>
<tr><th id="633">633</th><td>  };</td></tr>
<tr><th id="634">634</th><td>  <em>int</em> <dfn class="local col7 decl" id="157WaitStatesNeeded" title='WaitStatesNeeded' data-type='int' data-ref="157WaitStatesNeeded">WaitStatesNeeded</dfn> = <a class="member" href="#_ZN4llvm19GCNHazardRecognizer24getWaitStatesSinceSetRegENS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSinceSetReg' data-ref="_ZN4llvm19GCNHazardRecognizer24getWaitStatesSinceSetRegENS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSinceSetReg</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col5 ref" href="#155IsHazardFn" title='IsHazardFn' data-ref="155IsHazardFn">IsHazardFn</a>, <a class="local col4 ref" href="#154GetRegWaitStates" title='GetRegWaitStates' data-ref="154GetRegWaitStates">GetRegWaitStates</a>);</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>  <b>return</b> <a class="local col4 ref" href="#154GetRegWaitStates" title='GetRegWaitStates' data-ref="154GetRegWaitStates">GetRegWaitStates</a> - <a class="local col7 ref" href="#157WaitStatesNeeded" title='WaitStatesNeeded' data-ref="157WaitStatesNeeded">WaitStatesNeeded</a>;</td></tr>
<tr><th id="637">637</th><td>}</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer18checkSetRegHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkSetRegHazards' data-ref="_ZN4llvm19GCNHazardRecognizer18checkSetRegHazardsEPNS_12MachineInstrE">checkSetRegHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="158SetRegInstr" title='SetRegInstr' data-type='llvm::MachineInstr *' data-ref="158SetRegInstr">SetRegInstr</dfn>) {</td></tr>
<tr><th id="640">640</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col9 decl" id="159TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="159TII">TII</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="641">641</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="160HWReg" title='HWReg' data-type='unsigned int' data-ref="160HWReg">HWReg</dfn> = <a class="tu ref" href="#_ZL8getHWRegPKN4llvm11SIInstrInfoERKNS_12MachineInstrE" title='getHWReg' data-use='c' data-ref="_ZL8getHWRegPKN4llvm11SIInstrInfoERKNS_12MachineInstrE">getHWReg</a>(<a class="local col9 ref" href="#159TII" title='TII' data-ref="159TII">TII</a>, *<a class="local col8 ref" href="#158SetRegInstr" title='SetRegInstr' data-ref="158SetRegInstr">SetRegInstr</a>);</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <em>const</em> <em>int</em> <dfn class="local col1 decl" id="161SetRegWaitStates" title='SetRegWaitStates' data-type='const int' data-ref="161SetRegWaitStates">SetRegWaitStates</dfn> =</td></tr>
<tr><th id="644">644</th><td>      <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS">SEA_ISLANDS</a> ? <var>1</var> : <var>2</var>;</td></tr>
<tr><th id="645">645</th><td>  <em>auto</em> <dfn class="local col2 decl" id="162IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:645:21)' data-ref="162IsHazardFn">IsHazardFn</dfn> = [TII, HWReg] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="163MI" title='MI' data-type='llvm::MachineInstr *' data-ref="163MI">MI</dfn>) {</td></tr>
<tr><th id="646">646</th><td>    <b>return</b> <a class="local col0 ref" href="#160HWReg" title='HWReg' data-ref="160HWReg">HWReg</a> == <a class="tu ref" href="#_ZL8getHWRegPKN4llvm11SIInstrInfoERKNS_12MachineInstrE" title='getHWReg' data-use='c' data-ref="_ZL8getHWRegPKN4llvm11SIInstrInfoERKNS_12MachineInstrE">getHWReg</a>(<a class="local col9 ref" href="#159TII" title='TII' data-ref="159TII">TII</a>, *<a class="local col3 ref" href="#163MI" title='MI' data-ref="163MI">MI</a>);</td></tr>
<tr><th id="647">647</th><td>  };</td></tr>
<tr><th id="648">648</th><td>  <em>int</em> <dfn class="local col4 decl" id="164WaitStatesNeeded" title='WaitStatesNeeded' data-type='int' data-ref="164WaitStatesNeeded">WaitStatesNeeded</dfn> = <a class="member" href="#_ZN4llvm19GCNHazardRecognizer24getWaitStatesSinceSetRegENS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSinceSetReg' data-ref="_ZN4llvm19GCNHazardRecognizer24getWaitStatesSinceSetRegENS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSinceSetReg</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col2 ref" href="#162IsHazardFn" title='IsHazardFn' data-ref="162IsHazardFn">IsHazardFn</a>, <a class="local col1 ref" href="#161SetRegWaitStates" title='SetRegWaitStates' data-ref="161SetRegWaitStates">SetRegWaitStates</a>);</td></tr>
<tr><th id="649">649</th><td>  <b>return</b> <a class="local col1 ref" href="#161SetRegWaitStates" title='SetRegWaitStates' data-ref="161SetRegWaitStates">SetRegWaitStates</a> - <a class="local col4 ref" href="#164WaitStatesNeeded" title='WaitStatesNeeded' data-ref="164WaitStatesNeeded">WaitStatesNeeded</a>;</td></tr>
<tr><th id="650">650</th><td>}</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer17createsVALUHazardERKNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::createsVALUHazard' data-ref="_ZN4llvm19GCNHazardRecognizer17createsVALUHazardERKNS_12MachineInstrE">createsVALUHazard</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="165MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="165MI">MI</dfn>) {</td></tr>
<tr><th id="653">653</th><td>  <b>if</b> (!<a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="654">654</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col6 decl" id="166TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="166TII">TII</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="657">657</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167Opcode" title='Opcode' data-type='unsigned int' data-ref="167Opcode">Opcode</dfn> = <a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="658">658</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="168Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="168Desc">Desc</dfn> = <a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>  <em>int</em> <dfn class="local col9 decl" id="169VDataIdx" title='VDataIdx' data-type='int' data-ref="169VDataIdx">VDataIdx</dfn> = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="661">661</th><td>  <em>int</em> <dfn class="local col0 decl" id="170VDataRCID" title='VDataRCID' data-type='int' data-ref="170VDataRCID">VDataRCID</dfn> = -<var>1</var>;</td></tr>
<tr><th id="662">662</th><td>  <b>if</b> (<a class="local col9 ref" href="#169VDataIdx" title='VDataIdx' data-ref="169VDataIdx">VDataIdx</a> != -<var>1</var>)</td></tr>
<tr><th id="663">663</th><td>    <a class="local col0 ref" href="#170VDataRCID" title='VDataRCID' data-ref="170VDataRCID">VDataRCID</a> = <a class="local col8 ref" href="#168Desc" title='Desc' data-ref="168Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col9 ref" href="#169VDataIdx" title='VDataIdx' data-ref="169VDataIdx">VDataIdx</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a>;</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>  <b>if</b> (<a class="local col6 ref" href="#166TII" title='TII' data-ref="166TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>) || <a class="local col6 ref" href="#166TII" title='TII' data-ref="166TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>)) {</td></tr>
<tr><th id="666">666</th><td>    <i>// There is no hazard if the instruction does not use vector regs</i></td></tr>
<tr><th id="667">667</th><td><i>    // (like wbinvl1)</i></td></tr>
<tr><th id="668">668</th><td>    <b>if</b> (<a class="local col9 ref" href="#169VDataIdx" title='VDataIdx' data-ref="169VDataIdx">VDataIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="669">669</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="670">670</th><td>    <i>// For MUBUF/MTBUF instructions this hazard only exists if the</i></td></tr>
<tr><th id="671">671</th><td><i>    // instruction is not using a register in the soffset field.</i></td></tr>
<tr><th id="672">672</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="171SOffset" title='SOffset' data-type='const llvm::MachineOperand *' data-ref="171SOffset">SOffset</dfn> =</td></tr>
<tr><th id="673">673</th><td>        TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soffset);</td></tr>
<tr><th id="674">674</th><td>    <i>// If we have no soffset operand, then assume this field has been</i></td></tr>
<tr><th id="675">675</th><td><i>    // hardcoded to zero.</i></td></tr>
<tr><th id="676">676</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col0 ref" href="#170VDataRCID" title='VDataRCID' data-ref="170VDataRCID">VDataRCID</a>) &gt; <var>64</var> &amp;&amp;</td></tr>
<tr><th id="677">677</th><td>        (!<a class="local col1 ref" href="#171SOffset" title='SOffset' data-ref="171SOffset">SOffset</a> || !<a class="local col1 ref" href="#171SOffset" title='SOffset' data-ref="171SOffset">SOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()))</td></tr>
<tr><th id="678">678</th><td>      <b>return</b> <a class="local col9 ref" href="#169VDataIdx" title='VDataIdx' data-ref="169VDataIdx">VDataIdx</a>;</td></tr>
<tr><th id="679">679</th><td>  }</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <i>// MIMG instructions create a hazard if they don't use a 256-bit T# and</i></td></tr>
<tr><th id="682">682</th><td><i>  // the store size is greater than 8 bytes and they have more than two bits</i></td></tr>
<tr><th id="683">683</th><td><i>  // of their dmask set.</i></td></tr>
<tr><th id="684">684</th><td><i>  // All our MIMG definitions use a 256-bit T#, so we can skip checking for them.</i></td></tr>
<tr><th id="685">685</th><td>  <b>if</b> (<a class="local col6 ref" href="#166TII" title='TII' data-ref="166TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>)) {</td></tr>
<tr><th id="686">686</th><td>    <em>int</em> <dfn class="local col2 decl" id="172SRsrcIdx" title='SRsrcIdx' data-type='int' data-ref="172SRsrcIdx">SRsrcIdx</dfn> = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::srsrc);</td></tr>
<tr><th id="687">687</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SRsrcIdx != -1 &amp;&amp; AMDGPU::getRegBitWidth(Desc.OpInfo[SRsrcIdx].RegClass) == 256) ? void (0) : __assert_fail (&quot;SRsrcIdx != -1 &amp;&amp; AMDGPU::getRegBitWidth(Desc.OpInfo[SRsrcIdx].RegClass) == 256&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp&quot;, 688, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#172SRsrcIdx" title='SRsrcIdx' data-ref="172SRsrcIdx">SRsrcIdx</a> != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="688">688</th><td>           AMDGPU::<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col8 ref" href="#168Desc" title='Desc' data-ref="168Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col2 ref" href="#172SRsrcIdx" title='SRsrcIdx' data-ref="172SRsrcIdx">SRsrcIdx</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a>) == <var>256</var>);</td></tr>
<tr><th id="689">689</th><td>    (<em>void</em>)<a class="local col2 ref" href="#172SRsrcIdx" title='SRsrcIdx' data-ref="172SRsrcIdx">SRsrcIdx</a>;</td></tr>
<tr><th id="690">690</th><td>  }</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>  <b>if</b> (<a class="local col6 ref" href="#166TII" title='TII' data-ref="166TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>)) {</td></tr>
<tr><th id="693">693</th><td>    <em>int</em> <dfn class="local col3 decl" id="173DataIdx" title='DataIdx' data-type='int' data-ref="173DataIdx">DataIdx</dfn> = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="694">694</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col8 ref" href="#168Desc" title='Desc' data-ref="168Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col3 ref" href="#173DataIdx" title='DataIdx' data-ref="173DataIdx">DataIdx</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a>) &gt; <var>64</var>)</td></tr>
<tr><th id="695">695</th><td>      <b>return</b> <a class="local col3 ref" href="#173DataIdx" title='DataIdx' data-ref="173DataIdx">DataIdx</a>;</td></tr>
<tr><th id="696">696</th><td>  }</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="699">699</th><td>}</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer22checkVALUHazardsHelperERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::GCNHazardRecognizer::checkVALUHazardsHelper' data-ref="_ZN4llvm19GCNHazardRecognizer22checkVALUHazardsHelperERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">checkVALUHazardsHelper</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="174Def" title='Def' data-type='const llvm::MachineOperand &amp;' data-ref="174Def">Def</dfn>,</td></tr>
<tr><th id="702">702</th><td>						<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="175MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="175MRI">MRI</dfn>) {</td></tr>
<tr><th id="703">703</th><td>  <i>// Helper to check for the hazard where VMEM instructions that store more than</i></td></tr>
<tr><th id="704">704</th><td><i>  // 8 bytes can have there store data over written by the next instruction.</i></td></tr>
<tr><th id="705">705</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col6 decl" id="176TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="176TRI">TRI</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>  <em>const</em> <em>int</em> <dfn class="local col7 decl" id="177VALUWaitStates" title='VALUWaitStates' data-type='const int' data-ref="177VALUWaitStates">VALUWaitStates</dfn> = <var>1</var>;</td></tr>
<tr><th id="708">708</th><td>  <em>int</em> <dfn class="local col8 decl" id="178WaitStatesNeeded" title='WaitStatesNeeded' data-type='int' data-ref="178WaitStatesNeeded">WaitStatesNeeded</dfn> = <var>0</var>;</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <b>if</b> (!<a class="local col6 ref" href="#176TRI" title='TRI' data-ref="176TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(<a class="local col5 ref" href="#175MRI" title='MRI' data-ref="175MRI">MRI</a>, <a class="local col4 ref" href="#174Def" title='Def' data-ref="174Def">Def</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="711">711</th><td>    <b>return</b> <a class="local col8 ref" href="#178WaitStatesNeeded" title='WaitStatesNeeded' data-ref="178WaitStatesNeeded">WaitStatesNeeded</a>;</td></tr>
<tr><th id="712">712</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="179Reg" title='Reg' data-type='unsigned int' data-ref="179Reg">Reg</dfn> = <a class="local col4 ref" href="#174Def" title='Def' data-ref="174Def">Def</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="713">713</th><td>  <em>auto</em> <dfn class="local col0 decl" id="180IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:713:21)' data-ref="180IsHazardFn">IsHazardFn</dfn> = [<b>this</b>, Reg, TRI] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="181MI" title='MI' data-type='llvm::MachineInstr *' data-ref="181MI">MI</dfn>) {</td></tr>
<tr><th id="714">714</th><td>    <em>int</em> <dfn class="local col2 decl" id="182DataIdx" title='DataIdx' data-type='int' data-ref="182DataIdx">DataIdx</dfn> = <a class="member" href="#_ZN4llvm19GCNHazardRecognizer17createsVALUHazardERKNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::createsVALUHazard' data-ref="_ZN4llvm19GCNHazardRecognizer17createsVALUHazardERKNS_12MachineInstrE">createsVALUHazard</a>(*<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>);</td></tr>
<tr><th id="715">715</th><td>    <b>return</b> DataIdx &gt;= <var>0</var> &amp;&amp;</td></tr>
<tr><th id="716">716</th><td>    TRI-&gt;<span class='error' title="no member named &apos;regsOverlap&apos; in &apos;llvm::SIRegisterInfo&apos;">regsOverlap</span>(MI-&gt;getOperand(DataIdx).getReg(), Reg);</td></tr>
<tr><th id="717">717</th><td>  };</td></tr>
<tr><th id="718">718</th><td>  <em>int</em> <dfn class="local col3 decl" id="183WaitStatesNeededForDef" title='WaitStatesNeededForDef' data-type='int' data-ref="183WaitStatesNeededForDef">WaitStatesNeededForDef</dfn> =</td></tr>
<tr><th id="719">719</th><td>    <a class="local col7 ref" href="#177VALUWaitStates" title='VALUWaitStates' data-ref="177VALUWaitStates">VALUWaitStates</a> - <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18getWaitStatesSinceENS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSince' data-ref="_ZN4llvm19GCNHazardRecognizer18getWaitStatesSinceENS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSince</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col0 ref" href="#180IsHazardFn" title='IsHazardFn' data-ref="180IsHazardFn">IsHazardFn</a>, <a class="local col7 ref" href="#177VALUWaitStates" title='VALUWaitStates' data-ref="177VALUWaitStates">VALUWaitStates</a>);</td></tr>
<tr><th id="720">720</th><td>  <a class="local col8 ref" href="#178WaitStatesNeeded" title='WaitStatesNeeded' data-ref="178WaitStatesNeeded">WaitStatesNeeded</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col8 ref" href="#178WaitStatesNeeded" title='WaitStatesNeeded' data-ref="178WaitStatesNeeded">WaitStatesNeeded</a>, <a class="local col3 ref" href="#183WaitStatesNeededForDef" title='WaitStatesNeededForDef' data-ref="183WaitStatesNeededForDef">WaitStatesNeededForDef</a>);</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <b>return</b> <a class="local col8 ref" href="#178WaitStatesNeeded" title='WaitStatesNeeded' data-ref="178WaitStatesNeeded">WaitStatesNeeded</a>;</td></tr>
<tr><th id="723">723</th><td>}</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer16checkVALUHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkVALUHazards' data-ref="_ZN4llvm19GCNHazardRecognizer16checkVALUHazardsEPNS_12MachineInstrE">checkVALUHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="184VALU" title='VALU' data-type='llvm::MachineInstr *' data-ref="184VALU">VALU</dfn>) {</td></tr>
<tr><th id="726">726</th><td>  <i>// This checks for the hazard where VMEM instructions that store more than</i></td></tr>
<tr><th id="727">727</th><td><i>  // 8 bytes can have there store data over written by the next instruction.</i></td></tr>
<tr><th id="728">728</th><td>  <b>if</b> (!<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget21has12DWordStoreHazardEv" title='llvm::GCNSubtarget::has12DWordStoreHazard' data-ref="_ZNK4llvm12GCNSubtarget21has12DWordStoreHazardEv">has12DWordStoreHazard</a>())</td></tr>
<tr><th id="729">729</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="185MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="185MRI">MRI</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::MF" title='llvm::GCNHazardRecognizer::MF' data-ref="llvm::GCNHazardRecognizer::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="732">732</th><td>  <em>int</em> <dfn class="local col6 decl" id="186WaitStatesNeeded" title='WaitStatesNeeded' data-type='int' data-ref="186WaitStatesNeeded">WaitStatesNeeded</dfn> = <var>0</var>;</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="187Def" title='Def' data-type='const llvm::MachineOperand &amp;' data-ref="187Def">Def</dfn> : <a class="local col4 ref" href="#184VALU" title='VALU' data-ref="184VALU">VALU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</a>()) {</td></tr>
<tr><th id="735">735</th><td>    <a class="local col6 ref" href="#186WaitStatesNeeded" title='WaitStatesNeeded' data-ref="186WaitStatesNeeded">WaitStatesNeeded</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col6 ref" href="#186WaitStatesNeeded" title='WaitStatesNeeded' data-ref="186WaitStatesNeeded">WaitStatesNeeded</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer22checkVALUHazardsHelperERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::GCNHazardRecognizer::checkVALUHazardsHelper' data-ref="_ZN4llvm19GCNHazardRecognizer22checkVALUHazardsHelperERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">checkVALUHazardsHelper</a>(<a class="local col7 ref" href="#187Def" title='Def' data-ref="187Def">Def</a>, <a class="local col5 ref" href="#185MRI" title='MRI' data-ref="185MRI">MRI</a>));</td></tr>
<tr><th id="736">736</th><td>  }</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <b>return</b> <a class="local col6 ref" href="#186WaitStatesNeeded" title='WaitStatesNeeded' data-ref="186WaitStatesNeeded">WaitStatesNeeded</a>;</td></tr>
<tr><th id="739">739</th><td>}</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer21checkInlineAsmHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkInlineAsmHazards' data-ref="_ZN4llvm19GCNHazardRecognizer21checkInlineAsmHazardsEPNS_12MachineInstrE">checkInlineAsmHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="188IA" title='IA' data-type='llvm::MachineInstr *' data-ref="188IA">IA</dfn>) {</td></tr>
<tr><th id="742">742</th><td>  <i>// This checks for hazards associated with inline asm statements.</i></td></tr>
<tr><th id="743">743</th><td><i>  // Since inline asms can contain just about anything, we use this</i></td></tr>
<tr><th id="744">744</th><td><i>  // to call/leverage other check*Hazard routines. Note that</i></td></tr>
<tr><th id="745">745</th><td><i>  // this function doesn't attempt to address all possible inline asm</i></td></tr>
<tr><th id="746">746</th><td><i>  // hazards (good luck), but is a collection of what has been</i></td></tr>
<tr><th id="747">747</th><td><i>  // problematic thus far.</i></td></tr>
<tr><th id="748">748</th><td><i></i></td></tr>
<tr><th id="749">749</th><td><i>  // see checkVALUHazards()</i></td></tr>
<tr><th id="750">750</th><td>  <b>if</b> (!<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget21has12DWordStoreHazardEv" title='llvm::GCNSubtarget::has12DWordStoreHazard' data-ref="_ZNK4llvm12GCNSubtarget21has12DWordStoreHazardEv">has12DWordStoreHazard</a>())</td></tr>
<tr><th id="751">751</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="189MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="189MRI">MRI</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::MF" title='llvm::GCNHazardRecognizer::MF' data-ref="llvm::GCNHazardRecognizer::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="754">754</th><td>  <em>int</em> <dfn class="local col0 decl" id="190WaitStatesNeeded" title='WaitStatesNeeded' data-type='int' data-ref="190WaitStatesNeeded">WaitStatesNeeded</dfn> = <var>0</var>;</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="191I" title='I' data-type='unsigned int' data-ref="191I">I</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::MIOp_FirstOperand" title='llvm::InlineAsm::MIOp_FirstOperand' data-ref="llvm::InlineAsm::MIOp_FirstOperand">MIOp_FirstOperand</a>, <dfn class="local col2 decl" id="192E" title='E' data-type='unsigned int' data-ref="192E">E</dfn> = <a class="local col8 ref" href="#188IA" title='IA' data-ref="188IA">IA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="757">757</th><td>       <a class="local col1 ref" href="#191I" title='I' data-ref="191I">I</a> != <a class="local col2 ref" href="#192E" title='E' data-ref="192E">E</a>; ++<a class="local col1 ref" href="#191I" title='I' data-ref="191I">I</a>) {</td></tr>
<tr><th id="758">758</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="193Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="193Op">Op</dfn> = <a class="local col8 ref" href="#188IA" title='IA' data-ref="188IA">IA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#191I" title='I' data-ref="191I">I</a>);</td></tr>
<tr><th id="759">759</th><td>    <b>if</b> (<a class="local col3 ref" href="#193Op" title='Op' data-ref="193Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#193Op" title='Op' data-ref="193Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="760">760</th><td>      <a class="local col0 ref" href="#190WaitStatesNeeded" title='WaitStatesNeeded' data-ref="190WaitStatesNeeded">WaitStatesNeeded</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#190WaitStatesNeeded" title='WaitStatesNeeded' data-ref="190WaitStatesNeeded">WaitStatesNeeded</a>, <a class="member" href="#_ZN4llvm19GCNHazardRecognizer22checkVALUHazardsHelperERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::GCNHazardRecognizer::checkVALUHazardsHelper' data-ref="_ZN4llvm19GCNHazardRecognizer22checkVALUHazardsHelperERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">checkVALUHazardsHelper</a>(<a class="local col3 ref" href="#193Op" title='Op' data-ref="193Op">Op</a>, <a class="local col9 ref" href="#189MRI" title='MRI' data-ref="189MRI">MRI</a>));</td></tr>
<tr><th id="761">761</th><td>    }</td></tr>
<tr><th id="762">762</th><td>  }</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>  <b>return</b> <a class="local col0 ref" href="#190WaitStatesNeeded" title='WaitStatesNeeded' data-ref="190WaitStatesNeeded">WaitStatesNeeded</a>;</td></tr>
<tr><th id="765">765</th><td>}</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer18checkRWLaneHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkRWLaneHazards' data-ref="_ZN4llvm19GCNHazardRecognizer18checkRWLaneHazardsEPNS_12MachineInstrE">checkRWLaneHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="194RWLane" title='RWLane' data-type='llvm::MachineInstr *' data-ref="194RWLane">RWLane</dfn>) {</td></tr>
<tr><th id="768">768</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col5 decl" id="195TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="195TII">TII</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="769">769</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col6 decl" id="196TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="196TRI">TRI</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="770">770</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="197MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="197MRI">MRI</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::MF" title='llvm::GCNHazardRecognizer::MF' data-ref="llvm::GCNHazardRecognizer::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="198LaneSelectOp" title='LaneSelectOp' data-type='const llvm::MachineOperand *' data-ref="198LaneSelectOp">LaneSelectOp</dfn> =</td></tr>
<tr><th id="773">773</th><td>      TII-&gt;getNamedOperand(*RWLane, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>  <b>if</b> (!<a class="local col8 ref" href="#198LaneSelectOp" title='LaneSelectOp' data-ref="198LaneSelectOp">LaneSelectOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#196TRI" title='TRI' data-ref="196TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj">isSGPRReg</a>(<a class="local col7 ref" href="#197MRI" title='MRI' data-ref="197MRI">MRI</a>, <a class="local col8 ref" href="#198LaneSelectOp" title='LaneSelectOp' data-ref="198LaneSelectOp">LaneSelectOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="776">776</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="199LaneSelectReg" title='LaneSelectReg' data-type='unsigned int' data-ref="199LaneSelectReg">LaneSelectReg</dfn> = <a class="local col8 ref" href="#198LaneSelectOp" title='LaneSelectOp' data-ref="198LaneSelectOp">LaneSelectOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="779">779</th><td>  <em>auto</em> <dfn class="local col0 decl" id="200IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:779:21)' data-ref="200IsHazardFn">IsHazardFn</dfn> = [TII] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="201MI" title='MI' data-type='llvm::MachineInstr *' data-ref="201MI">MI</dfn>) {</td></tr>
<tr><th id="780">780</th><td>    <b>return</b> <a class="local col5 ref" href="#195TII" title='TII' data-ref="195TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(*<a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a>);</td></tr>
<tr><th id="781">781</th><td>  };</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td>  <em>const</em> <em>int</em> <dfn class="local col2 decl" id="202RWLaneWaitStates" title='RWLaneWaitStates' data-type='const int' data-ref="202RWLaneWaitStates">RWLaneWaitStates</dfn> = <var>4</var>;</td></tr>
<tr><th id="784">784</th><td>  <em>int</em> <dfn class="local col3 decl" id="203WaitStatesSince" title='WaitStatesSince' data-type='int' data-ref="203WaitStatesSince">WaitStatesSince</dfn> = <a class="member" href="#_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSinceDef' data-ref="_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSinceDef</a>(<a class="local col9 ref" href="#199LaneSelectReg" title='LaneSelectReg' data-ref="199LaneSelectReg">LaneSelectReg</a>, <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col0 ref" href="#200IsHazardFn" title='IsHazardFn' data-ref="200IsHazardFn">IsHazardFn</a>,</td></tr>
<tr><th id="785">785</th><td>                                              <a class="local col2 ref" href="#202RWLaneWaitStates" title='RWLaneWaitStates' data-ref="202RWLaneWaitStates">RWLaneWaitStates</a>);</td></tr>
<tr><th id="786">786</th><td>  <b>return</b> <a class="local col2 ref" href="#202RWLaneWaitStates" title='RWLaneWaitStates' data-ref="202RWLaneWaitStates">RWLaneWaitStates</a> - <a class="local col3 ref" href="#203WaitStatesSince" title='WaitStatesSince' data-ref="203WaitStatesSince">WaitStatesSince</a>;</td></tr>
<tr><th id="787">787</th><td>}</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer15checkRFEHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkRFEHazards' data-ref="_ZN4llvm19GCNHazardRecognizer15checkRFEHazardsEPNS_12MachineInstrE">checkRFEHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="204RFE" title='RFE' data-type='llvm::MachineInstr *' data-ref="204RFE">RFE</dfn>) {</td></tr>
<tr><th id="790">790</th><td>  <b>if</b> (<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>)</td></tr>
<tr><th id="791">791</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col5 decl" id="205TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="205TII">TII</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>  <em>const</em> <em>int</em> <dfn class="local col6 decl" id="206RFEWaitStates" title='RFEWaitStates' data-type='const int' data-ref="206RFEWaitStates">RFEWaitStates</dfn> = <var>1</var>;</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <em>auto</em> <dfn class="local col7 decl" id="207IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:797:21)' data-ref="207IsHazardFn">IsHazardFn</dfn> = [TII] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="208MI" title='MI' data-type='llvm::MachineInstr *' data-ref="208MI">MI</dfn>) {</td></tr>
<tr><th id="798">798</th><td>    <b>return</b> <a class="tu ref" href="#_ZL8getHWRegPKN4llvm11SIInstrInfoERKNS_12MachineInstrE" title='getHWReg' data-use='c' data-ref="_ZL8getHWRegPKN4llvm11SIInstrInfoERKNS_12MachineInstrE">getHWReg</a>(<a class="local col5 ref" href="#205TII" title='TII' data-ref="205TII">TII</a>, *<a class="local col8 ref" href="#208MI" title='MI' data-ref="208MI">MI</a>) == <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_TRAPSTS" title='llvm::AMDGPU::Hwreg::Id::ID_TRAPSTS' data-ref="llvm::AMDGPU::Hwreg::Id::ID_TRAPSTS">ID_TRAPSTS</a>;</td></tr>
<tr><th id="799">799</th><td>  };</td></tr>
<tr><th id="800">800</th><td>  <em>int</em> <dfn class="local col9 decl" id="209WaitStatesNeeded" title='WaitStatesNeeded' data-type='int' data-ref="209WaitStatesNeeded">WaitStatesNeeded</dfn> = <a class="member" href="#_ZN4llvm19GCNHazardRecognizer24getWaitStatesSinceSetRegENS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSinceSetReg' data-ref="_ZN4llvm19GCNHazardRecognizer24getWaitStatesSinceSetRegENS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSinceSetReg</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col7 ref" href="#207IsHazardFn" title='IsHazardFn' data-ref="207IsHazardFn">IsHazardFn</a>, <a class="local col6 ref" href="#206RFEWaitStates" title='RFEWaitStates' data-ref="206RFEWaitStates">RFEWaitStates</a>);</td></tr>
<tr><th id="801">801</th><td>  <b>return</b> <a class="local col6 ref" href="#206RFEWaitStates" title='RFEWaitStates' data-ref="206RFEWaitStates">RFEWaitStates</a> - <a class="local col9 ref" href="#209WaitStatesNeeded" title='WaitStatesNeeded' data-ref="209WaitStatesNeeded">WaitStatesNeeded</a>;</td></tr>
<tr><th id="802">802</th><td>}</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer19checkAnyInstHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkAnyInstHazards' data-ref="_ZN4llvm19GCNHazardRecognizer19checkAnyInstHazardsEPNS_12MachineInstrE">checkAnyInstHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="210MI" title='MI' data-type='llvm::MachineInstr *' data-ref="210MI">MI</dfn>) {</td></tr>
<tr><th id="805">805</th><td>  <b>if</b> (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="806">806</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col1 decl" id="211TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="211TRI">TRI</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="809">809</th><td>  <b>if</b> (!<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget16hasSMovFedHazardEv" title='llvm::GCNSubtarget::hasSMovFedHazard' data-ref="_ZNK4llvm12GCNSubtarget16hasSMovFedHazardEv">hasSMovFedHazard</a>())</td></tr>
<tr><th id="810">810</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>  <i>// Check for any instruction reading an SGPR after a write from</i></td></tr>
<tr><th id="813">813</th><td><i>  // s_mov_fed_b32.</i></td></tr>
<tr><th id="814">814</th><td>  <em>int</em> <dfn class="local col2 decl" id="212MovFedWaitStates" title='MovFedWaitStates' data-type='int' data-ref="212MovFedWaitStates">MovFedWaitStates</dfn> = <var>1</var>;</td></tr>
<tr><th id="815">815</th><td>  <em>int</em> <dfn class="local col3 decl" id="213WaitStatesNeeded" title='WaitStatesNeeded' data-type='int' data-ref="213WaitStatesNeeded">WaitStatesNeeded</dfn> = <var>0</var>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="214Use" title='Use' data-type='const llvm::MachineOperand &amp;' data-ref="214Use">Use</dfn> : <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="818">818</th><td>    <b>if</b> (!<a class="local col4 ref" href="#214Use" title='Use' data-ref="214Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col1 ref" href="#211TRI" title='TRI' data-ref="211TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::MF" title='llvm::GCNHazardRecognizer::MF' data-ref="llvm::GCNHazardRecognizer::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>(), <a class="local col4 ref" href="#214Use" title='Use' data-ref="214Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="819">819</th><td>      <b>continue</b>;</td></tr>
<tr><th id="820">820</th><td>    <em>auto</em> <dfn class="local col5 decl" id="215IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:820:23)' data-ref="215IsHazardFn">IsHazardFn</dfn> = [] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="216MI" title='MI' data-type='llvm::MachineInstr *' data-ref="216MI">MI</dfn>) {</td></tr>
<tr><th id="821">821</th><td>      <b>return</b> MI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_MOV_FED_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_FED_B32</span>;</td></tr>
<tr><th id="822">822</th><td>    };</td></tr>
<tr><th id="823">823</th><td>    <em>int</em> <dfn class="local col7 decl" id="217WaitStatesNeededForUse" title='WaitStatesNeededForUse' data-type='int' data-ref="217WaitStatesNeededForUse">WaitStatesNeededForUse</dfn> =</td></tr>
<tr><th id="824">824</th><td>        <a class="local col2 ref" href="#212MovFedWaitStates" title='MovFedWaitStates' data-ref="212MovFedWaitStates">MovFedWaitStates</a> - <a class="member" href="#_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSinceDef' data-ref="_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSinceDef</a>(<a class="local col4 ref" href="#214Use" title='Use' data-ref="214Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col5 ref" href="#215IsHazardFn" title='IsHazardFn' data-ref="215IsHazardFn">IsHazardFn</a>,</td></tr>
<tr><th id="825">825</th><td>                                                 <a class="local col2 ref" href="#212MovFedWaitStates" title='MovFedWaitStates' data-ref="212MovFedWaitStates">MovFedWaitStates</a>);</td></tr>
<tr><th id="826">826</th><td>    <a class="local col3 ref" href="#213WaitStatesNeeded" title='WaitStatesNeeded' data-ref="213WaitStatesNeeded">WaitStatesNeeded</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col3 ref" href="#213WaitStatesNeeded" title='WaitStatesNeeded' data-ref="213WaitStatesNeeded">WaitStatesNeeded</a>, <a class="local col7 ref" href="#217WaitStatesNeededForUse" title='WaitStatesNeededForUse' data-ref="217WaitStatesNeededForUse">WaitStatesNeededForUse</a>);</td></tr>
<tr><th id="827">827</th><td>  }</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>  <b>return</b> <a class="local col3 ref" href="#213WaitStatesNeeded" title='WaitStatesNeeded' data-ref="213WaitStatesNeeded">WaitStatesNeeded</a>;</td></tr>
<tr><th id="830">830</th><td>}</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer18checkReadM0HazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkReadM0Hazards' data-ref="_ZN4llvm19GCNHazardRecognizer18checkReadM0HazardsEPNS_12MachineInstrE">checkReadM0Hazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="218MI" title='MI' data-type='llvm::MachineInstr *' data-ref="218MI">MI</dfn>) {</td></tr>
<tr><th id="833">833</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col9 decl" id="219TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="219TII">TII</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="834">834</th><td>  <em>const</em> <em>int</em> <dfn class="local col0 decl" id="220SMovRelWaitStates" title='SMovRelWaitStates' data-type='const int' data-ref="220SMovRelWaitStates">SMovRelWaitStates</dfn> = <var>1</var>;</td></tr>
<tr><th id="835">835</th><td>  <em>auto</em> <dfn class="local col1 decl" id="221IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:835:21)' data-ref="221IsHazardFn">IsHazardFn</dfn> = [TII] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="222MI" title='MI' data-type='llvm::MachineInstr *' data-ref="222MI">MI</dfn>) {</td></tr>
<tr><th id="836">836</th><td>    <b>return</b> <a class="local col9 ref" href="#219TII" title='TII' data-ref="219TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSALU' data-ref="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE">isSALU</a>(*<a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>);</td></tr>
<tr><th id="837">837</th><td>  };</td></tr>
<tr><th id="838">838</th><td>  <b>return</b> SMovRelWaitStates - getWaitStatesSinceDef(AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>, IsHazardFn,</td></tr>
<tr><th id="839">839</th><td>                                                   SMovRelWaitStates);</td></tr>
<tr><th id="840">840</th><td>}</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td><em>void</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer10fixHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::fixHazards' data-ref="_ZN4llvm19GCNHazardRecognizer10fixHazardsEPNS_12MachineInstrE">fixHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="223MI" title='MI' data-type='llvm::MachineInstr *' data-ref="223MI">MI</dfn>) {</td></tr>
<tr><th id="843">843</th><td>  <a class="member" href="#_ZN4llvm19GCNHazardRecognizer27fixVMEMtoScalarWriteHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::fixVMEMtoScalarWriteHazards' data-ref="_ZN4llvm19GCNHazardRecognizer27fixVMEMtoScalarWriteHazardsEPNS_12MachineInstrE">fixVMEMtoScalarWriteHazards</a>(<a class="local col3 ref" href="#223MI" title='MI' data-ref="223MI">MI</a>);</td></tr>
<tr><th id="844">844</th><td>  <a class="member" href="#_ZN4llvm19GCNHazardRecognizer23fixVcmpxPermlaneHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::fixVcmpxPermlaneHazards' data-ref="_ZN4llvm19GCNHazardRecognizer23fixVcmpxPermlaneHazardsEPNS_12MachineInstrE">fixVcmpxPermlaneHazards</a>(<a class="local col3 ref" href="#223MI" title='MI' data-ref="223MI">MI</a>);</td></tr>
<tr><th id="845">845</th><td>  <a class="member" href="#_ZN4llvm19GCNHazardRecognizer27fixSMEMtoVectorWriteHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::fixSMEMtoVectorWriteHazards' data-ref="_ZN4llvm19GCNHazardRecognizer27fixSMEMtoVectorWriteHazardsEPNS_12MachineInstrE">fixSMEMtoVectorWriteHazards</a>(<a class="local col3 ref" href="#223MI" title='MI' data-ref="223MI">MI</a>);</td></tr>
<tr><th id="846">846</th><td>  <a class="member" href="#_ZN4llvm19GCNHazardRecognizer21fixVcmpxExecWARHazardEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::fixVcmpxExecWARHazard' data-ref="_ZN4llvm19GCNHazardRecognizer21fixVcmpxExecWARHazardEPNS_12MachineInstrE">fixVcmpxExecWARHazard</a>(<a class="local col3 ref" href="#223MI" title='MI' data-ref="223MI">MI</a>);</td></tr>
<tr><th id="847">847</th><td>  <a class="member" href="#_ZN4llvm19GCNHazardRecognizer25fixLdsBranchVmemWARHazardEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::fixLdsBranchVmemWARHazard' data-ref="_ZN4llvm19GCNHazardRecognizer25fixLdsBranchVmemWARHazardEPNS_12MachineInstrE">fixLdsBranchVmemWARHazard</a>(<a class="local col3 ref" href="#223MI" title='MI' data-ref="223MI">MI</a>);</td></tr>
<tr><th id="848">848</th><td>}</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td><em>bool</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer23fixVcmpxPermlaneHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::fixVcmpxPermlaneHazards' data-ref="_ZN4llvm19GCNHazardRecognizer23fixVcmpxPermlaneHazardsEPNS_12MachineInstrE">fixVcmpxPermlaneHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="224MI" title='MI' data-type='llvm::MachineInstr *' data-ref="224MI">MI</dfn>) {</td></tr>
<tr><th id="851">851</th><td>  <b>if</b> (!<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget22hasVcmpxPermlaneHazardEv" title='llvm::GCNSubtarget::hasVcmpxPermlaneHazard' data-ref="_ZNK4llvm12GCNSubtarget22hasVcmpxPermlaneHazardEv">hasVcmpxPermlaneHazard</a>() || !<a class="tu ref" href="#_ZL10isPermlaneRKN4llvm12MachineInstrE" title='isPermlane' data-use='c' data-ref="_ZL10isPermlaneRKN4llvm12MachineInstrE">isPermlane</a>(*<a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>))</td></tr>
<tr><th id="852">852</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col5 decl" id="225TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="225TII">TII</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="855">855</th><td>  <em>auto</em> <dfn class="local col6 decl" id="226IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:855:21)' data-ref="226IsHazardFn">IsHazardFn</dfn> = [TII] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="227MI" title='MI' data-type='llvm::MachineInstr *' data-ref="227MI">MI</dfn>) {</td></tr>
<tr><th id="856">856</th><td>    <b>return</b> <a class="local col5 ref" href="#225TII" title='TII' data-ref="225TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOPC' data-ref="_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE">isVOPC</a>(*<a class="local col7 ref" href="#227MI" title='MI' data-ref="227MI">MI</a>);</td></tr>
<tr><th id="857">857</th><td>  };</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>  <em>auto</em> <dfn class="local col8 decl" id="228IsExpiredFn" title='IsExpiredFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:859:22)' data-ref="228IsExpiredFn">IsExpiredFn</dfn> = [] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="229MI" title='MI' data-type='llvm::MachineInstr *' data-ref="229MI">MI</dfn>, <em>int</em>) {</td></tr>
<tr><th id="860">860</th><td>    <b>if</b> (!<a class="local col9 ref" href="#229MI" title='MI' data-ref="229MI">MI</a>)</td></tr>
<tr><th id="861">861</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="862">862</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="230Opc" title='Opc' data-type='unsigned int' data-ref="230Opc">Opc</dfn> = <a class="local col9 ref" href="#229MI" title='MI' data-ref="229MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="863">863</th><td>    <b>return</b> SIInstrInfo::isVALU(*MI) &amp;&amp;</td></tr>
<tr><th id="864">864</th><td>           Opc != AMDGPU::<span class='error' title="no member named &apos;V_NOP_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_NOP_e32</span> &amp;&amp;</td></tr>
<tr><th id="865">865</th><td>           Opc != AMDGPU::<span class='error' title="no member named &apos;V_NOP_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_NOP_e64</span> &amp;&amp;</td></tr>
<tr><th id="866">866</th><td>           Opc != AMDGPU::<span class='error' title="no member named &apos;V_NOP_sdwa&apos; in namespace &apos;llvm::AMDGPU&apos;">V_NOP_sdwa</span>;</td></tr>
<tr><th id="867">867</th><td>  };</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <b>if</b> (::<a class="tu ref" href="#_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE" title='getWaitStatesSince' data-use='c' data-ref="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE">getWaitStatesSince</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col6 ref" href="#226IsHazardFn" title='IsHazardFn' data-ref="226IsHazardFn">IsHazardFn</a>, <a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>, <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col8 ref" href="#228IsExpiredFn" title='IsExpiredFn' data-ref="228IsExpiredFn">IsExpiredFn</a>) ==</td></tr>
<tr><th id="870">870</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3maxEv" title='std::numeric_limits&lt;int&gt;::max' data-ref="_ZNSt14numeric_limitsIiE3maxEv">max</a>())</td></tr>
<tr><th id="871">871</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>  <i>// V_NOP will be discarded by SQ.</i></td></tr>
<tr><th id="874">874</th><td><i>  // Use V_MOB_B32 v?, v?. Register must be alive so use src0 of V_PERMLANE*</i></td></tr>
<tr><th id="875">875</th><td><i>  // which is always a VGPR and available.</i></td></tr>
<tr><th id="876">876</th><td>  <em>auto</em> *<dfn class="local col1 decl" id="231Src0" title='Src0' data-type='auto *' data-ref="231Src0">Src0</dfn> = TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="877">877</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="232Reg" title='Reg' data-type='unsigned int' data-ref="232Reg">Reg</dfn> = Src0-&gt;getReg();</td></tr>
<tr><th id="878">878</th><td>  <em>bool</em> <dfn class="local col3 decl" id="233IsUndef" title='IsUndef' data-type='bool' data-ref="233IsUndef">IsUndef</dfn> = Src0-&gt;isUndef();</td></tr>
<tr><th id="879">879</th><td>  BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(),</td></tr>
<tr><th id="880">880</th><td>          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>))</td></tr>
<tr><th id="881">881</th><td>    .addReg(Reg, RegState::Define | (IsUndef ? RegState::Dead : <var>0</var>))</td></tr>
<tr><th id="882">882</th><td>    .addReg(Reg, IsUndef ? RegState::Undef : RegState::Kill);</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="885">885</th><td>}</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td><em>bool</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer27fixVMEMtoScalarWriteHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::fixVMEMtoScalarWriteHazards' data-ref="_ZN4llvm19GCNHazardRecognizer27fixVMEMtoScalarWriteHazardsEPNS_12MachineInstrE">fixVMEMtoScalarWriteHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="234MI" title='MI' data-type='llvm::MachineInstr *' data-ref="234MI">MI</dfn>) {</td></tr>
<tr><th id="888">888</th><td>  <b>if</b> (!<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget26hasVMEMtoScalarWriteHazardEv" title='llvm::GCNSubtarget::hasVMEMtoScalarWriteHazard' data-ref="_ZNK4llvm12GCNSubtarget26hasVMEMtoScalarWriteHazardEv">hasVMEMtoScalarWriteHazard</a>())</td></tr>
<tr><th id="889">889</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>  <b>if</b> (!<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSALU' data-ref="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE">isSALU</a>(*<a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>) &amp;&amp; !<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(*<a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>))</td></tr>
<tr><th id="892">892</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <b>if</b> (<a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getNumDefsEv" title='llvm::MachineInstr::getNumDefs' data-ref="_ZNK4llvm12MachineInstr10getNumDefsEv">getNumDefs</a>() == <var>0</var>)</td></tr>
<tr><th id="895">895</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col5 decl" id="235TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="235TRI">TRI</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>  <em>auto</em> <dfn class="local col6 decl" id="236IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:899:21)' data-ref="236IsHazardFn">IsHazardFn</dfn> = [TRI, MI] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="237I" title='I' data-type='llvm::MachineInstr *' data-ref="237I">I</dfn>) {</td></tr>
<tr><th id="900">900</th><td>    <b>if</b> (!<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE">isVMEM</a>(*<a class="local col7 ref" href="#237I" title='I' data-ref="237I">I</a>) &amp;&amp; !<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(*<a class="local col7 ref" href="#237I" title='I' data-ref="237I">I</a>) &amp;&amp;</td></tr>
<tr><th id="901">901</th><td>        !<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(*<a class="local col7 ref" href="#237I" title='I' data-ref="237I">I</a>))</td></tr>
<tr><th id="902">902</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="238Def" title='Def' data-type='const llvm::MachineOperand &amp;' data-ref="238Def">Def</dfn> : <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</a>()) {</td></tr>
<tr><th id="905">905</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="239Op" title='Op' data-type='llvm::MachineOperand *' data-ref="239Op">Op</dfn> = I-&gt;<span class='error' title="no matching member function for call to &apos;findRegisterUseOperand&apos;">findRegisterUseOperand</span>(Def.getReg(), <b>false</b>, TRI);</td></tr>
<tr><th id="906">906</th><td>      <b>if</b> (!Op || (Op-&gt;isImplicit() &amp;&amp; Op-&gt;getReg() == AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>))</td></tr>
<tr><th id="907">907</th><td>        <b>continue</b>;</td></tr>
<tr><th id="908">908</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="909">909</th><td>    }</td></tr>
<tr><th id="910">910</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="911">911</th><td>  };</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <em>auto</em> <dfn class="local col0 decl" id="240IsExpiredFn" title='IsExpiredFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:913:22)' data-ref="240IsExpiredFn">IsExpiredFn</dfn> = [] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="241MI" title='MI' data-type='llvm::MachineInstr *' data-ref="241MI">MI</dfn>, <em>int</em>) {</td></tr>
<tr><th id="914">914</th><td>    <b>return</b> MI &amp;&amp; (SIInstrInfo::isVALU(*MI) ||</td></tr>
<tr><th id="915">915</th><td>                  (MI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT</span> &amp;&amp;</td></tr>
<tr><th id="916">916</th><td>                   !MI-&gt;getOperand(<var>0</var>).getImm()));</td></tr>
<tr><th id="917">917</th><td>  };</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>  <b>if</b> (::<a class="tu ref" href="#_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE" title='getWaitStatesSince' data-use='c' data-ref="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE">getWaitStatesSince</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col6 ref" href="#236IsHazardFn" title='IsHazardFn' data-ref="236IsHazardFn">IsHazardFn</a>, <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>, <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col0 ref" href="#240IsExpiredFn" title='IsExpiredFn' data-ref="240IsExpiredFn">IsExpiredFn</a>) ==</td></tr>
<tr><th id="920">920</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3maxEv" title='std::numeric_limits&lt;int&gt;::max' data-ref="_ZNSt14numeric_limitsIiE3maxEv">max</a>())</td></tr>
<tr><th id="921">921</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="242TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="242TII">TII</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="924">924</th><td>  BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_NOP_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_NOP_e32</span>));</td></tr>
<tr><th id="925">925</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="926">926</th><td>}</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td><em>bool</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer27fixSMEMtoVectorWriteHazardsEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::fixSMEMtoVectorWriteHazards' data-ref="_ZN4llvm19GCNHazardRecognizer27fixSMEMtoVectorWriteHazardsEPNS_12MachineInstrE">fixSMEMtoVectorWriteHazards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="243MI" title='MI' data-type='llvm::MachineInstr *' data-ref="243MI">MI</dfn>) {</td></tr>
<tr><th id="929">929</th><td>  <b>if</b> (!<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget26hasSMEMtoVectorWriteHazardEv" title='llvm::GCNSubtarget::hasSMEMtoVectorWriteHazard' data-ref="_ZNK4llvm12GCNSubtarget26hasSMEMtoVectorWriteHazardEv">hasSMEMtoVectorWriteHazard</a>())</td></tr>
<tr><th id="930">930</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td>  <b>if</b> (!<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(*<a class="local col3 ref" href="#243MI" title='MI' data-ref="243MI">MI</a>))</td></tr>
<tr><th id="933">933</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="244SDSTName" title='SDSTName' data-type='unsigned int' data-ref="244SDSTName">SDSTName</dfn>;</td></tr>
<tr><th id="936">936</th><td>  <b>switch</b> (<a class="local col3 ref" href="#243MI" title='MI' data-ref="243MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="937">937</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_READLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READLANE_B32</span>:</td></tr>
<tr><th id="938">938</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>:</td></tr>
<tr><th id="939">939</th><td>    SDSTName = AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst;</td></tr>
<tr><th id="940">940</th><td>    <b>break</b>;</td></tr>
<tr><th id="941">941</th><td>  <b>default</b>:</td></tr>
<tr><th id="942">942</th><td>    SDSTName = AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst;</td></tr>
<tr><th id="943">943</th><td>    <b>break</b>;</td></tr>
<tr><th id="944">944</th><td>  }</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col5 decl" id="245TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="245TII">TII</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="947">947</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col6 decl" id="246TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="246TRI">TRI</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="948">948</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> <dfn class="local col7 decl" id="247IV" title='IV' data-type='const AMDGPU::IsaVersion' data-ref="247IV">IV</dfn> = AMDGPU::getIsaVersion(ST.<span class='error' title="no member named &apos;getCPU&apos; in &apos;llvm::GCNSubtarget&apos;">getCPU</span>());</td></tr>
<tr><th id="949">949</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="248SDST" title='SDST' data-type='const llvm::MachineOperand *' data-ref="248SDST">SDST</dfn> = <a class="local col5 ref" href="#245TII" title='TII' data-ref="245TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'>*<a class="local col3 ref" href="#243MI" title='MI' data-ref="243MI">MI</a></span>, <a class="local col4 ref" href="#244SDSTName" title='SDSTName' data-ref="244SDSTName">SDSTName</a>);</td></tr>
<tr><th id="950">950</th><td>  <b>if</b> (!<a class="local col8 ref" href="#248SDST" title='SDST' data-ref="248SDST">SDST</a>) {</td></tr>
<tr><th id="951">951</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="249MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="249MO">MO</dfn> : <a class="local col3 ref" href="#243MI" title='MI' data-ref="243MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZN4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>()) {</td></tr>
<tr><th id="952">952</th><td>      <b>if</b> (<a class="local col9 ref" href="#249MO" title='MO' data-ref="249MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getPhysRegClass</a>(<a class="local col9 ref" href="#249MO" title='MO' data-ref="249MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="953">953</th><td>        <a class="local col8 ref" href="#248SDST" title='SDST' data-ref="248SDST">SDST</a> = &amp;<a class="local col9 ref" href="#249MO" title='MO' data-ref="249MO">MO</a>;</td></tr>
<tr><th id="954">954</th><td>        <b>break</b>;</td></tr>
<tr><th id="955">955</th><td>      }</td></tr>
<tr><th id="956">956</th><td>    }</td></tr>
<tr><th id="957">957</th><td>  }</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>  <b>if</b> (!<a class="local col8 ref" href="#248SDST" title='SDST' data-ref="248SDST">SDST</a>)</td></tr>
<tr><th id="960">960</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="250SDSTReg" title='SDSTReg' data-type='const unsigned int' data-ref="250SDSTReg">SDSTReg</dfn> = <a class="local col8 ref" href="#248SDST" title='SDST' data-ref="248SDST">SDST</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="963">963</th><td>  <em>auto</em> <dfn class="local col1 decl" id="251IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:963:21)' data-ref="251IsHazardFn">IsHazardFn</dfn> = [SDSTReg, TRI] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="252I" title='I' data-type='llvm::MachineInstr *' data-ref="252I">I</dfn>) {</td></tr>
<tr><th id="964">964</th><td>    <b>return</b> SIInstrInfo::isSMRD(*I) &amp;&amp; I-&gt;readsRegister(SDSTReg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>);</td></tr>
<tr><th id="965">965</th><td>  };</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>  <em>auto</em> <dfn class="local col3 decl" id="253IsExpiredFn" title='IsExpiredFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:967:22)' data-ref="253IsExpiredFn">IsExpiredFn</dfn> = [TII, IV] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="254MI" title='MI' data-type='llvm::MachineInstr *' data-ref="254MI">MI</dfn>, <em>int</em>) {</td></tr>
<tr><th id="968">968</th><td>    <b>if</b> (<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>) {</td></tr>
<tr><th id="969">969</th><td>      <b>if</b> (<a class="local col5 ref" href="#245TII" title='TII' data-ref="245TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSALU' data-ref="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE">isSALU</a>(*<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>)) {</td></tr>
<tr><th id="970">970</th><td>        <b>switch</b> (<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="971">971</th><td>        <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SETVSKIP&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETVSKIP</span>:</td></tr>
<tr><th id="972">972</th><td>        <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_VERSION&apos; in namespace &apos;llvm::AMDGPU&apos;">S_VERSION</span>:</td></tr>
<tr><th id="973">973</th><td>        <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_VSCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_VSCNT</span>:</td></tr>
<tr><th id="974">974</th><td>        <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_VMCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_VMCNT</span>:</td></tr>
<tr><th id="975">975</th><td>        <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_EXPCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_EXPCNT</span>:</td></tr>
<tr><th id="976">976</th><td>          <i>// These instructions cannot not mitigate the hazard.</i></td></tr>
<tr><th id="977">977</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="978">978</th><td>        <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_LGKMCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_LGKMCNT</span>:</td></tr>
<tr><th id="979">979</th><td>          <i>// Reducing lgkmcnt count to 0 always mitigates the hazard.</i></td></tr>
<tr><th id="980">980</th><td>          <b>return</b> (MI-&gt;getOperand(<var>1</var>).getImm() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="981">981</th><td>                 (MI-&gt;getOperand(<var>0</var>).getReg() == AMDGPU::<span class='error' title="no member named &apos;SGPR_NULL&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_NULL</span>);</td></tr>
<tr><th id="982">982</th><td>        <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT</span>: {</td></tr>
<tr><th id="983">983</th><td>          <em>const</em> int64_t Imm = MI-&gt;getOperand(<var>0</var>).getImm();</td></tr>
<tr><th id="984">984</th><td>          AMDGPU::Waitcnt Decoded = AMDGPU::decodeWaitcnt(IV, Imm);</td></tr>
<tr><th id="985">985</th><td>          <b>return</b> (Decoded.LgkmCnt == <var>0</var>);</td></tr>
<tr><th id="986">986</th><td>        }</td></tr>
<tr><th id="987">987</th><td>        <b>default</b>:</td></tr>
<tr><th id="988">988</th><td>          <i>// SOPP instructions cannot mitigate the hazard.</i></td></tr>
<tr><th id="989">989</th><td>          <b>if</b> (<a class="local col5 ref" href="#245TII" title='TII' data-ref="245TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSOPPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOPP' data-ref="_ZN4llvm11SIInstrInfo6isSOPPERKNS_12MachineInstrE">isSOPP</a>(*<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>))</td></tr>
<tr><th id="990">990</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="991">991</th><td>          <i>// At this point the SALU can be assumed to mitigate the hazard</i></td></tr>
<tr><th id="992">992</th><td><i>          // because either:</i></td></tr>
<tr><th id="993">993</th><td><i>          // (a) it is independent of the at risk SMEM (breaking chain),</i></td></tr>
<tr><th id="994">994</th><td><i>          // or</i></td></tr>
<tr><th id="995">995</th><td><i>          // (b) it is dependent on the SMEM, in which case an appropriate</i></td></tr>
<tr><th id="996">996</th><td><i>          //     s_waitcnt lgkmcnt _must_ exist between it and the at risk</i></td></tr>
<tr><th id="997">997</th><td><i>          //     SMEM instruction.</i></td></tr>
<tr><th id="998">998</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="999">999</th><td>        }</td></tr>
<tr><th id="1000">1000</th><td>      }</td></tr>
<tr><th id="1001">1001</th><td>    }</td></tr>
<tr><th id="1002">1002</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1003">1003</th><td>  };</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>  <b>if</b> (::<a class="tu ref" href="#_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE" title='getWaitStatesSince' data-use='c' data-ref="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE">getWaitStatesSince</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col1 ref" href="#251IsHazardFn" title='IsHazardFn' data-ref="251IsHazardFn">IsHazardFn</a>, <a class="local col3 ref" href="#243MI" title='MI' data-ref="243MI">MI</a>, <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col3 ref" href="#253IsExpiredFn" title='IsExpiredFn' data-ref="253IsExpiredFn">IsExpiredFn</a>) ==</td></tr>
<tr><th id="1006">1006</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3maxEv" title='std::numeric_limits&lt;int&gt;::max' data-ref="_ZNSt14numeric_limitsIiE3maxEv">max</a>())</td></tr>
<tr><th id="1007">1007</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td>  BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(),</td></tr>
<tr><th id="1010">1010</th><td>          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), AMDGPU::<span class='error' title="no member named &apos;SGPR_NULL&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_NULL</span>)</td></tr>
<tr><th id="1011">1011</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="1012">1012</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1013">1013</th><td>}</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td><em>bool</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer21fixVcmpxExecWARHazardEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::fixVcmpxExecWARHazard' data-ref="_ZN4llvm19GCNHazardRecognizer21fixVcmpxExecWARHazardEPNS_12MachineInstrE">fixVcmpxExecWARHazard</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="255MI" title='MI' data-type='llvm::MachineInstr *' data-ref="255MI">MI</dfn>) {</td></tr>
<tr><th id="1016">1016</th><td>  <b>if</b> (!<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget21hasVcmpxExecWARHazardEv" title='llvm::GCNSubtarget::hasVcmpxExecWARHazard' data-ref="_ZNK4llvm12GCNSubtarget21hasVcmpxExecWARHazardEv">hasVcmpxExecWARHazard</a>() || !<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(*<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>))</td></tr>
<tr><th id="1017">1017</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col6 decl" id="256TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="256TRI">TRI</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1020">1020</th><td>  <b>if</b> (!MI-&gt;modifiesRegister(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>, TRI))</td></tr>
<tr><th id="1021">1021</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>  <em>auto</em> <dfn class="local col7 decl" id="257IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:1023:21)' data-ref="257IsHazardFn">IsHazardFn</dfn> = [TRI] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="258I" title='I' data-type='llvm::MachineInstr *' data-ref="258I">I</dfn>) {</td></tr>
<tr><th id="1024">1024</th><td>    <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(*<a class="local col8 ref" href="#258I" title='I' data-ref="258I">I</a>))</td></tr>
<tr><th id="1025">1025</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1026">1026</th><td>    <b>return</b> I-&gt;readsRegister(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>, TRI);</td></tr>
<tr><th id="1027">1027</th><td>  };</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col9 decl" id="259TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="259TII">TII</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1030">1030</th><td>  <em>auto</em> <dfn class="local col0 decl" id="260IsExpiredFn" title='IsExpiredFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:1030:22)' data-ref="260IsExpiredFn">IsExpiredFn</dfn> = [TII, TRI] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="261MI" title='MI' data-type='llvm::MachineInstr *' data-ref="261MI">MI</dfn>, <em>int</em>) {</td></tr>
<tr><th id="1031">1031</th><td>    <b>if</b> (!<a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a>)</td></tr>
<tr><th id="1032">1032</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1033">1033</th><td>    <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(*<a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a>)) {</td></tr>
<tr><th id="1034">1034</th><td>      <b>if</b> (TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst))</td></tr>
<tr><th id="1035">1035</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1036">1036</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="262MO" title='MO' data-type='llvm::MachineOperand' data-ref="262MO">MO</dfn> : <a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZN4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>())</td></tr>
<tr><th id="1037">1037</th><td>        <b>if</b> (<a class="local col2 ref" href="#262MO" title='MO' data-ref="262MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col6 ref" href="#256TRI" title='TRI' data-ref="256TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col6 ref" href="#256TRI" title='TRI' data-ref="256TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getPhysRegClass</a>(<a class="local col2 ref" href="#262MO" title='MO' data-ref="262MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="1038">1038</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1039">1039</th><td>    }</td></tr>
<tr><th id="1040">1040</th><td>    <b>if</b> (MI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_DEPCTR&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_DEPCTR</span> &amp;&amp;</td></tr>
<tr><th id="1041">1041</th><td>        (MI-&gt;getOperand(<var>0</var>).getImm() &amp; <var>0xfffe</var>) == <var>0xfffe</var>)</td></tr>
<tr><th id="1042">1042</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1043">1043</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1044">1044</th><td>  };</td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td>  <b>if</b> (::<a class="tu ref" href="#_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE" title='getWaitStatesSince' data-use='c' data-ref="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE">getWaitStatesSince</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col7 ref" href="#257IsHazardFn" title='IsHazardFn' data-ref="257IsHazardFn">IsHazardFn</a>, <a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col0 ref" href="#260IsExpiredFn" title='IsExpiredFn' data-ref="260IsExpiredFn">IsExpiredFn</a>) ==</td></tr>
<tr><th id="1047">1047</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3maxEv" title='std::numeric_limits&lt;int&gt;::max' data-ref="_ZNSt14numeric_limitsIiE3maxEv">max</a>())</td></tr>
<tr><th id="1048">1048</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td>  BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(),</td></tr>
<tr><th id="1051">1051</th><td>          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_DEPCTR&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_DEPCTR</span>))</td></tr>
<tr><th id="1052">1052</th><td>    .addImm(<var>0xfffe</var>);</td></tr>
<tr><th id="1053">1053</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1054">1054</th><td>}</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td><em>bool</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer25fixLdsBranchVmemWARHazardEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::fixLdsBranchVmemWARHazard' data-ref="_ZN4llvm19GCNHazardRecognizer25fixLdsBranchVmemWARHazardEPNS_12MachineInstrE">fixLdsBranchVmemWARHazard</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="263MI" title='MI' data-type='llvm::MachineInstr *' data-ref="263MI">MI</dfn>) {</td></tr>
<tr><th id="1057">1057</th><td>  <b>if</b> (!<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget25hasLdsBranchVmemWARHazardEv" title='llvm::GCNSubtarget::hasLdsBranchVmemWARHazard' data-ref="_ZNK4llvm12GCNSubtarget25hasLdsBranchVmemWARHazardEv">hasLdsBranchVmemWARHazard</a>())</td></tr>
<tr><th id="1058">1058</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>  <em>auto</em> <dfn class="local col4 decl" id="264IsHazardInst" title='IsHazardInst' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:1060:23)' data-ref="264IsHazardInst">IsHazardInst</dfn> = [] (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="265MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="265MI">MI</dfn>) {</td></tr>
<tr><th id="1061">1061</th><td>    <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(*<a class="local col5 ref" href="#265MI" title='MI' data-ref="265MI">MI</a>))</td></tr>
<tr><th id="1062">1062</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1063">1063</th><td>    <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE">isVMEM</a>(*<a class="local col5 ref" href="#265MI" title='MI' data-ref="265MI">MI</a>) || <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSegmentSpecificFLAT' data-ref="_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE">isSegmentSpecificFLAT</a>(*<a class="local col5 ref" href="#265MI" title='MI' data-ref="265MI">MI</a>))</td></tr>
<tr><th id="1064">1064</th><td>      <b>return</b> <var>2</var>;</td></tr>
<tr><th id="1065">1065</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1066">1066</th><td>  };</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td>  <em>auto</em> <dfn class="local col6 decl" id="266InstType" title='InstType' data-type='int' data-ref="266InstType">InstType</dfn> = <a class="local col4 ref" href="#264IsHazardInst" title='IsHazardInst' data-ref="264IsHazardInst">IsHazardInst</a>(<a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI">MI</a>);</td></tr>
<tr><th id="1069">1069</th><td>  <b>if</b> (!<a class="local col6 ref" href="#266InstType" title='InstType' data-ref="266InstType">InstType</a>)</td></tr>
<tr><th id="1070">1070</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>  <em>auto</em> <dfn class="local col7 decl" id="267IsExpiredFn" title='IsExpiredFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:1072:22)' data-ref="267IsExpiredFn">IsExpiredFn</dfn> = [&amp;IsHazardInst] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="268I" title='I' data-type='llvm::MachineInstr *' data-ref="268I">I</dfn>, <em>int</em>) {</td></tr>
<tr><th id="1073">1073</th><td>    <b>return</b> I &amp;&amp; (IsHazardInst(I) ||</td></tr>
<tr><th id="1074">1074</th><td>                 (I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_VSCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_VSCNT</span> &amp;&amp;</td></tr>
<tr><th id="1075">1075</th><td>                  I-&gt;getOperand(<var>0</var>).getReg() == AMDGPU::<span class='error' title="no member named &apos;SGPR_NULL&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_NULL</span> &amp;&amp;</td></tr>
<tr><th id="1076">1076</th><td>                  !I-&gt;getOperand(<var>1</var>).getImm()));</td></tr>
<tr><th id="1077">1077</th><td>  };</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td>  <em>auto</em> <dfn class="local col9 decl" id="269IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:1079:21)' data-ref="269IsHazardFn">IsHazardFn</dfn> = [InstType, &amp;IsHazardInst] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="270I" title='I' data-type='llvm::MachineInstr *' data-ref="270I">I</dfn>) {</td></tr>
<tr><th id="1080">1080</th><td>    <b>if</b> (!<a class="local col0 ref" href="#270I" title='I' data-ref="270I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="1081">1081</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td>    <em>auto</em> <dfn class="local col1 decl" id="271IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:1083:23)' data-ref="271IsHazardFn">IsHazardFn</dfn> = [InstType, IsHazardInst] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="272I" title='I' data-type='llvm::MachineInstr *' data-ref="272I">I</dfn>) {</td></tr>
<tr><th id="1084">1084</th><td>      <em>auto</em> <dfn class="local col3 decl" id="273InstType2" title='InstType2' data-type='int' data-ref="273InstType2">InstType2</dfn> = <a class="local col4 ref" href="#264IsHazardInst" title='IsHazardInst' data-ref="264IsHazardInst">IsHazardInst</a>(<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a>);</td></tr>
<tr><th id="1085">1085</th><td>      <b>return</b> <a class="local col3 ref" href="#273InstType2" title='InstType2' data-ref="273InstType2">InstType2</a> &amp;&amp; <a class="local col6 ref" href="#266InstType" title='InstType' data-ref="266InstType">InstType</a> != <a class="local col3 ref" href="#273InstType2" title='InstType2' data-ref="273InstType2">InstType2</a>;</td></tr>
<tr><th id="1086">1086</th><td>    };</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td>    <em>auto</em> <dfn class="local col4 decl" id="274IsExpiredFn" title='IsExpiredFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:1088:24)' data-ref="274IsExpiredFn">IsExpiredFn</dfn> = [InstType, &amp;IsHazardInst] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="275I" title='I' data-type='llvm::MachineInstr *' data-ref="275I">I</dfn>, <em>int</em>) {</td></tr>
<tr><th id="1089">1089</th><td>      <b>if</b> (!<a class="local col5 ref" href="#275I" title='I' data-ref="275I">I</a>)</td></tr>
<tr><th id="1090">1090</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td>      <em>auto</em> <dfn class="local col6 decl" id="276InstType2" title='InstType2' data-type='int' data-ref="276InstType2">InstType2</dfn> = <a class="local col4 ref" href="#264IsHazardInst" title='IsHazardInst' data-ref="264IsHazardInst">IsHazardInst</a>(<a class="local col5 ref" href="#275I" title='I' data-ref="275I">I</a>);</td></tr>
<tr><th id="1093">1093</th><td>      <b>if</b> (<a class="local col6 ref" href="#266InstType" title='InstType' data-ref="266InstType">InstType</a> == <a class="local col6 ref" href="#276InstType2" title='InstType2' data-ref="276InstType2">InstType2</a>)</td></tr>
<tr><th id="1094">1094</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td>      <b>return</b> I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_VSCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_VSCNT</span> &amp;&amp;</td></tr>
<tr><th id="1097">1097</th><td>             I-&gt;getOperand(<var>0</var>).getReg() == AMDGPU::<span class='error' title="no member named &apos;SGPR_NULL&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_NULL</span> &amp;&amp;</td></tr>
<tr><th id="1098">1098</th><td>             !I-&gt;getOperand(<var>1</var>).getImm();</td></tr>
<tr><th id="1099">1099</th><td>    };</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE" title='getWaitStatesSince' data-use='c' data-ref="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE">getWaitStatesSince</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col1 ref" href="#271IsHazardFn" title='IsHazardFn' data-ref="271IsHazardFn">IsHazardFn</a>, <a class="local col0 ref" href="#270I" title='I' data-ref="270I">I</a>, <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col4 ref" href="#274IsExpiredFn" title='IsExpiredFn' data-ref="274IsExpiredFn">IsExpiredFn</a>) !=</td></tr>
<tr><th id="1102">1102</th><td>           <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3maxEv" title='std::numeric_limits&lt;int&gt;::max' data-ref="_ZNSt14numeric_limitsIiE3maxEv">max</a>();</td></tr>
<tr><th id="1103">1103</th><td>  };</td></tr>
<tr><th id="1104">1104</th><td></td></tr>
<tr><th id="1105">1105</th><td>  <b>if</b> (::<a class="tu ref" href="#_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE" title='getWaitStatesSince' data-use='c' data-ref="_ZL18getWaitStatesSinceN4llvm12function_refIFbPNS_12MachineInstrEEEES2_NS0_IFbS2_iEEE">getWaitStatesSince</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col9 ref" href="#269IsHazardFn" title='IsHazardFn' data-ref="269IsHazardFn">IsHazardFn</a>, <a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI">MI</a>, <a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col7 ref" href="#267IsExpiredFn" title='IsExpiredFn' data-ref="267IsExpiredFn">IsExpiredFn</a>) ==</td></tr>
<tr><th id="1106">1106</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3maxEv" title='std::numeric_limits&lt;int&gt;::max' data-ref="_ZNSt14numeric_limitsIiE3maxEv">max</a>())</td></tr>
<tr><th id="1107">1107</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1108">1108</th><td></td></tr>
<tr><th id="1109">1109</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="277TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="277TII">TII</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1110">1110</th><td>  BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(),</td></tr>
<tr><th id="1111">1111</th><td>          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_VSCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_VSCNT</span>))</td></tr>
<tr><th id="1112">1112</th><td>    .addReg(AMDGPU::<span class='error' title="no member named &apos;SGPR_NULL&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_NULL</span>, RegState::Undef)</td></tr>
<tr><th id="1113">1113</th><td>    .addImm(<var>0</var>);</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1116">1116</th><td>}</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td><em>int</em> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a>::<dfn class="decl def" id="_ZN4llvm19GCNHazardRecognizer20checkNSAtoVMEMHazardEPNS_12MachineInstrE" title='llvm::GCNHazardRecognizer::checkNSAtoVMEMHazard' data-ref="_ZN4llvm19GCNHazardRecognizer20checkNSAtoVMEMHazardEPNS_12MachineInstrE">checkNSAtoVMEMHazard</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="278MI" title='MI' data-type='llvm::MachineInstr *' data-ref="278MI">MI</dfn>) {</td></tr>
<tr><th id="1119">1119</th><td>  <em>int</em> <dfn class="local col9 decl" id="279NSAtoVMEMWaitStates" title='NSAtoVMEMWaitStates' data-type='int' data-ref="279NSAtoVMEMWaitStates">NSAtoVMEMWaitStates</dfn> = <var>1</var>;</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td>  <b>if</b> (!<a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15hasNSAtoVMEMBugEv" title='llvm::GCNSubtarget::hasNSAtoVMEMBug' data-ref="_ZNK4llvm12GCNSubtarget15hasNSAtoVMEMBugEv">hasNSAtoVMEMBug</a>())</td></tr>
<tr><th id="1122">1122</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td>  <b>if</b> (!<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(*<a class="local col8 ref" href="#278MI" title='MI' data-ref="278MI">MI</a>) &amp;&amp; !<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(*<a class="local col8 ref" href="#278MI" title='MI' data-ref="278MI">MI</a>))</td></tr>
<tr><th id="1125">1125</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col0 decl" id="280TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="280TII">TII</dfn> = <a class="member" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer::ST" title='llvm::GCNHazardRecognizer::ST' data-ref="llvm::GCNHazardRecognizer::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1128">1128</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col1 decl" id="281Offset" title='Offset' data-type='const auto *' data-ref="281Offset">Offset</dfn> = TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset);</td></tr>
<tr><th id="1129">1129</th><td>  <b>if</b> (!Offset || (Offset-&gt;getImm() &amp; <var>6</var>) == <var>0</var>)</td></tr>
<tr><th id="1130">1130</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td>  <em>auto</em> <dfn class="local col2 decl" id="282IsHazardFn" title='IsHazardFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp:1132:21)' data-ref="282IsHazardFn">IsHazardFn</dfn> = [TII] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="283I" title='I' data-type='llvm::MachineInstr *' data-ref="283I">I</dfn>) {</td></tr>
<tr><th id="1133">1133</th><td>    <b>if</b> (!<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(*<a class="local col3 ref" href="#283I" title='I' data-ref="283I">I</a>))</td></tr>
<tr><th id="1134">1134</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1135">1135</th><td>    <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo">MIMGInfo</a> *<dfn class="local col4 decl" id="284Info" title='Info' data-type='const AMDGPU::MIMGInfo *' data-ref="284Info">Info</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</a>(<a class="local col3 ref" href="#283I" title='I' data-ref="283I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="1136">1136</th><td>    <b>return</b> Info-&gt;MIMGEncoding == AMDGPU::<span class='error' title="no member named &apos;MIMGEncGfx10NSA&apos; in namespace &apos;llvm::AMDGPU&apos;">MIMGEncGfx10NSA</span> &amp;&amp;</td></tr>
<tr><th id="1137">1137</th><td>           TII-&gt;getInstSizeInBytes(*I) &gt;= <var>16</var>;</td></tr>
<tr><th id="1138">1138</th><td>  };</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td>  <b>return</b> <a class="local col9 ref" href="#279NSAtoVMEMWaitStates" title='NSAtoVMEMWaitStates' data-ref="279NSAtoVMEMWaitStates">NSAtoVMEMWaitStates</a> - <a class="member" href="#_ZN4llvm19GCNHazardRecognizer18getWaitStatesSinceENS_12function_refIFbPNS_12MachineInstrEEEEi" title='llvm::GCNHazardRecognizer::getWaitStatesSince' data-ref="_ZN4llvm19GCNHazardRecognizer18getWaitStatesSinceENS_12function_refIFbPNS_12MachineInstrEEEEi">getWaitStatesSince</a>(<a class="ref fake" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE" title='llvm::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function_ref&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZN4llvm12function_refIFT_DpT0_EEC1EOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceIS6_E4typeENS0_IS4_EEEE5valueEvE4typeE"></a><a class="local col2 ref" href="#282IsHazardFn" title='IsHazardFn' data-ref="282IsHazardFn">IsHazardFn</a>, <var>1</var>);</td></tr>
<tr><th id="1141">1141</th><td>}</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
