# vsim -voptargs="+acc" work.top -coverage -classdebug -uvmcontrol=all 
# Start time: 11:59:51 on May 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_IF(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.fifo_seq_item_pkg(fast)
# Loading work.fifo_write_read_seq_pkg(fast)
# Loading work.fifo_read_seq_pkg(fast)
# Loading work.fifo_write_seq_pkg(fast)
# Loading work.fifo_reset_seq_pkg(fast)
# Loading work.fifo_coverage_pkg(fast)
# Loading work.fifo_scoreboard_pkg(fast)
# Loading work.fifo_monitor_pkg(fast)
# Loading work.fifo_config_obj_pkg(fast)
# Loading work.fifo_driver_pkg(fast)
# Loading work.fifo_sequencer_pkg(fast)
# Loading work.fifo_agent_pkg(fast)
# Loading work.fifo_env_pkg(fast)
# Loading work.fifo_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.fifo_IF(fast__2)
# Loading work.FIFO(fast)
# Loading work.fifo_sva(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
# UVM_INFO fifo_test.sv(47) @ 0: uvm_test_top [TEST run_phase] RESET is Asserted
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# ** Error: Assertion error.
#    Time: 0 ns  Scope: top.DUT.sva.assert_reset File: fifo_sva.sv Line: 9
# UVM_INFO fifo_driver.sv(33) @ 2: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# UVM_INFO fifo_monitor.sv(42) @ 2: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# 
#                                 data_out=x, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_test.sv(50) @ 2: uvm_test_top [TEST run_phase] RESET is Deasserted
# UVM_INFO fifo_test.sv(53) @ 2: uvm_test_top [TEST run_phase] Stimulus Generation write Started
# UVM_INFO fifo_driver.sv(33) @ 4: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=eea6
# UVM_INFO fifo_monitor.sv(42) @ 4: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=eea6
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 6: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c8f4
# UVM_INFO fifo_monitor.sv(42) @ 6: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c8f4
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 8: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9800
# UVM_INFO fifo_monitor.sv(42) @ 8: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9800
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 10: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fc1a
# UVM_INFO fifo_monitor.sv(42) @ 10: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fc1a
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 12: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d27d
# UVM_INFO fifo_monitor.sv(42) @ 12: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d27d
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 14: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f326
# UVM_INFO fifo_monitor.sv(42) @ 14: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f326
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 16: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=92eb
# UVM_INFO fifo_monitor.sv(42) @ 16: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=92eb
# 
#                                 data_out=x, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 18: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ebf
# UVM_INFO fifo_monitor.sv(42) @ 18: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ebf
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 20: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2760
# UVM_INFO fifo_monitor.sv(42) @ 20: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2760
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 22: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb04
# UVM_INFO fifo_monitor.sv(42) @ 22: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb04
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_test.sv(55) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation write Ended
# UVM_INFO fifo_test.sv(58) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation read Started
# UVM_INFO fifo_driver.sv(33) @ 24: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d2d
# UVM_INFO fifo_monitor.sv(42) @ 24: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d2d
# 
#                                 data_out=eea6, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 26: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f386
# UVM_INFO fifo_monitor.sv(42) @ 26: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f386
# 
#                                 data_out=c8f4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 28: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5de8
# UVM_INFO fifo_monitor.sv(42) @ 28: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5de8
# 
#                                 data_out=9800, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 30: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=6c3a
# UVM_INFO fifo_monitor.sv(42) @ 30: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=6c3a
# 
#                                 data_out=fc1a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 32: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=582b
# UVM_INFO fifo_monitor.sv(42) @ 32: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=582b
# 
#                                 data_out=d27d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 34: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9924
# UVM_INFO fifo_monitor.sv(42) @ 34: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9924
# 
#                                 data_out=f326, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 36: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=a502
# UVM_INFO fifo_monitor.sv(42) @ 36: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=a502
# 
#                                 data_out=92eb, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 38: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=c620
# UVM_INFO fifo_monitor.sv(42) @ 38: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=c620
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 40: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=be41
# UVM_INFO fifo_monitor.sv(42) @ 40: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=be41
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 42: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=1b6d
# UVM_INFO fifo_monitor.sv(42) @ 42: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=1b6d
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO fifo_test.sv(60) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation read Ended
# UVM_INFO fifo_test.sv(63) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation write_read Started
# UVM_INFO fifo_driver.sv(33) @ 44: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8314
# UVM_INFO fifo_monitor.sv(42) @ 44: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8314
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 46: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d393
# UVM_INFO fifo_monitor.sv(42) @ 46: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d393
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 48: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3af
# UVM_INFO fifo_monitor.sv(42) @ 48: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3af
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 50: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=23ca
# UVM_INFO fifo_monitor.sv(42) @ 50: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=23ca
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 52: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2f24
# UVM_INFO fifo_monitor.sv(42) @ 52: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2f24
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 54: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce96
# UVM_INFO fifo_monitor.sv(42) @ 54: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce96
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 56: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d39
# UVM_INFO fifo_monitor.sv(42) @ 56: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d39
# 
#                                 data_out=3ebf, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 58: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ecfc
# UVM_INFO fifo_monitor.sv(42) @ 58: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ecfc
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 60: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2dd
# UVM_INFO fifo_monitor.sv(42) @ 60: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2dd
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 62: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=643b
# UVM_INFO fifo_monitor.sv(42) @ 62: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=643b
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 64: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=85ae
# UVM_INFO fifo_monitor.sv(42) @ 64: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=85ae
# 
#                                 data_out=8314, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 66: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d5d
# UVM_INFO fifo_monitor.sv(42) @ 66: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d5d
# 
#                                 data_out=d393, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 68: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=4931
# UVM_INFO fifo_monitor.sv(42) @ 68: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=4931
# 
#                                 data_out=a3af, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 70: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=27f8
# UVM_INFO fifo_monitor.sv(42) @ 70: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=27f8
# 
#                                 data_out=23ca, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 72: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=4550
# UVM_INFO fifo_monitor.sv(42) @ 72: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=4550
# 
#                                 data_out=2f24, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 74: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=330e
# UVM_INFO fifo_monitor.sv(42) @ 74: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=330e
# 
#                                 data_out=ce96, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 76: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=24b3
# UVM_INFO fifo_monitor.sv(42) @ 76: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=24b3
# 
#                                 data_out=d39, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 78: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9335
# UVM_INFO fifo_monitor.sv(42) @ 78: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9335
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 80: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8125
# UVM_INFO fifo_monitor.sv(42) @ 80: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8125
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 82: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2a1
# UVM_INFO fifo_monitor.sv(42) @ 82: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2a1
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 84: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3ab
# UVM_INFO fifo_monitor.sv(42) @ 84: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3ab
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 86: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4edb
# UVM_INFO fifo_monitor.sv(42) @ 86: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4edb
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 88: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d84
# UVM_INFO fifo_monitor.sv(42) @ 88: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d84
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 90: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b71f
# UVM_INFO fifo_monitor.sv(42) @ 90: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b71f
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 92: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=806a
# UVM_INFO fifo_monitor.sv(42) @ 92: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=806a
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 94: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=57c0
# UVM_INFO fifo_monitor.sv(42) @ 94: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=57c0
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 96: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5d6a
# UVM_INFO fifo_monitor.sv(42) @ 96: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5d6a
# 
#                                 data_out=ecfc, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 98: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=24b4
# UVM_INFO fifo_monitor.sv(42) @ 98: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=24b4
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 100: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5955
# UVM_INFO fifo_monitor.sv(42) @ 100: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5955
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 102: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=aead
# UVM_INFO fifo_monitor.sv(42) @ 102: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=aead
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 104: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=d9b7
# UVM_INFO fifo_monitor.sv(42) @ 104: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=d9b7
# 
#                                 data_out=a3ab, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 106: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=e3
# UVM_INFO fifo_monitor.sv(42) @ 106: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=e3
# 
#                                 data_out=4edb, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 108: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=96ab
# UVM_INFO fifo_monitor.sv(42) @ 108: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=96ab
# 
#                                 data_out=4d84, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 110: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5c85
# UVM_INFO fifo_monitor.sv(42) @ 110: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5c85
# 
#                                 data_out=b71f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 112: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3361
# UVM_INFO fifo_monitor.sv(42) @ 112: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3361
# 
#                                 data_out=806a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 114: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=ba24
# UVM_INFO fifo_monitor.sv(42) @ 114: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=ba24
# 
#                                 data_out=57c0, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 116: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=75e7
# UVM_INFO fifo_monitor.sv(42) @ 116: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=75e7
# 
#                                 data_out=5d6a, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 118: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=917f
# UVM_INFO fifo_monitor.sv(42) @ 118: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=917f
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 120: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=29bd
# UVM_INFO fifo_monitor.sv(42) @ 120: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=29bd
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 122: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d40
# UVM_INFO fifo_monitor.sv(42) @ 122: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d40
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 124: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c560
# UVM_INFO fifo_monitor.sv(42) @ 124: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c560
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=1, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 126: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e02b
# UVM_INFO fifo_monitor.sv(42) @ 126: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e02b
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 128: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d86d
# UVM_INFO fifo_monitor.sv(42) @ 128: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d86d
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 130: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ac13
# UVM_INFO fifo_monitor.sv(42) @ 130: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ac13
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 132: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9075
# UVM_INFO fifo_monitor.sv(42) @ 132: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9075
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 134: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=abcc
# UVM_INFO fifo_monitor.sv(42) @ 134: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=abcc
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 136: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=b6ef
# UVM_INFO fifo_monitor.sv(42) @ 136: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=b6ef
# 
#                                 data_out=c560, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 138: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=fbb9
# UVM_INFO fifo_monitor.sv(42) @ 138: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=fbb9
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 140: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6f4e
# UVM_INFO fifo_monitor.sv(42) @ 140: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6f4e
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 142: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a44d
# UVM_INFO fifo_monitor.sv(42) @ 142: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a44d
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 144: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=2a64
# UVM_INFO fifo_monitor.sv(42) @ 144: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=2a64
# 
#                                 data_out=ac13, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 146: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfa3
# UVM_INFO fifo_monitor.sv(42) @ 146: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfa3
# 
#                                 data_out=ac13, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 148: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d4b
# UVM_INFO fifo_monitor.sv(42) @ 148: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d4b
# 
#                                 data_out=9075, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 150: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1c34
# UVM_INFO fifo_monitor.sv(42) @ 150: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1c34
# 
#                                 data_out=9075, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 152: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e415
# UVM_INFO fifo_monitor.sv(42) @ 152: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e415
# 
#                                 data_out=9075, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 154: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5728
# UVM_INFO fifo_monitor.sv(42) @ 154: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5728
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 156: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3155
# UVM_INFO fifo_monitor.sv(42) @ 156: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3155
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 158: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=869
# UVM_INFO fifo_monitor.sv(42) @ 158: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=869
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 160: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=8255
# UVM_INFO fifo_monitor.sv(42) @ 160: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=8255
# 
#                                 data_out=abcc, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 162: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4003
# UVM_INFO fifo_monitor.sv(42) @ 162: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4003
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 164: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8424
# UVM_INFO fifo_monitor.sv(42) @ 164: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8424
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 166: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=37c1
# UVM_INFO fifo_monitor.sv(42) @ 166: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=37c1
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 168: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=ed52
# UVM_INFO fifo_monitor.sv(42) @ 168: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=ed52
# 
#                                 data_out=fbb9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 170: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=c46a
# UVM_INFO fifo_monitor.sv(42) @ 170: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=c46a
# 
#                                 data_out=fbb9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 172: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5ac9
# UVM_INFO fifo_monitor.sv(42) @ 172: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5ac9
# 
#                                 data_out=fbb9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 174: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=809d
# UVM_INFO fifo_monitor.sv(42) @ 174: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=809d
# 
#                                 data_out=6f4e, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 176: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2e0
# UVM_INFO fifo_monitor.sv(42) @ 176: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2e0
# 
#                                 data_out=6f4e, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 178: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=8a34
# UVM_INFO fifo_monitor.sv(42) @ 178: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=8a34
# 
#                                 data_out=a44d, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 180: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=906
# UVM_INFO fifo_monitor.sv(42) @ 180: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=906
# 
#                                 data_out=2a64, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 182: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=147f
# UVM_INFO fifo_monitor.sv(42) @ 182: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=147f
# 
#                                 data_out=2a64, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 184: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f013
# UVM_INFO fifo_monitor.sv(42) @ 184: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f013
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 186: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7696
# UVM_INFO fifo_monitor.sv(42) @ 186: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7696
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 188: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a830
# UVM_INFO fifo_monitor.sv(42) @ 188: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a830
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 190: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=b10e
# UVM_INFO fifo_monitor.sv(42) @ 190: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=b10e
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 192: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8d8f
# UVM_INFO fifo_monitor.sv(42) @ 192: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8d8f
# 
#                                 data_out=1c34, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 194: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ab06
# UVM_INFO fifo_monitor.sv(42) @ 194: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ab06
# 
#                                 data_out=1c34, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 196: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bd44
# UVM_INFO fifo_monitor.sv(42) @ 196: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bd44
# 
#                                 data_out=1c34, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 198: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=cf3c
# UVM_INFO fifo_monitor.sv(42) @ 198: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=cf3c
# 
#                                 data_out=e415, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 200: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=bd45
# UVM_INFO fifo_monitor.sv(42) @ 200: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=bd45
# 
#                                 data_out=e415, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 202: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2897
# UVM_INFO fifo_monitor.sv(42) @ 202: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2897
# 
#                                 data_out=5728, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 204: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=7484
# UVM_INFO fifo_monitor.sv(42) @ 204: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=7484
# 
#                                 data_out=4003, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 206: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=cdd9
# UVM_INFO fifo_monitor.sv(42) @ 206: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=cdd9
# 
#                                 data_out=5ac9, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 208: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=40f5
# UVM_INFO fifo_monitor.sv(42) @ 208: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=40f5
# 
#                                 data_out=5ac9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 210: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=f047
# UVM_INFO fifo_monitor.sv(42) @ 210: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=f047
# 
#                                 data_out=a2e0, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 212: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f100
# UVM_INFO fifo_monitor.sv(42) @ 212: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f100
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 214: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a376
# UVM_INFO fifo_monitor.sv(42) @ 214: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a376
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 216: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1e7
# UVM_INFO fifo_monitor.sv(42) @ 216: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1e7
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 218: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bbf9
# UVM_INFO fifo_monitor.sv(42) @ 218: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bbf9
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 220: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe4a
# UVM_INFO fifo_monitor.sv(42) @ 220: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe4a
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 222: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=873d
# UVM_INFO fifo_monitor.sv(42) @ 222: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=873d
# 
#                                 data_out=906, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 224: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e4ca
# UVM_INFO fifo_monitor.sv(42) @ 224: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e4ca
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 226: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b496
# UVM_INFO fifo_monitor.sv(42) @ 226: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b496
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 228: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=68c9
# UVM_INFO fifo_monitor.sv(42) @ 228: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=68c9
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 230: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=50a6
# UVM_INFO fifo_monitor.sv(42) @ 230: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=50a6
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 232: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=f9b2
# UVM_INFO fifo_monitor.sv(42) @ 232: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=f9b2
# 
#                                 data_out=f013, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 234: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=12db
# UVM_INFO fifo_monitor.sv(42) @ 234: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=12db
# 
#                                 data_out=ab06, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 236: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d44c
# UVM_INFO fifo_monitor.sv(42) @ 236: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d44c
# 
#                                 data_out=ab06, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 238: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dbe
# UVM_INFO fifo_monitor.sv(42) @ 238: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dbe
# 
#                                 data_out=ab06, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 240: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=9501
# UVM_INFO fifo_monitor.sv(42) @ 240: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=9501
# 
#                                 data_out=7484, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 242: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3bc
# UVM_INFO fifo_monitor.sv(42) @ 242: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3bc
# 
#                                 data_out=cdd9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 244: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=80e5
# UVM_INFO fifo_monitor.sv(42) @ 244: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=80e5
# 
#                                 data_out=cdd9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 246: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ff2
# UVM_INFO fifo_monitor.sv(42) @ 246: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ff2
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 248: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d298
# UVM_INFO fifo_monitor.sv(42) @ 248: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d298
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 250: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=de7
# UVM_INFO fifo_monitor.sv(42) @ 250: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=de7
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 252: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2945
# UVM_INFO fifo_monitor.sv(42) @ 252: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2945
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 254: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f9b
# UVM_INFO fifo_monitor.sv(42) @ 254: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f9b
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 256: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=721
# UVM_INFO fifo_monitor.sv(42) @ 256: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=721
# 
#                                 data_out=40f5, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 258: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=94b4
# UVM_INFO fifo_monitor.sv(42) @ 258: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=94b4
# 
#                                 data_out=f047, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 260: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=aaa8
# UVM_INFO fifo_monitor.sv(42) @ 260: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=aaa8
# 
#                                 data_out=f100, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 262: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9970
# UVM_INFO fifo_monitor.sv(42) @ 262: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9970
# 
#                                 data_out=f100, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 264: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9b3
# UVM_INFO fifo_monitor.sv(42) @ 264: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9b3
# 
#                                 data_out=e4ca, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 266: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9476
# UVM_INFO fifo_monitor.sv(42) @ 266: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9476
# 
#                                 data_out=e4ca, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 268: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d0c3
# UVM_INFO fifo_monitor.sv(42) @ 268: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d0c3
# 
#                                 data_out=e4ca, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 270: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=d4e1
# UVM_INFO fifo_monitor.sv(42) @ 270: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=d4e1
# 
#                                 data_out=12db, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 272: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=31a0
# UVM_INFO fifo_monitor.sv(42) @ 272: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=31a0
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 274: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=adb
# UVM_INFO fifo_monitor.sv(42) @ 274: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=adb
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 276: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f239
# UVM_INFO fifo_monitor.sv(42) @ 276: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f239
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 278: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=580f
# UVM_INFO fifo_monitor.sv(42) @ 278: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=580f
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 280: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6612
# UVM_INFO fifo_monitor.sv(42) @ 280: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6612
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 282: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=70b8
# UVM_INFO fifo_monitor.sv(42) @ 282: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=70b8
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 284: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=6c63
# UVM_INFO fifo_monitor.sv(42) @ 284: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=6c63
# 
#                                 data_out=d44c, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 286: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7243
# UVM_INFO fifo_monitor.sv(42) @ 286: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7243
# 
#                                 data_out=d44c, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 288: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a3eb
# UVM_INFO fifo_monitor.sv(42) @ 288: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a3eb
# 
#                                 data_out=d44c, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 290: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=97d8
# UVM_INFO fifo_monitor.sv(42) @ 290: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=97d8
# 
#                                 data_out=a3bc, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 292: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=e059
# UVM_INFO fifo_monitor.sv(42) @ 292: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=e059
# 
#                                 data_out=1ff2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 294: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8b7e
# UVM_INFO fifo_monitor.sv(42) @ 294: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8b7e
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 296: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=de1
# UVM_INFO fifo_monitor.sv(42) @ 296: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=de1
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 298: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f5a0
# UVM_INFO fifo_monitor.sv(42) @ 298: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f5a0
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 300: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b3e7
# UVM_INFO fifo_monitor.sv(42) @ 300: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b3e7
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 302: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3e5
# UVM_INFO fifo_monitor.sv(42) @ 302: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3e5
# 
#                                 data_out=94b4, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 304: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a4c2
# UVM_INFO fifo_monitor.sv(42) @ 304: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a4c2
# 
#                                 data_out=94b4, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 306: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d16b
# UVM_INFO fifo_monitor.sv(42) @ 306: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d16b
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 308: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e19
# UVM_INFO fifo_monitor.sv(42) @ 308: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e19
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 310: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=b887
# UVM_INFO fifo_monitor.sv(42) @ 310: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=b887
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 312: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=dbc9
# UVM_INFO fifo_monitor.sv(42) @ 312: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=dbc9
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 314: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e58d
# UVM_INFO fifo_monitor.sv(42) @ 314: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e58d
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 316: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=dcc6
# UVM_INFO fifo_monitor.sv(42) @ 316: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=dcc6
# 
#                                 data_out=aaa8, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 318: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=ec0b
# UVM_INFO fifo_monitor.sv(42) @ 318: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=ec0b
# 
#                                 data_out=aaa8, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 320: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fd7
# UVM_INFO fifo_monitor.sv(42) @ 320: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fd7
# 
#                                 data_out=aaa8, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 322: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a8
# UVM_INFO fifo_monitor.sv(42) @ 322: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a8
# 
#                                 data_out=9970, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 324: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=a171
# UVM_INFO fifo_monitor.sv(42) @ 324: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=a171
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 326: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2a8a
# UVM_INFO fifo_monitor.sv(42) @ 326: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2a8a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 328: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=c9a6
# UVM_INFO fifo_monitor.sv(42) @ 328: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=c9a6
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 330: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ab75
# UVM_INFO fifo_monitor.sv(42) @ 330: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ab75
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 332: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=f2d8
# UVM_INFO fifo_monitor.sv(42) @ 332: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=f2d8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 334: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=51d9
# UVM_INFO fifo_monitor.sv(42) @ 334: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=51d9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 336: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=dfa7
# UVM_INFO fifo_monitor.sv(42) @ 336: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=dfa7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 338: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=3561
# UVM_INFO fifo_monitor.sv(42) @ 338: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=3561
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 340: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=78c4
# UVM_INFO fifo_monitor.sv(42) @ 340: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=78c4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 342: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=8fd1
# UVM_INFO fifo_monitor.sv(42) @ 342: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=8fd1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 344: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=402c
# UVM_INFO fifo_monitor.sv(42) @ 344: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=402c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 346: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=2554
# UVM_INFO fifo_monitor.sv(42) @ 346: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=2554
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 348: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=17a9
# UVM_INFO fifo_monitor.sv(42) @ 348: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=17a9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 350: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b362
# UVM_INFO fifo_monitor.sv(42) @ 350: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b362
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 352: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=fed1
# UVM_INFO fifo_monitor.sv(42) @ 352: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=fed1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 354: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=e1
# UVM_INFO fifo_monitor.sv(42) @ 354: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=e1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 356: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2fed
# UVM_INFO fifo_monitor.sv(42) @ 356: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2fed
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 358: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=feb5
# UVM_INFO fifo_monitor.sv(42) @ 358: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=feb5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 360: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c8a6
# UVM_INFO fifo_monitor.sv(42) @ 360: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c8a6
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 362: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca20
# UVM_INFO fifo_monitor.sv(42) @ 362: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca20
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 364: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=d2e5
# UVM_INFO fifo_monitor.sv(42) @ 364: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=d2e5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 366: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=7a28
# UVM_INFO fifo_monitor.sv(42) @ 366: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=7a28
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 368: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a649
# UVM_INFO fifo_monitor.sv(42) @ 368: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a649
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 370: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=97c
# UVM_INFO fifo_monitor.sv(42) @ 370: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=97c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 372: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=fc96
# UVM_INFO fifo_monitor.sv(42) @ 372: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=fc96
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 374: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=36e1
# UVM_INFO fifo_monitor.sv(42) @ 374: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=36e1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 376: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=f3cb
# UVM_INFO fifo_monitor.sv(42) @ 376: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=f3cb
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 378: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b215
# UVM_INFO fifo_monitor.sv(42) @ 378: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b215
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 380: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=fcdf
# UVM_INFO fifo_monitor.sv(42) @ 380: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=fcdf
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 382: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=1186
# UVM_INFO fifo_monitor.sv(42) @ 382: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=1186
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 384: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=c0b2
# UVM_INFO fifo_monitor.sv(42) @ 384: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=c0b2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 386: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=19fc
# UVM_INFO fifo_monitor.sv(42) @ 386: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=19fc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 388: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=e0d4
# UVM_INFO fifo_monitor.sv(42) @ 388: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=e0d4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 390: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad42
# UVM_INFO fifo_monitor.sv(42) @ 390: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad42
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 392: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=d42e
# UVM_INFO fifo_monitor.sv(42) @ 392: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=d42e
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 394: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=9026
# UVM_INFO fifo_monitor.sv(42) @ 394: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=9026
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 396: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f1f2
# UVM_INFO fifo_monitor.sv(42) @ 396: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f1f2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 398: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=194c
# UVM_INFO fifo_monitor.sv(42) @ 398: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=194c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 400: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=76ad
# UVM_INFO fifo_monitor.sv(42) @ 400: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=76ad
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 402: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c418
# UVM_INFO fifo_monitor.sv(42) @ 402: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c418
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 404: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=1c2a
# UVM_INFO fifo_monitor.sv(42) @ 404: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=1c2a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 406: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=5dc2
# UVM_INFO fifo_monitor.sv(42) @ 406: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=5dc2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 408: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=95d8
# UVM_INFO fifo_monitor.sv(42) @ 408: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=95d8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 410: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=9635
# UVM_INFO fifo_monitor.sv(42) @ 410: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=9635
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 412: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=fb5b
# UVM_INFO fifo_monitor.sv(42) @ 412: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=fb5b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 414: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=745f
# UVM_INFO fifo_monitor.sv(42) @ 414: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=745f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=1, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 416: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=eda5
# UVM_INFO fifo_monitor.sv(42) @ 416: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=eda5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 418: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=9639
# UVM_INFO fifo_monitor.sv(42) @ 418: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=9639
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 420: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=e65a
# UVM_INFO fifo_monitor.sv(42) @ 420: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=e65a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 422: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ae8b
# UVM_INFO fifo_monitor.sv(42) @ 422: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ae8b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 424: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=98a
# UVM_INFO fifo_monitor.sv(42) @ 424: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=98a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 426: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c3f9
# UVM_INFO fifo_monitor.sv(42) @ 426: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c3f9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 428: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2a
# UVM_INFO fifo_monitor.sv(42) @ 428: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 430: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=92e4
# UVM_INFO fifo_monitor.sv(42) @ 430: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=92e4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 432: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=f7ee
# UVM_INFO fifo_monitor.sv(42) @ 432: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=f7ee
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 434: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c52a
# UVM_INFO fifo_monitor.sv(42) @ 434: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c52a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 436: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=fea9
# UVM_INFO fifo_monitor.sv(42) @ 436: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=fea9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 438: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=2109
# UVM_INFO fifo_monitor.sv(42) @ 438: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=2109
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 440: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=79fc
# UVM_INFO fifo_monitor.sv(42) @ 440: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=79fc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 442: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=e5e0
# UVM_INFO fifo_monitor.sv(42) @ 442: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=e5e0
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 444: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=9716
# UVM_INFO fifo_monitor.sv(42) @ 444: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=9716
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 446: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b9f1
# UVM_INFO fifo_monitor.sv(42) @ 446: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b9f1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 448: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=f828
# UVM_INFO fifo_monitor.sv(42) @ 448: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=f828
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 450: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=48c7
# UVM_INFO fifo_monitor.sv(42) @ 450: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=48c7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 452: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5285
# UVM_INFO fifo_monitor.sv(42) @ 452: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5285
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 454: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=4061
# UVM_INFO fifo_monitor.sv(42) @ 454: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=4061
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 456: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=66a
# UVM_INFO fifo_monitor.sv(42) @ 456: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=66a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 458: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=dd80
# UVM_INFO fifo_monitor.sv(42) @ 458: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=dd80
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 460: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5ba4
# UVM_INFO fifo_monitor.sv(42) @ 460: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5ba4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 462: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=1631
# UVM_INFO fifo_monitor.sv(42) @ 462: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=1631
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 464: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=926a
# UVM_INFO fifo_monitor.sv(42) @ 464: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=926a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 466: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bcd9
# UVM_INFO fifo_monitor.sv(42) @ 466: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bcd9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 468: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad7
# UVM_INFO fifo_monitor.sv(42) @ 468: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 470: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=e0a2
# UVM_INFO fifo_monitor.sv(42) @ 470: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=e0a2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 472: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5bea
# UVM_INFO fifo_monitor.sv(42) @ 472: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5bea
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 474: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2190
# UVM_INFO fifo_monitor.sv(42) @ 474: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2190
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 476: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=39e4
# UVM_INFO fifo_monitor.sv(42) @ 476: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=39e4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 478: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=d56c
# UVM_INFO fifo_monitor.sv(42) @ 478: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=d56c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 480: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca62
# UVM_INFO fifo_monitor.sv(42) @ 480: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca62
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 482: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=54a8
# UVM_INFO fifo_monitor.sv(42) @ 482: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=54a8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 484: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=df6c
# UVM_INFO fifo_monitor.sv(42) @ 484: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=df6c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 486: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ad3f
# UVM_INFO fifo_monitor.sv(42) @ 486: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ad3f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 488: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=c6fa
# UVM_INFO fifo_monitor.sv(42) @ 488: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=c6fa
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 490: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2
# UVM_INFO fifo_monitor.sv(42) @ 490: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 492: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=9035
# UVM_INFO fifo_monitor.sv(42) @ 492: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=9035
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 494: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=cdfc
# UVM_INFO fifo_monitor.sv(42) @ 494: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=cdfc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 496: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=3938
# UVM_INFO fifo_monitor.sv(42) @ 496: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=3938
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 498: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=bb9f
# UVM_INFO fifo_monitor.sv(42) @ 498: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=bb9f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 500: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=877b
# UVM_INFO fifo_monitor.sv(42) @ 500: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=877b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 502: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=525a
# UVM_INFO fifo_monitor.sv(42) @ 502: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=525a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 504: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=cf17
# UVM_INFO fifo_monitor.sv(42) @ 504: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=cf17
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 506: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=3c2f
# UVM_INFO fifo_monitor.sv(42) @ 506: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=3c2f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 508: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=2fa3
# UVM_INFO fifo_monitor.sv(42) @ 508: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=2fa3
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 510: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=5fc9
# UVM_INFO fifo_monitor.sv(42) @ 510: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=5fc9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 512: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ce59
# UVM_INFO fifo_monitor.sv(42) @ 512: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ce59
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 514: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=3756
# UVM_INFO fifo_monitor.sv(42) @ 514: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=3756
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 516: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=401d
# UVM_INFO fifo_monitor.sv(42) @ 516: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=401d
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 518: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce0a
# UVM_INFO fifo_monitor.sv(42) @ 518: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce0a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 520: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=9884
# UVM_INFO fifo_monitor.sv(42) @ 520: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=9884
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 522: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ffc5
# UVM_INFO fifo_monitor.sv(42) @ 522: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ffc5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_test.sv(65) @ 522: uvm_test_top [TEST run_phase] Stimulus Generation write_read Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 522: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO fifo_scoreboard.sv(102) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Successful transactions: 261
# UVM_INFO fifo_scoreboard.sv(103) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Faild transactions: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  536
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRIVER run_phase]   261
# [MONITOR run_phase]   261
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD report_phase]     2
# [TEST run_phase]     8
# [TEST_DONE]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 522 ns  Iteration: 61  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 12:01:27 on May 09,2025
# vcover report FIFO.ucdb -details -annotate -all -output coverage_FIFO.txt 
# End time: 12:01:27 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave /top/DUT/sva/assert_reset
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.fifo_IF(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.fifo_seq_item_pkg(fast)
# Loading work.fifo_write_read_seq_pkg(fast)
# Loading work.fifo_read_seq_pkg(fast)
# Loading work.fifo_write_seq_pkg(fast)
# Loading work.fifo_reset_seq_pkg(fast)
# Loading work.fifo_coverage_pkg(fast)
# Loading work.fifo_scoreboard_pkg(fast)
# Loading work.fifo_monitor_pkg(fast)
# Loading work.fifo_config_obj_pkg(fast)
# Loading work.fifo_driver_pkg(fast)
# Loading work.fifo_sequencer_pkg(fast)
# Loading work.fifo_agent_pkg(fast)
# Loading work.fifo_env_pkg(fast)
# Loading work.fifo_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.fifo_IF(fast__2)
# Loading work.FIFO(fast)
# Loading work.fifo_sva(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
# UVM_INFO fifo_test.sv(47) @ 0: uvm_test_top [TEST run_phase] RESET is Asserted
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# ** Error: Assertion error.
#    Time: 0 ns  Scope: top.DUT.sva.assert_reset File: fifo_sva.sv Line: 9
# UVM_INFO fifo_driver.sv(33) @ 2: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# UVM_INFO fifo_monitor.sv(42) @ 2: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# 
#                                 data_out=x, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_test.sv(50) @ 2: uvm_test_top [TEST run_phase] RESET is Deasserted
# UVM_INFO fifo_test.sv(53) @ 2: uvm_test_top [TEST run_phase] Stimulus Generation write Started
# UVM_INFO fifo_driver.sv(33) @ 4: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=eea6
# UVM_INFO fifo_monitor.sv(42) @ 4: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=eea6
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 6: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c8f4
# UVM_INFO fifo_monitor.sv(42) @ 6: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c8f4
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 8: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9800
# UVM_INFO fifo_monitor.sv(42) @ 8: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9800
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 10: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fc1a
# UVM_INFO fifo_monitor.sv(42) @ 10: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fc1a
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 12: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d27d
# UVM_INFO fifo_monitor.sv(42) @ 12: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d27d
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 14: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f326
# UVM_INFO fifo_monitor.sv(42) @ 14: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f326
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 16: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=92eb
# UVM_INFO fifo_monitor.sv(42) @ 16: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=92eb
# 
#                                 data_out=x, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 18: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ebf
# UVM_INFO fifo_monitor.sv(42) @ 18: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ebf
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 20: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2760
# UVM_INFO fifo_monitor.sv(42) @ 20: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2760
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 22: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb04
# UVM_INFO fifo_monitor.sv(42) @ 22: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb04
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_test.sv(55) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation write Ended
# UVM_INFO fifo_test.sv(58) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation read Started
# UVM_INFO fifo_driver.sv(33) @ 24: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d2d
# UVM_INFO fifo_monitor.sv(42) @ 24: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d2d
# 
#                                 data_out=eea6, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 26: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f386
# UVM_INFO fifo_monitor.sv(42) @ 26: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f386
# 
#                                 data_out=c8f4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 28: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5de8
# UVM_INFO fifo_monitor.sv(42) @ 28: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5de8
# 
#                                 data_out=9800, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 30: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=6c3a
# UVM_INFO fifo_monitor.sv(42) @ 30: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=6c3a
# 
#                                 data_out=fc1a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 32: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=582b
# UVM_INFO fifo_monitor.sv(42) @ 32: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=582b
# 
#                                 data_out=d27d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 34: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9924
# UVM_INFO fifo_monitor.sv(42) @ 34: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9924
# 
#                                 data_out=f326, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 36: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=a502
# UVM_INFO fifo_monitor.sv(42) @ 36: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=a502
# 
#                                 data_out=92eb, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 38: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=c620
# UVM_INFO fifo_monitor.sv(42) @ 38: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=c620
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 40: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=be41
# UVM_INFO fifo_monitor.sv(42) @ 40: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=be41
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 42: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=1b6d
# UVM_INFO fifo_monitor.sv(42) @ 42: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=1b6d
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO fifo_test.sv(60) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation read Ended
# UVM_INFO fifo_test.sv(63) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation write_read Started
# UVM_INFO fifo_driver.sv(33) @ 44: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8314
# UVM_INFO fifo_monitor.sv(42) @ 44: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8314
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 46: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d393
# UVM_INFO fifo_monitor.sv(42) @ 46: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d393
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 48: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3af
# UVM_INFO fifo_monitor.sv(42) @ 48: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3af
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 50: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=23ca
# UVM_INFO fifo_monitor.sv(42) @ 50: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=23ca
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 52: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2f24
# UVM_INFO fifo_monitor.sv(42) @ 52: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2f24
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 54: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce96
# UVM_INFO fifo_monitor.sv(42) @ 54: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce96
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 56: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d39
# UVM_INFO fifo_monitor.sv(42) @ 56: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d39
# 
#                                 data_out=3ebf, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 58: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ecfc
# UVM_INFO fifo_monitor.sv(42) @ 58: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ecfc
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 60: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2dd
# UVM_INFO fifo_monitor.sv(42) @ 60: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2dd
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 62: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=643b
# UVM_INFO fifo_monitor.sv(42) @ 62: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=643b
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 64: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=85ae
# UVM_INFO fifo_monitor.sv(42) @ 64: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=85ae
# 
#                                 data_out=8314, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 66: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d5d
# UVM_INFO fifo_monitor.sv(42) @ 66: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d5d
# 
#                                 data_out=d393, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 68: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=4931
# UVM_INFO fifo_monitor.sv(42) @ 68: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=4931
# 
#                                 data_out=a3af, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 70: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=27f8
# UVM_INFO fifo_monitor.sv(42) @ 70: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=27f8
# 
#                                 data_out=23ca, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 72: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=4550
# UVM_INFO fifo_monitor.sv(42) @ 72: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=4550
# 
#                                 data_out=2f24, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 74: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=330e
# UVM_INFO fifo_monitor.sv(42) @ 74: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=330e
# 
#                                 data_out=ce96, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 76: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=24b3
# UVM_INFO fifo_monitor.sv(42) @ 76: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=24b3
# 
#                                 data_out=d39, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 78: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9335
# UVM_INFO fifo_monitor.sv(42) @ 78: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9335
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 80: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8125
# UVM_INFO fifo_monitor.sv(42) @ 80: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8125
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 82: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2a1
# UVM_INFO fifo_monitor.sv(42) @ 82: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2a1
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 84: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3ab
# UVM_INFO fifo_monitor.sv(42) @ 84: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3ab
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 86: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4edb
# UVM_INFO fifo_monitor.sv(42) @ 86: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4edb
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 88: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d84
# UVM_INFO fifo_monitor.sv(42) @ 88: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d84
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 90: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b71f
# UVM_INFO fifo_monitor.sv(42) @ 90: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b71f
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 92: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=806a
# UVM_INFO fifo_monitor.sv(42) @ 92: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=806a
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 94: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=57c0
# UVM_INFO fifo_monitor.sv(42) @ 94: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=57c0
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 96: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5d6a
# UVM_INFO fifo_monitor.sv(42) @ 96: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5d6a
# 
#                                 data_out=ecfc, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 98: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=24b4
# UVM_INFO fifo_monitor.sv(42) @ 98: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=24b4
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 100: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5955
# UVM_INFO fifo_monitor.sv(42) @ 100: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5955
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 102: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=aead
# UVM_INFO fifo_monitor.sv(42) @ 102: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=aead
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 104: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=d9b7
# UVM_INFO fifo_monitor.sv(42) @ 104: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=d9b7
# 
#                                 data_out=a3ab, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 106: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=e3
# UVM_INFO fifo_monitor.sv(42) @ 106: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=e3
# 
#                                 data_out=4edb, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 108: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=96ab
# UVM_INFO fifo_monitor.sv(42) @ 108: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=96ab
# 
#                                 data_out=4d84, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 110: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5c85
# UVM_INFO fifo_monitor.sv(42) @ 110: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5c85
# 
#                                 data_out=b71f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 112: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3361
# UVM_INFO fifo_monitor.sv(42) @ 112: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3361
# 
#                                 data_out=806a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 114: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=ba24
# UVM_INFO fifo_monitor.sv(42) @ 114: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=ba24
# 
#                                 data_out=57c0, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 116: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=75e7
# UVM_INFO fifo_monitor.sv(42) @ 116: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=75e7
# 
#                                 data_out=5d6a, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 118: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=917f
# UVM_INFO fifo_monitor.sv(42) @ 118: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=917f
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 120: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=29bd
# UVM_INFO fifo_monitor.sv(42) @ 120: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=29bd
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 122: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d40
# UVM_INFO fifo_monitor.sv(42) @ 122: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d40
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 124: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c560
# UVM_INFO fifo_monitor.sv(42) @ 124: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c560
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=1, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 126: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e02b
# UVM_INFO fifo_monitor.sv(42) @ 126: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e02b
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 128: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d86d
# UVM_INFO fifo_monitor.sv(42) @ 128: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d86d
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 130: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ac13
# UVM_INFO fifo_monitor.sv(42) @ 130: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ac13
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 132: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9075
# UVM_INFO fifo_monitor.sv(42) @ 132: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9075
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 134: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=abcc
# UVM_INFO fifo_monitor.sv(42) @ 134: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=abcc
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 136: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=b6ef
# UVM_INFO fifo_monitor.sv(42) @ 136: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=b6ef
# 
#                                 data_out=c560, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 138: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=fbb9
# UVM_INFO fifo_monitor.sv(42) @ 138: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=fbb9
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 140: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6f4e
# UVM_INFO fifo_monitor.sv(42) @ 140: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6f4e
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 142: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a44d
# UVM_INFO fifo_monitor.sv(42) @ 142: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a44d
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 144: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=2a64
# UVM_INFO fifo_monitor.sv(42) @ 144: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=2a64
# 
#                                 data_out=ac13, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 146: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfa3
# UVM_INFO fifo_monitor.sv(42) @ 146: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfa3
# 
#                                 data_out=ac13, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 148: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d4b
# UVM_INFO fifo_monitor.sv(42) @ 148: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d4b
# 
#                                 data_out=9075, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 150: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1c34
# UVM_INFO fifo_monitor.sv(42) @ 150: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1c34
# 
#                                 data_out=9075, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 152: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e415
# UVM_INFO fifo_monitor.sv(42) @ 152: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e415
# 
#                                 data_out=9075, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 154: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5728
# UVM_INFO fifo_monitor.sv(42) @ 154: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5728
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 156: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3155
# UVM_INFO fifo_monitor.sv(42) @ 156: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3155
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 158: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=869
# UVM_INFO fifo_monitor.sv(42) @ 158: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=869
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 160: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=8255
# UVM_INFO fifo_monitor.sv(42) @ 160: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=8255
# 
#                                 data_out=abcc, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 162: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4003
# UVM_INFO fifo_monitor.sv(42) @ 162: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4003
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 164: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8424
# UVM_INFO fifo_monitor.sv(42) @ 164: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8424
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 166: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=37c1
# UVM_INFO fifo_monitor.sv(42) @ 166: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=37c1
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 168: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=ed52
# UVM_INFO fifo_monitor.sv(42) @ 168: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=ed52
# 
#                                 data_out=fbb9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 170: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=c46a
# UVM_INFO fifo_monitor.sv(42) @ 170: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=c46a
# 
#                                 data_out=fbb9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 172: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5ac9
# UVM_INFO fifo_monitor.sv(42) @ 172: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5ac9
# 
#                                 data_out=fbb9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 174: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=809d
# UVM_INFO fifo_monitor.sv(42) @ 174: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=809d
# 
#                                 data_out=6f4e, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 176: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2e0
# UVM_INFO fifo_monitor.sv(42) @ 176: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2e0
# 
#                                 data_out=6f4e, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 178: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=8a34
# UVM_INFO fifo_monitor.sv(42) @ 178: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=8a34
# 
#                                 data_out=a44d, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 180: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=906
# UVM_INFO fifo_monitor.sv(42) @ 180: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=906
# 
#                                 data_out=2a64, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 182: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=147f
# UVM_INFO fifo_monitor.sv(42) @ 182: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=147f
# 
#                                 data_out=2a64, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 184: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f013
# UVM_INFO fifo_monitor.sv(42) @ 184: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f013
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 186: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7696
# UVM_INFO fifo_monitor.sv(42) @ 186: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7696
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 188: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a830
# UVM_INFO fifo_monitor.sv(42) @ 188: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a830
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 190: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=b10e
# UVM_INFO fifo_monitor.sv(42) @ 190: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=b10e
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 192: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8d8f
# UVM_INFO fifo_monitor.sv(42) @ 192: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8d8f
# 
#                                 data_out=1c34, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 194: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ab06
# UVM_INFO fifo_monitor.sv(42) @ 194: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ab06
# 
#                                 data_out=1c34, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 196: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bd44
# UVM_INFO fifo_monitor.sv(42) @ 196: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bd44
# 
#                                 data_out=1c34, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 198: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=cf3c
# UVM_INFO fifo_monitor.sv(42) @ 198: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=cf3c
# 
#                                 data_out=e415, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 200: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=bd45
# UVM_INFO fifo_monitor.sv(42) @ 200: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=bd45
# 
#                                 data_out=e415, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 202: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2897
# UVM_INFO fifo_monitor.sv(42) @ 202: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2897
# 
#                                 data_out=5728, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 204: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=7484
# UVM_INFO fifo_monitor.sv(42) @ 204: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=7484
# 
#                                 data_out=4003, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 206: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=cdd9
# UVM_INFO fifo_monitor.sv(42) @ 206: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=cdd9
# 
#                                 data_out=5ac9, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 208: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=40f5
# UVM_INFO fifo_monitor.sv(42) @ 208: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=40f5
# 
#                                 data_out=5ac9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 210: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=f047
# UVM_INFO fifo_monitor.sv(42) @ 210: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=f047
# 
#                                 data_out=a2e0, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 212: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f100
# UVM_INFO fifo_monitor.sv(42) @ 212: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f100
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 214: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a376
# UVM_INFO fifo_monitor.sv(42) @ 214: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a376
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 216: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1e7
# UVM_INFO fifo_monitor.sv(42) @ 216: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1e7
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 218: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bbf9
# UVM_INFO fifo_monitor.sv(42) @ 218: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bbf9
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 220: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe4a
# UVM_INFO fifo_monitor.sv(42) @ 220: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe4a
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 222: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=873d
# UVM_INFO fifo_monitor.sv(42) @ 222: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=873d
# 
#                                 data_out=906, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 224: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e4ca
# UVM_INFO fifo_monitor.sv(42) @ 224: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e4ca
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 226: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b496
# UVM_INFO fifo_monitor.sv(42) @ 226: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b496
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 228: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=68c9
# UVM_INFO fifo_monitor.sv(42) @ 228: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=68c9
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 230: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=50a6
# UVM_INFO fifo_monitor.sv(42) @ 230: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=50a6
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 232: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=f9b2
# UVM_INFO fifo_monitor.sv(42) @ 232: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=f9b2
# 
#                                 data_out=f013, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 234: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=12db
# UVM_INFO fifo_monitor.sv(42) @ 234: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=12db
# 
#                                 data_out=ab06, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 236: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d44c
# UVM_INFO fifo_monitor.sv(42) @ 236: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d44c
# 
#                                 data_out=ab06, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 238: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dbe
# UVM_INFO fifo_monitor.sv(42) @ 238: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dbe
# 
#                                 data_out=ab06, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 240: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=9501
# UVM_INFO fifo_monitor.sv(42) @ 240: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=9501
# 
#                                 data_out=7484, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 242: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3bc
# UVM_INFO fifo_monitor.sv(42) @ 242: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3bc
# 
#                                 data_out=cdd9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 244: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=80e5
# UVM_INFO fifo_monitor.sv(42) @ 244: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=80e5
# 
#                                 data_out=cdd9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 246: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ff2
# UVM_INFO fifo_monitor.sv(42) @ 246: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ff2
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 248: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d298
# UVM_INFO fifo_monitor.sv(42) @ 248: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d298
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 250: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=de7
# UVM_INFO fifo_monitor.sv(42) @ 250: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=de7
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 252: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2945
# UVM_INFO fifo_monitor.sv(42) @ 252: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2945
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 254: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f9b
# UVM_INFO fifo_monitor.sv(42) @ 254: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f9b
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 256: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=721
# UVM_INFO fifo_monitor.sv(42) @ 256: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=721
# 
#                                 data_out=40f5, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 258: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=94b4
# UVM_INFO fifo_monitor.sv(42) @ 258: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=94b4
# 
#                                 data_out=f047, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 260: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=aaa8
# UVM_INFO fifo_monitor.sv(42) @ 260: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=aaa8
# 
#                                 data_out=f100, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 262: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9970
# UVM_INFO fifo_monitor.sv(42) @ 262: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9970
# 
#                                 data_out=f100, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 264: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9b3
# UVM_INFO fifo_monitor.sv(42) @ 264: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9b3
# 
#                                 data_out=e4ca, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 266: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9476
# UVM_INFO fifo_monitor.sv(42) @ 266: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9476
# 
#                                 data_out=e4ca, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 268: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d0c3
# UVM_INFO fifo_monitor.sv(42) @ 268: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d0c3
# 
#                                 data_out=e4ca, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 270: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=d4e1
# UVM_INFO fifo_monitor.sv(42) @ 270: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=d4e1
# 
#                                 data_out=12db, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 272: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=31a0
# UVM_INFO fifo_monitor.sv(42) @ 272: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=31a0
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 274: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=adb
# UVM_INFO fifo_monitor.sv(42) @ 274: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=adb
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 276: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f239
# UVM_INFO fifo_monitor.sv(42) @ 276: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f239
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 278: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=580f
# UVM_INFO fifo_monitor.sv(42) @ 278: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=580f
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 280: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6612
# UVM_INFO fifo_monitor.sv(42) @ 280: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6612
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 282: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=70b8
# UVM_INFO fifo_monitor.sv(42) @ 282: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=70b8
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 284: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=6c63
# UVM_INFO fifo_monitor.sv(42) @ 284: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=6c63
# 
#                                 data_out=d44c, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 286: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7243
# UVM_INFO fifo_monitor.sv(42) @ 286: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7243
# 
#                                 data_out=d44c, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 288: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a3eb
# UVM_INFO fifo_monitor.sv(42) @ 288: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a3eb
# 
#                                 data_out=d44c, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 290: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=97d8
# UVM_INFO fifo_monitor.sv(42) @ 290: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=97d8
# 
#                                 data_out=a3bc, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 292: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=e059
# UVM_INFO fifo_monitor.sv(42) @ 292: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=e059
# 
#                                 data_out=1ff2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 294: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8b7e
# UVM_INFO fifo_monitor.sv(42) @ 294: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8b7e
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 296: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=de1
# UVM_INFO fifo_monitor.sv(42) @ 296: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=de1
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 298: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f5a0
# UVM_INFO fifo_monitor.sv(42) @ 298: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f5a0
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 300: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b3e7
# UVM_INFO fifo_monitor.sv(42) @ 300: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b3e7
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 302: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3e5
# UVM_INFO fifo_monitor.sv(42) @ 302: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3e5
# 
#                                 data_out=94b4, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 304: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a4c2
# UVM_INFO fifo_monitor.sv(42) @ 304: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a4c2
# 
#                                 data_out=94b4, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 306: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d16b
# UVM_INFO fifo_monitor.sv(42) @ 306: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d16b
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 308: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e19
# UVM_INFO fifo_monitor.sv(42) @ 308: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e19
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 310: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=b887
# UVM_INFO fifo_monitor.sv(42) @ 310: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=b887
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 312: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=dbc9
# UVM_INFO fifo_monitor.sv(42) @ 312: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=dbc9
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 314: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e58d
# UVM_INFO fifo_monitor.sv(42) @ 314: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e58d
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 316: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=dcc6
# UVM_INFO fifo_monitor.sv(42) @ 316: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=dcc6
# 
#                                 data_out=aaa8, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 318: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=ec0b
# UVM_INFO fifo_monitor.sv(42) @ 318: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=ec0b
# 
#                                 data_out=aaa8, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 320: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fd7
# UVM_INFO fifo_monitor.sv(42) @ 320: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fd7
# 
#                                 data_out=aaa8, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 322: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a8
# UVM_INFO fifo_monitor.sv(42) @ 322: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a8
# 
#                                 data_out=9970, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 324: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=a171
# UVM_INFO fifo_monitor.sv(42) @ 324: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=a171
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 326: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2a8a
# UVM_INFO fifo_monitor.sv(42) @ 326: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2a8a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 328: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=c9a6
# UVM_INFO fifo_monitor.sv(42) @ 328: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=c9a6
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 330: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ab75
# UVM_INFO fifo_monitor.sv(42) @ 330: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ab75
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 332: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=f2d8
# UVM_INFO fifo_monitor.sv(42) @ 332: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=f2d8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 334: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=51d9
# UVM_INFO fifo_monitor.sv(42) @ 334: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=51d9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 336: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=dfa7
# UVM_INFO fifo_monitor.sv(42) @ 336: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=dfa7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 338: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=3561
# UVM_INFO fifo_monitor.sv(42) @ 338: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=3561
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 340: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=78c4
# UVM_INFO fifo_monitor.sv(42) @ 340: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=78c4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 342: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=8fd1
# UVM_INFO fifo_monitor.sv(42) @ 342: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=8fd1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 344: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=402c
# UVM_INFO fifo_monitor.sv(42) @ 344: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=402c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 346: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=2554
# UVM_INFO fifo_monitor.sv(42) @ 346: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=2554
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 348: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=17a9
# UVM_INFO fifo_monitor.sv(42) @ 348: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=17a9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 350: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b362
# UVM_INFO fifo_monitor.sv(42) @ 350: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b362
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 352: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=fed1
# UVM_INFO fifo_monitor.sv(42) @ 352: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=fed1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 354: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=e1
# UVM_INFO fifo_monitor.sv(42) @ 354: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=e1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 356: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2fed
# UVM_INFO fifo_monitor.sv(42) @ 356: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2fed
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 358: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=feb5
# UVM_INFO fifo_monitor.sv(42) @ 358: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=feb5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 360: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c8a6
# UVM_INFO fifo_monitor.sv(42) @ 360: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c8a6
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 362: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca20
# UVM_INFO fifo_monitor.sv(42) @ 362: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca20
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 364: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=d2e5
# UVM_INFO fifo_monitor.sv(42) @ 364: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=d2e5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 366: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=7a28
# UVM_INFO fifo_monitor.sv(42) @ 366: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=7a28
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 368: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a649
# UVM_INFO fifo_monitor.sv(42) @ 368: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a649
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 370: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=97c
# UVM_INFO fifo_monitor.sv(42) @ 370: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=97c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 372: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=fc96
# UVM_INFO fifo_monitor.sv(42) @ 372: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=fc96
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 374: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=36e1
# UVM_INFO fifo_monitor.sv(42) @ 374: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=36e1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 376: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=f3cb
# UVM_INFO fifo_monitor.sv(42) @ 376: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=f3cb
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 378: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b215
# UVM_INFO fifo_monitor.sv(42) @ 378: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b215
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 380: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=fcdf
# UVM_INFO fifo_monitor.sv(42) @ 380: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=fcdf
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 382: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=1186
# UVM_INFO fifo_monitor.sv(42) @ 382: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=1186
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 384: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=c0b2
# UVM_INFO fifo_monitor.sv(42) @ 384: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=c0b2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 386: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=19fc
# UVM_INFO fifo_monitor.sv(42) @ 386: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=19fc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 388: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=e0d4
# UVM_INFO fifo_monitor.sv(42) @ 388: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=e0d4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 390: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad42
# UVM_INFO fifo_monitor.sv(42) @ 390: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad42
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 392: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=d42e
# UVM_INFO fifo_monitor.sv(42) @ 392: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=d42e
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 394: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=9026
# UVM_INFO fifo_monitor.sv(42) @ 394: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=9026
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 396: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f1f2
# UVM_INFO fifo_monitor.sv(42) @ 396: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f1f2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 398: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=194c
# UVM_INFO fifo_monitor.sv(42) @ 398: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=194c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 400: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=76ad
# UVM_INFO fifo_monitor.sv(42) @ 400: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=76ad
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 402: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c418
# UVM_INFO fifo_monitor.sv(42) @ 402: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c418
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 404: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=1c2a
# UVM_INFO fifo_monitor.sv(42) @ 404: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=1c2a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 406: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=5dc2
# UVM_INFO fifo_monitor.sv(42) @ 406: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=5dc2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 408: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=95d8
# UVM_INFO fifo_monitor.sv(42) @ 408: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=95d8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 410: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=9635
# UVM_INFO fifo_monitor.sv(42) @ 410: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=9635
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 412: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=fb5b
# UVM_INFO fifo_monitor.sv(42) @ 412: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=fb5b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 414: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=745f
# UVM_INFO fifo_monitor.sv(42) @ 414: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=745f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=1, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 416: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=eda5
# UVM_INFO fifo_monitor.sv(42) @ 416: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=eda5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 418: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=9639
# UVM_INFO fifo_monitor.sv(42) @ 418: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=9639
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 420: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=e65a
# UVM_INFO fifo_monitor.sv(42) @ 420: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=e65a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 422: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ae8b
# UVM_INFO fifo_monitor.sv(42) @ 422: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ae8b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 424: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=98a
# UVM_INFO fifo_monitor.sv(42) @ 424: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=98a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 426: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c3f9
# UVM_INFO fifo_monitor.sv(42) @ 426: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c3f9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 428: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2a
# UVM_INFO fifo_monitor.sv(42) @ 428: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 430: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=92e4
# UVM_INFO fifo_monitor.sv(42) @ 430: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=92e4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 432: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=f7ee
# UVM_INFO fifo_monitor.sv(42) @ 432: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=f7ee
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 434: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c52a
# UVM_INFO fifo_monitor.sv(42) @ 434: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c52a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 436: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=fea9
# UVM_INFO fifo_monitor.sv(42) @ 436: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=fea9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 438: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=2109
# UVM_INFO fifo_monitor.sv(42) @ 438: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=2109
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 440: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=79fc
# UVM_INFO fifo_monitor.sv(42) @ 440: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=79fc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 442: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=e5e0
# UVM_INFO fifo_monitor.sv(42) @ 442: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=e5e0
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 444: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=9716
# UVM_INFO fifo_monitor.sv(42) @ 444: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=9716
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 446: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b9f1
# UVM_INFO fifo_monitor.sv(42) @ 446: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b9f1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 448: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=f828
# UVM_INFO fifo_monitor.sv(42) @ 448: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=f828
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 450: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=48c7
# UVM_INFO fifo_monitor.sv(42) @ 450: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=48c7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 452: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5285
# UVM_INFO fifo_monitor.sv(42) @ 452: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5285
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 454: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=4061
# UVM_INFO fifo_monitor.sv(42) @ 454: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=4061
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 456: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=66a
# UVM_INFO fifo_monitor.sv(42) @ 456: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=66a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 458: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=dd80
# UVM_INFO fifo_monitor.sv(42) @ 458: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=dd80
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 460: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5ba4
# UVM_INFO fifo_monitor.sv(42) @ 460: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5ba4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 462: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=1631
# UVM_INFO fifo_monitor.sv(42) @ 462: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=1631
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 464: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=926a
# UVM_INFO fifo_monitor.sv(42) @ 464: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=926a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 466: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bcd9
# UVM_INFO fifo_monitor.sv(42) @ 466: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bcd9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 468: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad7
# UVM_INFO fifo_monitor.sv(42) @ 468: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 470: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=e0a2
# UVM_INFO fifo_monitor.sv(42) @ 470: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=e0a2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 472: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5bea
# UVM_INFO fifo_monitor.sv(42) @ 472: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5bea
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 474: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2190
# UVM_INFO fifo_monitor.sv(42) @ 474: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2190
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 476: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=39e4
# UVM_INFO fifo_monitor.sv(42) @ 476: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=39e4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 478: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=d56c
# UVM_INFO fifo_monitor.sv(42) @ 478: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=d56c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 480: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca62
# UVM_INFO fifo_monitor.sv(42) @ 480: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca62
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 482: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=54a8
# UVM_INFO fifo_monitor.sv(42) @ 482: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=54a8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 484: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=df6c
# UVM_INFO fifo_monitor.sv(42) @ 484: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=df6c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 486: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ad3f
# UVM_INFO fifo_monitor.sv(42) @ 486: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ad3f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 488: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=c6fa
# UVM_INFO fifo_monitor.sv(42) @ 488: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=c6fa
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 490: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2
# UVM_INFO fifo_monitor.sv(42) @ 490: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 492: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=9035
# UVM_INFO fifo_monitor.sv(42) @ 492: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=9035
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 494: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=cdfc
# UVM_INFO fifo_monitor.sv(42) @ 494: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=cdfc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 496: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=3938
# UVM_INFO fifo_monitor.sv(42) @ 496: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=3938
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 498: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=bb9f
# UVM_INFO fifo_monitor.sv(42) @ 498: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=bb9f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 500: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=877b
# UVM_INFO fifo_monitor.sv(42) @ 500: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=877b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 502: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=525a
# UVM_INFO fifo_monitor.sv(42) @ 502: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=525a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 504: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=cf17
# UVM_INFO fifo_monitor.sv(42) @ 504: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=cf17
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 506: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=3c2f
# UVM_INFO fifo_monitor.sv(42) @ 506: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=3c2f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 508: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=2fa3
# UVM_INFO fifo_monitor.sv(42) @ 508: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=2fa3
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 510: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=5fc9
# UVM_INFO fifo_monitor.sv(42) @ 510: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=5fc9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 512: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ce59
# UVM_INFO fifo_monitor.sv(42) @ 512: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ce59
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 514: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=3756
# UVM_INFO fifo_monitor.sv(42) @ 514: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=3756
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 516: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=401d
# UVM_INFO fifo_monitor.sv(42) @ 516: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=401d
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 518: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce0a
# UVM_INFO fifo_monitor.sv(42) @ 518: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce0a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO fifo_driver.sv(33) @ 520: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=9884
# UVM_INFO fifo_monitor.sv(42) @ 520: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=9884
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_driver.sv(33) @ 522: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ffc5
# UVM_INFO fifo_monitor.sv(42) @ 522: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ffc5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO fifo_test.sv(65) @ 522: uvm_test_top [TEST run_phase] Stimulus Generation write_read Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 522: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO fifo_scoreboard.sv(102) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Successful transactions: 261
# UVM_INFO fifo_scoreboard.sv(103) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Faild transactions: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  536
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRIVER run_phase]   261
# [MONITOR run_phase]   261
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD report_phase]     2
# [TEST run_phase]     8
# [TEST_DONE]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 522 ns  Iteration: 61  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Compile of FIFO.sv was successful.
# Compile of fifo_agent.sv was successful.
# Compile of fifo_config_obj.sv was successful.
# Compile of fifo_coverage.sv was successful.
# Compile of fifo_driver.sv was successful.
# Compile of fifo_env.sv was successful.
# Compile of fifo_IF.sv was successful.
# Compile of fifo_monitor.sv was successful.
# Compile of fifo_read_seq.sv was successful.
# Compile of fifo_reset_seq.sv was successful.
# Compile of fifo_scoreboard.sv was successful.
# Compile of fifo_seq_item.sv was successful with warnings.
# Compile of fifo_sequencer.sv was successful.
# Compile of fifo_sva.sv was successful.
# Compile of fifo_test.sv was successful.
# Compile of fifo_write_read_seq.sv was successful.
# Compile of fifo_write_seq.sv was successful.
# Compile of top.sv was successful with warnings.
# 18 compiles, 0 failed with no errors.
# ** Error: Acs sdne.
# $
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_IF(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.fifo_seq_item_pkg(fast)
# Loading work.fifo_write_read_seq_pkg(fast)
# Loading work.fifo_read_seq_pkg(fast)
# Loading work.fifo_write_seq_pkg(fast)
# Loading work.fifo_reset_seq_pkg(fast)
# Loading work.fifo_coverage_pkg(fast)
# Loading work.fifo_scoreboard_pkg(fast)
# Loading work.fifo_monitor_pkg(fast)
# Loading work.fifo_config_obj_pkg(fast)
# Loading work.fifo_driver_pkg(fast)
# Loading work.fifo_sequencer_pkg(fast)
# Loading work.fifo_agent_pkg(fast)
# Loading work.fifo_env_pkg(fast)
# Loading work.fifo_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.fifo_IF(fast__2)
# Loading work.FIFO(fast)
# Loading work.fifo_sva(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(47) @ 0: uvm_test_top [TEST run_phase] RESET is Asserted
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 2: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 2: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# 
#                                 data_out=x, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(50) @ 2: uvm_test_top [TEST run_phase] RESET is Deasserted
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(53) @ 2: uvm_test_top [TEST run_phase] Stimulus Generation write Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 4: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=eea6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 4: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=eea6
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 6: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c8f4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 6: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c8f4
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 8: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9800
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 8: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9800
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 10: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fc1a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 10: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fc1a
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 12: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d27d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 12: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d27d
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 14: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f326
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 14: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f326
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 16: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=92eb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 16: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=92eb
# 
#                                 data_out=x, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 18: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ebf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 18: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ebf
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 20: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2760
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 20: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2760
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 22: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb04
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 22: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb04
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(55) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation write Ended
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(58) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation read Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 24: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d2d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 24: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d2d
# 
#                                 data_out=eea6, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 26: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f386
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 26: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f386
# 
#                                 data_out=c8f4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 28: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5de8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 28: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5de8
# 
#                                 data_out=9800, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 30: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=6c3a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 30: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=6c3a
# 
#                                 data_out=fc1a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 32: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=582b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 32: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=582b
# 
#                                 data_out=d27d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 34: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9924
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 34: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9924
# 
#                                 data_out=f326, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 36: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=a502
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 36: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=a502
# 
#                                 data_out=92eb, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 38: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=c620
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 38: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=c620
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 40: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=be41
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 40: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=be41
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 42: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=1b6d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 42: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=1b6d
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(60) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation read Ended
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(63) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation write_read Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 44: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8314
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 44: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8314
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 46: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d393
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 46: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d393
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 48: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3af
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 48: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3af
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 50: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=23ca
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 50: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=23ca
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 52: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2f24
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 52: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2f24
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 54: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce96
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 54: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce96
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 56: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d39
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 56: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d39
# 
#                                 data_out=3ebf, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 58: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ecfc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 58: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ecfc
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 60: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2dd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 60: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2dd
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 62: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=643b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 62: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=643b
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 64: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=85ae
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 64: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=85ae
# 
#                                 data_out=8314, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 66: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d5d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 66: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d5d
# 
#                                 data_out=d393, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 68: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=4931
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 68: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=4931
# 
#                                 data_out=a3af, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 70: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=27f8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 70: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=27f8
# 
#                                 data_out=23ca, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 72: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=4550
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 72: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=4550
# 
#                                 data_out=2f24, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 74: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=330e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 74: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=330e
# 
#                                 data_out=ce96, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 76: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=24b3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 76: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=24b3
# 
#                                 data_out=d39, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 78: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9335
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 78: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9335
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 80: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8125
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 80: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8125
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 82: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2a1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 82: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2a1
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 84: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3ab
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 84: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3ab
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 86: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4edb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 86: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4edb
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 88: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d84
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 88: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d84
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 90: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b71f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 90: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b71f
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 92: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=806a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 92: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=806a
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 94: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=57c0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 94: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=57c0
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 96: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5d6a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 96: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5d6a
# 
#                                 data_out=ecfc, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 98: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=24b4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 98: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=24b4
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 100: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5955
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 100: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5955
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 102: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=aead
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 102: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=aead
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 104: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=d9b7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 104: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=d9b7
# 
#                                 data_out=a3ab, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 106: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=e3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 106: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=e3
# 
#                                 data_out=4edb, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 108: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=96ab
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 108: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=96ab
# 
#                                 data_out=4d84, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 110: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5c85
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 110: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5c85
# 
#                                 data_out=b71f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 112: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3361
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 112: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3361
# 
#                                 data_out=806a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 114: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=ba24
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 114: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=ba24
# 
#                                 data_out=57c0, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 116: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=75e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 116: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=75e7
# 
#                                 data_out=5d6a, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 118: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=917f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 118: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=917f
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 120: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=29bd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 120: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=29bd
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 122: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d40
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 122: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d40
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 124: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c560
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 124: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c560
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=1, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 126: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e02b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 126: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e02b
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 128: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d86d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 128: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d86d
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 130: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ac13
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 130: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ac13
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 132: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9075
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 132: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9075
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 134: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=abcc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 134: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=abcc
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 136: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=b6ef
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 136: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=b6ef
# 
#                                 data_out=c560, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 138: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=fbb9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 138: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=fbb9
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 140: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6f4e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 140: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6f4e
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 142: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a44d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 142: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a44d
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 144: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=2a64
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 144: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=2a64
# 
#                                 data_out=ac13, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 146: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfa3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 146: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfa3
# 
#                                 data_out=ac13, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 148: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d4b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 148: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d4b
# 
#                                 data_out=9075, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 150: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1c34
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 150: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1c34
# 
#                                 data_out=9075, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 152: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e415
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 152: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e415
# 
#                                 data_out=9075, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 154: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5728
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 154: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5728
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 156: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3155
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 156: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3155
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 158: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=869
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 158: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=869
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 160: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=8255
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 160: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=8255
# 
#                                 data_out=abcc, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 162: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4003
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 162: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4003
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 164: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8424
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 164: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8424
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 166: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=37c1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 166: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=37c1
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 168: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=ed52
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 168: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=ed52
# 
#                                 data_out=fbb9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 170: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=c46a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 170: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=c46a
# 
#                                 data_out=fbb9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 172: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5ac9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 172: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5ac9
# 
#                                 data_out=fbb9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 174: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=809d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 174: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=809d
# 
#                                 data_out=6f4e, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 176: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2e0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 176: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2e0
# 
#                                 data_out=6f4e, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 178: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=8a34
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 178: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=8a34
# 
#                                 data_out=a44d, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 180: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=906
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 180: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=906
# 
#                                 data_out=2a64, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 182: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=147f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 182: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=147f
# 
#                                 data_out=2a64, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 184: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f013
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 184: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f013
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 186: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7696
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 186: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7696
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 188: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a830
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 188: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a830
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 190: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=b10e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 190: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=b10e
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 192: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8d8f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 192: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8d8f
# 
#                                 data_out=1c34, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 194: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ab06
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 194: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ab06
# 
#                                 data_out=1c34, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 196: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bd44
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 196: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bd44
# 
#                                 data_out=1c34, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 198: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=cf3c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 198: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=cf3c
# 
#                                 data_out=e415, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 200: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=bd45
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 200: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=bd45
# 
#                                 data_out=e415, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 202: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2897
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 202: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2897
# 
#                                 data_out=5728, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 204: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=7484
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 204: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=7484
# 
#                                 data_out=4003, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 206: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=cdd9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 206: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=cdd9
# 
#                                 data_out=5ac9, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 208: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=40f5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 208: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=40f5
# 
#                                 data_out=5ac9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 210: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=f047
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 210: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=f047
# 
#                                 data_out=a2e0, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 212: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f100
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 212: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f100
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 214: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a376
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 214: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a376
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 216: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 216: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1e7
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 218: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bbf9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 218: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bbf9
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 220: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe4a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 220: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe4a
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 222: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=873d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 222: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=873d
# 
#                                 data_out=906, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 224: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e4ca
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 224: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e4ca
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 226: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b496
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 226: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b496
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 228: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=68c9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 228: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=68c9
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 230: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=50a6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 230: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=50a6
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 232: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=f9b2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 232: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=f9b2
# 
#                                 data_out=f013, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 234: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=12db
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 234: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=12db
# 
#                                 data_out=ab06, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 236: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d44c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 236: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d44c
# 
#                                 data_out=ab06, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 238: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dbe
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 238: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dbe
# 
#                                 data_out=ab06, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 240: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=9501
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 240: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=9501
# 
#                                 data_out=7484, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 242: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3bc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 242: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3bc
# 
#                                 data_out=cdd9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 244: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=80e5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 244: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=80e5
# 
#                                 data_out=cdd9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 246: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ff2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 246: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ff2
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 248: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d298
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 248: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d298
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 250: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=de7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 250: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=de7
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 252: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2945
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 252: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2945
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 254: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f9b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 254: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f9b
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 256: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=721
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 256: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=721
# 
#                                 data_out=40f5, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 258: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=94b4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 258: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=94b4
# 
#                                 data_out=f047, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 260: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=aaa8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 260: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=aaa8
# 
#                                 data_out=f100, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 262: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9970
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 262: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9970
# 
#                                 data_out=f100, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 264: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9b3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 264: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9b3
# 
#                                 data_out=e4ca, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 266: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9476
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 266: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9476
# 
#                                 data_out=e4ca, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 268: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d0c3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 268: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d0c3
# 
#                                 data_out=e4ca, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 270: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=d4e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 270: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=d4e1
# 
#                                 data_out=12db, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 272: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=31a0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 272: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=31a0
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 274: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=adb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 274: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=adb
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 276: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f239
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 276: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f239
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 278: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=580f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 278: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=580f
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 280: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6612
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 280: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6612
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 282: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=70b8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 282: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=70b8
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 284: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=6c63
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 284: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=6c63
# 
#                                 data_out=d44c, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 286: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7243
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 286: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7243
# 
#                                 data_out=d44c, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 288: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a3eb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 288: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a3eb
# 
#                                 data_out=d44c, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 290: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=97d8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 290: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=97d8
# 
#                                 data_out=a3bc, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 292: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=e059
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 292: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=e059
# 
#                                 data_out=1ff2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 294: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8b7e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 294: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8b7e
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 296: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=de1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 296: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=de1
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 298: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f5a0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 298: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f5a0
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 300: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b3e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 300: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b3e7
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 302: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3e5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 302: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3e5
# 
#                                 data_out=94b4, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 304: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a4c2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 304: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a4c2
# 
#                                 data_out=94b4, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 306: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d16b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 306: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d16b
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 308: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e19
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 308: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e19
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 310: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=b887
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 310: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=b887
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 312: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=dbc9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 312: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=dbc9
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 314: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e58d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 314: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e58d
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 316: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=dcc6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 316: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=dcc6
# 
#                                 data_out=aaa8, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 318: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=ec0b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 318: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=ec0b
# 
#                                 data_out=aaa8, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 320: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fd7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 320: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fd7
# 
#                                 data_out=aaa8, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 322: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 322: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a8
# 
#                                 data_out=9970, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 324: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=a171
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 324: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=a171
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 326: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2a8a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 326: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2a8a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 328: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=c9a6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 328: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=c9a6
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 330: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ab75
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 330: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ab75
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 332: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=f2d8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 332: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=f2d8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 334: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=51d9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 334: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=51d9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 336: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=dfa7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 336: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=dfa7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 338: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=3561
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 338: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=3561
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 340: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=78c4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 340: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=78c4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 342: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=8fd1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 342: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=8fd1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 344: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=402c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 344: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=402c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 346: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=2554
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 346: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=2554
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 348: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=17a9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 348: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=17a9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 350: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b362
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 350: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b362
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 352: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=fed1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 352: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=fed1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 354: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 354: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=e1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 356: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2fed
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 356: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2fed
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 358: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=feb5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 358: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=feb5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 360: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c8a6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 360: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c8a6
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 362: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca20
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 362: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca20
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 364: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=d2e5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 364: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=d2e5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 366: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=7a28
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 366: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=7a28
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 368: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a649
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 368: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a649
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 370: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=97c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 370: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=97c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 372: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=fc96
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 372: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=fc96
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 374: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=36e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 374: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=36e1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 376: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=f3cb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 376: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=f3cb
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 378: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b215
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 378: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b215
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 380: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=fcdf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 380: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=fcdf
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 382: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=1186
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 382: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=1186
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 384: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=c0b2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 384: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=c0b2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 386: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=19fc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 386: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=19fc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 388: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=e0d4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 388: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=e0d4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 390: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad42
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 390: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad42
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 392: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=d42e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 392: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=d42e
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 394: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=9026
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 394: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=9026
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 396: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f1f2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 396: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f1f2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 398: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=194c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 398: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=194c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 400: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=76ad
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 400: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=76ad
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 402: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c418
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 402: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c418
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 404: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=1c2a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 404: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=1c2a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 406: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=5dc2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 406: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=5dc2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 408: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=95d8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 408: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=95d8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 410: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=9635
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 410: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=9635
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 412: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=fb5b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 412: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=fb5b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 414: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=745f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 414: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=745f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=1, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 416: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=eda5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 416: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=eda5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 418: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=9639
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 418: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=9639
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 420: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=e65a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 420: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=e65a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 422: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ae8b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 422: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ae8b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 424: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=98a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 424: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=98a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 426: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c3f9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 426: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c3f9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 428: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 428: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 430: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=92e4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 430: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=92e4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 432: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=f7ee
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 432: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=f7ee
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 434: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c52a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 434: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c52a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 436: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=fea9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 436: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=fea9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 438: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=2109
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 438: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=2109
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 440: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=79fc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 440: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=79fc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 442: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=e5e0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 442: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=e5e0
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 444: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=9716
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 444: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=9716
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 446: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b9f1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 446: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b9f1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 448: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=f828
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 448: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=f828
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 450: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=48c7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 450: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=48c7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 452: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5285
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 452: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5285
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 454: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=4061
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 454: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=4061
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 456: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=66a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 456: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=66a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 458: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=dd80
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 458: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=dd80
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 460: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5ba4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 460: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5ba4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 462: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=1631
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 462: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=1631
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 464: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=926a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 464: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=926a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 466: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bcd9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 466: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bcd9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 468: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 468: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 470: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=e0a2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 470: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=e0a2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 472: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5bea
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 472: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5bea
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 474: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2190
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 474: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2190
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 476: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=39e4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 476: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=39e4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 478: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=d56c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 478: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=d56c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 480: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca62
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 480: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca62
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 482: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=54a8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 482: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=54a8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 484: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=df6c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 484: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=df6c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 486: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ad3f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 486: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ad3f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 488: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=c6fa
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 488: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=c6fa
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 490: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 490: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 492: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=9035
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 492: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=9035
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 494: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=cdfc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 494: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=cdfc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 496: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=3938
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 496: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=3938
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 498: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=bb9f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 498: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=bb9f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 500: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=877b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 500: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=877b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 502: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=525a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 502: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=525a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 504: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=cf17
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 504: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=cf17
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 506: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=3c2f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 506: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=3c2f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 508: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=2fa3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 508: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=2fa3
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 510: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=5fc9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 510: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=5fc9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 512: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ce59
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 512: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ce59
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 514: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=3756
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 514: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=3756
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 516: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=401d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 516: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=401d
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 518: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce0a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 518: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce0a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 520: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=9884
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 520: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=9884
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 522: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ffc5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 522: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ffc5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(65) @ 522: uvm_test_top [TEST run_phase] Stimulus Generation write_read Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 522: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_scoreboard.sv(102) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Successful transactions: 261
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_scoreboard.sv(103) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Faild transactions: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  536
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRIVER run_phase]   261
# [MONITOR run_phase]   261
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD report_phase]     2
# [TEST run_phase]     8
# [TEST_DONE]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 522 ns  Iteration: 61  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Compile of fifo_IF.sv was successful.
# Compile of fifo_seq_item.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_IF(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.fifo_seq_item_pkg(fast)
# Loading work.fifo_write_read_seq_pkg(fast)
# Loading work.fifo_read_seq_pkg(fast)
# Loading work.fifo_write_seq_pkg(fast)
# Loading work.fifo_reset_seq_pkg(fast)
# Loading work.fifo_coverage_pkg(fast)
# Loading work.fifo_scoreboard_pkg(fast)
# Loading work.fifo_monitor_pkg(fast)
# Loading work.fifo_config_obj_pkg(fast)
# Loading work.fifo_driver_pkg(fast)
# Loading work.fifo_sequencer_pkg(fast)
# Loading work.fifo_agent_pkg(fast)
# Loading work.fifo_env_pkg(fast)
# Loading work.fifo_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.fifo_IF(fast__2)
# Loading work.FIFO(fast)
# Loading work.fifo_sva(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(47) @ 0: uvm_test_top [TEST run_phase] RESET is Asserted
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# ** Error: Assertion error.
#    Time: 0 ns  Scope: top.DUT.sva.assert_reset File: C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_sva.sv Line: 9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 2: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 2: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# 
#                                 data_out=x, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(50) @ 2: uvm_test_top [TEST run_phase] RESET is Deasserted
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(53) @ 2: uvm_test_top [TEST run_phase] Stimulus Generation write Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 4: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=eea6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 4: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=eea6
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 6: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c8f4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 6: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c8f4
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 8: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9800
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 8: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9800
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 10: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fc1a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 10: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fc1a
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 12: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d27d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 12: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d27d
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 14: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f326
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 14: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f326
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 16: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=92eb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 16: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=92eb
# 
#                                 data_out=x, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 18: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ebf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 18: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ebf
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 20: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2760
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 20: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2760
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 22: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb04
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 22: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb04
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(55) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation write Ended
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(58) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation read Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 24: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d2d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 24: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d2d
# 
#                                 data_out=eea6, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 26: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f386
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 26: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f386
# 
#                                 data_out=c8f4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 28: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5de8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 28: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5de8
# 
#                                 data_out=9800, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 30: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=6c3a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 30: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=6c3a
# 
#                                 data_out=fc1a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 32: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=582b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 32: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=582b
# 
#                                 data_out=d27d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 34: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9924
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 34: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9924
# 
#                                 data_out=f326, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 36: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=a502
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 36: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=a502
# 
#                                 data_out=92eb, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 38: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=c620
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 38: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=c620
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 40: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=be41
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 40: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=be41
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 42: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=1b6d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 42: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=1b6d
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(60) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation read Ended
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(63) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation write_read Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 44: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8314
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 44: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8314
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 46: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d393
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 46: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d393
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 48: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3af
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 48: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3af
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 50: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=23ca
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 50: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=23ca
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 52: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2f24
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 52: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2f24
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 54: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce96
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 54: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce96
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 56: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d39
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 56: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d39
# 
#                                 data_out=3ebf, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 58: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ecfc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 58: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ecfc
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 60: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2dd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 60: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2dd
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 62: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=643b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 62: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=643b
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 64: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=85ae
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 64: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=85ae
# 
#                                 data_out=8314, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 66: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d5d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 66: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d5d
# 
#                                 data_out=d393, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 68: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=4931
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 68: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=4931
# 
#                                 data_out=a3af, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 70: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=27f8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 70: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=27f8
# 
#                                 data_out=23ca, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 72: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=4550
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 72: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=4550
# 
#                                 data_out=2f24, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 74: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=330e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 74: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=330e
# 
#                                 data_out=ce96, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 76: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=24b3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 76: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=24b3
# 
#                                 data_out=d39, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 78: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9335
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 78: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9335
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 80: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8125
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 80: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8125
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 82: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2a1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 82: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2a1
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 84: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3ab
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 84: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3ab
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 86: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4edb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 86: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4edb
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 88: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d84
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 88: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d84
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 90: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b71f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 90: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b71f
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 92: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=806a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 92: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=806a
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 94: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=57c0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 94: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=57c0
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 96: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5d6a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 96: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5d6a
# 
#                                 data_out=ecfc, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 98: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=24b4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 98: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=24b4
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 100: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5955
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 100: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5955
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 102: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=aead
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 102: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=aead
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 104: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=d9b7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 104: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=d9b7
# 
#                                 data_out=a3ab, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 106: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=e3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 106: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=e3
# 
#                                 data_out=4edb, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 108: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=96ab
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 108: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=96ab
# 
#                                 data_out=4d84, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 110: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5c85
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 110: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5c85
# 
#                                 data_out=b71f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 112: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3361
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 112: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3361
# 
#                                 data_out=806a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 114: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=ba24
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 114: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=ba24
# 
#                                 data_out=57c0, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 116: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=75e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 116: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=75e7
# 
#                                 data_out=5d6a, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 118: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=917f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 118: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=917f
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 120: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=29bd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 120: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=29bd
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 122: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d40
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 122: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d40
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 124: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c560
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 124: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c560
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=1, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 126: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e02b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 126: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e02b
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 128: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d86d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 128: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d86d
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 130: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ac13
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 130: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ac13
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 132: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9075
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 132: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9075
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 134: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=abcc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 134: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=abcc
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 136: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=b6ef
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 136: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=b6ef
# 
#                                 data_out=c560, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 138: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=fbb9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 138: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=fbb9
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 140: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6f4e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 140: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6f4e
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 142: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a44d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 142: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a44d
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 144: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=2a64
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 144: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=2a64
# 
#                                 data_out=ac13, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 146: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfa3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 146: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfa3
# 
#                                 data_out=ac13, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 148: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d4b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 148: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d4b
# 
#                                 data_out=9075, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 150: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1c34
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 150: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1c34
# 
#                                 data_out=9075, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 152: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e415
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 152: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e415
# 
#                                 data_out=9075, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 154: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5728
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 154: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5728
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 156: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3155
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 156: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3155
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 158: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=869
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 158: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=869
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 160: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=8255
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 160: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=8255
# 
#                                 data_out=abcc, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 162: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4003
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 162: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4003
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 164: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8424
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 164: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8424
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 166: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=37c1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 166: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=37c1
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 168: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=ed52
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 168: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=ed52
# 
#                                 data_out=fbb9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 170: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=c46a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 170: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=c46a
# 
#                                 data_out=fbb9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 172: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5ac9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 172: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5ac9
# 
#                                 data_out=fbb9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 174: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=809d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 174: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=809d
# 
#                                 data_out=6f4e, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 176: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2e0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 176: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2e0
# 
#                                 data_out=6f4e, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 178: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=8a34
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 178: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=8a34
# 
#                                 data_out=a44d, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 180: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=906
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 180: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=906
# 
#                                 data_out=2a64, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 182: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=147f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 182: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=147f
# 
#                                 data_out=2a64, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 184: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f013
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 184: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f013
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 186: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7696
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 186: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7696
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 188: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a830
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 188: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a830
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 190: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=b10e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 190: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=b10e
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 192: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8d8f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 192: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8d8f
# 
#                                 data_out=1c34, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 194: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ab06
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 194: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ab06
# 
#                                 data_out=1c34, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 196: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bd44
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 196: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bd44
# 
#                                 data_out=1c34, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 198: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=cf3c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 198: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=cf3c
# 
#                                 data_out=e415, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 200: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=bd45
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 200: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=bd45
# 
#                                 data_out=e415, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 202: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2897
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 202: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2897
# 
#                                 data_out=5728, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 204: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=7484
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 204: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=7484
# 
#                                 data_out=4003, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 206: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=cdd9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 206: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=cdd9
# 
#                                 data_out=5ac9, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 208: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=40f5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 208: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=40f5
# 
#                                 data_out=5ac9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 210: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=f047
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 210: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=f047
# 
#                                 data_out=a2e0, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 212: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f100
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 212: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f100
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 214: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a376
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 214: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a376
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 216: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 216: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1e7
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 218: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bbf9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 218: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bbf9
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 220: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe4a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 220: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe4a
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 222: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=873d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 222: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=873d
# 
#                                 data_out=906, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 224: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e4ca
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 224: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e4ca
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 226: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b496
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 226: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b496
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 228: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=68c9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 228: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=68c9
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 230: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=50a6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 230: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=50a6
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 232: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=f9b2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 232: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=f9b2
# 
#                                 data_out=f013, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 234: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=12db
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 234: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=12db
# 
#                                 data_out=ab06, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 236: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d44c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 236: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d44c
# 
#                                 data_out=ab06, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 238: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dbe
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 238: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dbe
# 
#                                 data_out=ab06, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 240: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=9501
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 240: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=9501
# 
#                                 data_out=7484, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 242: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3bc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 242: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3bc
# 
#                                 data_out=cdd9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 244: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=80e5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 244: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=80e5
# 
#                                 data_out=cdd9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 246: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ff2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 246: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ff2
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 248: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d298
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 248: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d298
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 250: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=de7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 250: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=de7
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 252: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2945
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 252: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2945
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 254: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f9b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 254: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f9b
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 256: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=721
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 256: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=721
# 
#                                 data_out=40f5, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 258: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=94b4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 258: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=94b4
# 
#                                 data_out=f047, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 260: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=aaa8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 260: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=aaa8
# 
#                                 data_out=f100, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 262: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9970
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 262: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9970
# 
#                                 data_out=f100, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 264: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9b3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 264: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9b3
# 
#                                 data_out=e4ca, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 266: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9476
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 266: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9476
# 
#                                 data_out=e4ca, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 268: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d0c3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 268: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d0c3
# 
#                                 data_out=e4ca, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 270: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=d4e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 270: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=d4e1
# 
#                                 data_out=12db, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 272: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=31a0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 272: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=31a0
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 274: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=adb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 274: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=adb
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 276: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f239
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 276: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f239
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 278: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=580f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 278: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=580f
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 280: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6612
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 280: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6612
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 282: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=70b8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 282: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=70b8
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 284: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=6c63
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 284: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=6c63
# 
#                                 data_out=d44c, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 286: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7243
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 286: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7243
# 
#                                 data_out=d44c, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 288: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a3eb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 288: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a3eb
# 
#                                 data_out=d44c, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 290: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=97d8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 290: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=97d8
# 
#                                 data_out=a3bc, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 292: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=e059
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 292: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=e059
# 
#                                 data_out=1ff2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 294: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8b7e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 294: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8b7e
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 296: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=de1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 296: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=de1
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 298: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f5a0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 298: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f5a0
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 300: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b3e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 300: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b3e7
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 302: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3e5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 302: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3e5
# 
#                                 data_out=94b4, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 304: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a4c2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 304: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a4c2
# 
#                                 data_out=94b4, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 306: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d16b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 306: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d16b
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 308: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e19
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 308: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e19
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 310: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=b887
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 310: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=b887
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 312: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=dbc9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 312: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=dbc9
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 314: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e58d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 314: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e58d
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 316: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=dcc6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 316: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=dcc6
# 
#                                 data_out=aaa8, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 318: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=ec0b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 318: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=ec0b
# 
#                                 data_out=aaa8, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 320: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fd7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 320: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fd7
# 
#                                 data_out=aaa8, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 322: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 322: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a8
# 
#                                 data_out=9970, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 324: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=a171
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 324: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=a171
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 326: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2a8a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 326: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2a8a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 328: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=c9a6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 328: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=c9a6
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 330: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ab75
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 330: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ab75
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 332: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=f2d8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 332: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=f2d8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 334: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=51d9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 334: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=51d9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 336: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=dfa7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 336: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=dfa7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 338: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=3561
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 338: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=3561
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 340: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=78c4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 340: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=78c4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 342: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=8fd1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 342: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=8fd1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 344: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=402c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 344: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=402c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 346: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=2554
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 346: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=2554
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 348: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=17a9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 348: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=17a9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 350: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b362
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 350: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b362
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 352: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=fed1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 352: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=fed1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 354: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 354: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=e1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 356: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2fed
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 356: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2fed
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 358: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=feb5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 358: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=feb5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 360: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c8a6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 360: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c8a6
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 362: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca20
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 362: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca20
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 364: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=d2e5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 364: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=d2e5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 366: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=7a28
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 366: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=7a28
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 368: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a649
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 368: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a649
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 370: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=97c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 370: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=97c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 372: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=fc96
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 372: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=fc96
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 374: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=36e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 374: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=36e1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 376: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=f3cb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 376: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=f3cb
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 378: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b215
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 378: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b215
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 380: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=fcdf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 380: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=fcdf
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 382: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=1186
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 382: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=1186
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 384: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=c0b2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 384: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=c0b2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 386: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=19fc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 386: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=19fc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 388: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=e0d4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 388: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=e0d4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 390: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad42
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 390: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad42
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 392: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=d42e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 392: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=d42e
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 394: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=9026
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 394: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=9026
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 396: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f1f2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 396: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f1f2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 398: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=194c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 398: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=194c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 400: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=76ad
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 400: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=76ad
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 402: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c418
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 402: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c418
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 404: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=1c2a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 404: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=1c2a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 406: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=5dc2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 406: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=5dc2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 408: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=95d8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 408: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=95d8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 410: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=9635
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 410: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=9635
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 412: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=fb5b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 412: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=fb5b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 414: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=745f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 414: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=745f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=1, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 416: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=eda5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 416: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=eda5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 418: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=9639
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 418: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=9639
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 420: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=e65a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 420: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=e65a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 422: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ae8b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 422: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ae8b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 424: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=98a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 424: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=98a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 426: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c3f9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 426: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c3f9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 428: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 428: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 430: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=92e4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 430: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=92e4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 432: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=f7ee
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 432: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=f7ee
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 434: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c52a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 434: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c52a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 436: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=fea9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 436: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=fea9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 438: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=2109
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 438: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=2109
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 440: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=79fc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 440: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=79fc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 442: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=e5e0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 442: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=e5e0
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 444: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=9716
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 444: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=9716
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 446: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b9f1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 446: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b9f1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 448: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=f828
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 448: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=f828
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 450: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=48c7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 450: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=48c7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 452: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5285
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 452: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5285
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 454: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=4061
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 454: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=4061
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 456: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=66a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 456: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=66a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 458: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=dd80
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 458: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=dd80
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 460: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5ba4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 460: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5ba4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 462: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=1631
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 462: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=1631
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 464: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=926a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 464: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=926a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 466: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bcd9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 466: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bcd9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 468: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 468: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 470: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=e0a2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 470: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=e0a2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 472: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5bea
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 472: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5bea
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 474: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2190
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 474: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2190
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 476: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=39e4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 476: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=39e4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 478: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=d56c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 478: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=d56c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 480: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca62
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 480: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca62
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 482: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=54a8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 482: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=54a8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 484: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=df6c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 484: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=df6c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 486: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ad3f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 486: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ad3f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 488: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=c6fa
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 488: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=c6fa
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 490: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 490: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 492: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=9035
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 492: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=9035
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 494: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=cdfc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 494: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=cdfc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 496: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=3938
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 496: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=3938
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 498: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=bb9f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 498: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=bb9f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 500: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=877b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 500: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=877b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 502: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=525a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 502: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=525a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 504: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=cf17
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 504: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=cf17
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 506: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=3c2f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 506: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=3c2f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 508: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=2fa3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 508: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=2fa3
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 510: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=5fc9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 510: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=5fc9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 512: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ce59
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 512: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ce59
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 514: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=3756
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 514: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=3756
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 516: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=401d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 516: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=401d
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 518: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce0a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 518: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce0a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 520: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=9884
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 520: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=9884
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 522: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ffc5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 522: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ffc5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(65) @ 522: uvm_test_top [TEST run_phase] Stimulus Generation write_read Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 522: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_scoreboard.sv(102) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Successful transactions: 261
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_scoreboard.sv(103) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Faild transactions: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  536
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRIVER run_phase]   261
# [MONITOR run_phase]   261
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD report_phase]     2
# [TEST run_phase]     8
# [TEST_DONE]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 522 ns  Iteration: 61  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Compile of FIFO.sv was successful.
# Compile of fifo_agent.sv failed with 2 errors.
# Compile of fifo_config_obj.sv was successful.
# Compile of fifo_coverage.sv was successful.
# Compile of fifo_driver.sv was successful.
# Compile of fifo_env.sv was successful.
# Compile of fifo_IF.sv was successful.
# Compile of fifo_monitor.sv was successful.
# Compile of fifo_read_seq.sv was successful.
# Compile of fifo_reset_seq.sv was successful.
# Compile of fifo_scoreboard.sv was successful.
# Compile of fifo_seq_item.sv was successful with warnings.
# Compile of fifo_sequencer.sv was successful.
# Compile of fifo_sva.sv was successful.
# Compile of fifo_test.sv failed with 2 errors.
# Compile of fifo_write_read_seq.sv was successful.
# Compile of fifo_write_seq.sv was successful.
# Compile of top.sv was successful.
# 18 compiles, 2 failed with 4 errors.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# Compile of FIFO.sv was successful.
# Compile of fifo_agent.sv was successful.
# Compile of fifo_config_obj.sv was successful.
# Compile of fifo_coverage.sv was successful.
# Compile of fifo_driver.sv was successful.
# Compile of fifo_env.sv was successful.
# Compile of fifo_IF.sv was successful.
# Compile of fifo_monitor.sv was successful.
# Compile of fifo_read_seq.sv was successful.
# Compile of fifo_reset_seq.sv was successful.
# Compile of fifo_scoreboard.sv was successful.
# Compile of fifo_seq_item.sv was successful with warnings.
# Compile of fifo_sequencer.sv was successful.
# Compile of fifo_sva.sv was successful.
# Compile of fifo_test.sv failed with 2 errors.
# Compile of fifo_write_read_seq.sv was successful.
# Compile of fifo_write_seq.sv was successful.
# Compile of top.sv was successful.
# 18 compiles, 1 failed with 2 errors.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# Compile of FIFO.sv was successful.
# Compile of fifo_agent.sv was successful.
# Compile of fifo_config_obj.sv was successful.
# Compile of fifo_coverage.sv was successful.
# Compile of fifo_driver.sv was successful.
# Compile of fifo_env.sv was successful.
# Compile of fifo_IF.sv was successful.
# Compile of fifo_monitor.sv was successful.
# Compile of fifo_read_seq.sv was successful.
# Compile of fifo_reset_seq.sv was successful.
# Compile of fifo_scoreboard.sv was successful.
# Compile of fifo_seq_item.sv was successful with warnings.
# Compile of fifo_sequencer.sv was successful.
# Compile of fifo_sva.sv was successful.
# Compile of fifo_test.sv failed with 1 errors.
# Compile of fifo_write_read_seq.sv was successful.
# Compile of fifo_write_seq.sv was successful.
# Compile of top.sv was successful.
# 18 compiles, 1 failed with 1 error.
# ** Error: Acs sdne.
# $
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# $
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# Compile of FIFO.sv was successful.
# Compile of fifo_agent.sv was successful.
# Compile of fifo_config_obj.sv was successful.
# Compile of fifo_coverage.sv was successful.
# Compile of fifo_driver.sv was successful.
# Compile of fifo_env.sv was successful.
# Compile of fifo_IF.sv was successful.
# Compile of fifo_monitor.sv was successful.
# Compile of fifo_read_seq.sv was successful.
# Compile of fifo_reset_seq.sv was successful.
# Compile of fifo_scoreboard.sv was successful.
# Compile of fifo_seq_item.sv was successful with warnings.
# Compile of fifo_sequencer.sv was successful.
# Compile of fifo_sva.sv was successful.
# Compile of fifo_test.sv was successful.
# Compile of fifo_write_read_seq.sv was successful.
# Compile of fifo_write_seq.sv was successful.
# Compile of top.sv was successful.
# 18 compiles, 0 failed with no errors.
# ** Error: Acs sdne.
# $
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# $
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_IF(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.fifo_seq_item_pkg(fast)
# Loading work.fifo_write_read_seq_pkg(fast)
# Loading work.fifo_read_seq_pkg(fast)
# Loading work.fifo_write_seq_pkg(fast)
# Loading work.fifo_reset_seq_pkg(fast)
# Loading work.fifo_coverage_pkg(fast)
# Loading work.fifo_scoreboard_pkg(fast)
# Loading work.fifo_monitor_pkg(fast)
# Loading work.fifo_config_obj_pkg(fast)
# Loading work.fifo_driver_pkg(fast)
# Loading work.fifo_sequencer_pkg(fast)
# Loading work.fifo_agent_pkg(fast)
# Loading work.fifo_env_pkg(fast)
# Loading work.fifo_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.fifo_IF(fast__2)
# Loading work.FIFO(fast)
# Loading work.fifo_sva(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
# UVM_FATAL @ 0: driver [ILLCRT] It is illegal to create a component ('driver' under 'uvm_test_top.env.agent') after the build phase has ended.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [ILLCRT]     1
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ns  Iteration: 15  Region: /uvm_pkg::uvm_phase::m_run_phases
# 1
# Break in Function uvm_pkg/uvm_report_object::die at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
# Compile of FIFO.sv was successful.
# Compile of fifo_agent.sv was successful.
# Compile of fifo_config_obj.sv was successful.
# Compile of fifo_coverage.sv was successful.
# Compile of fifo_driver.sv was successful.
# Compile of fifo_env.sv was successful.
# Compile of fifo_IF.sv was successful.
# Compile of fifo_monitor.sv was successful.
# Compile of fifo_read_seq.sv was successful.
# Compile of fifo_reset_seq.sv was successful.
# Compile of fifo_scoreboard.sv was successful.
# Compile of fifo_seq_item.sv was successful with warnings.
# Compile of fifo_sequencer.sv was successful.
# Compile of fifo_sva.sv was successful.
# Compile of fifo_test.sv was successful.
# Compile of fifo_write_read_seq.sv was successful.
# Compile of fifo_write_seq.sv was successful.
# Compile of top.sv was successful.
# 18 compiles, 0 failed with no errors.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# $
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_IF(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.fifo_seq_item_pkg(fast)
# Loading work.fifo_write_read_seq_pkg(fast)
# Loading work.fifo_read_seq_pkg(fast)
# Loading work.fifo_write_seq_pkg(fast)
# Loading work.fifo_reset_seq_pkg(fast)
# Loading work.fifo_coverage_pkg(fast)
# Loading work.fifo_scoreboard_pkg(fast)
# Loading work.fifo_monitor_pkg(fast)
# Loading work.fifo_config_obj_pkg(fast)
# Loading work.fifo_driver_pkg(fast)
# Loading work.fifo_sequencer_pkg(fast)
# Loading work.fifo_agent_pkg(fast)
# Loading work.fifo_env_pkg(fast)
# Loading work.fifo_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.fifo_IF(fast__2)
# Loading work.FIFO(fast)
# Loading work.fifo_sva(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(49) @ 0: uvm_test_top [TEST run_phase] RESET is Asserted
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 0 ns  Iteration: 60  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_4f9861a5 File: C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh
# Fatal error in Task fifo_driver_pkg/fifo_driver::run_phase at C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv line 25
# 
# HDL call sequence:
# Stopped at C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv 25 Task fifo_driver_pkg/fifo_driver::run_phase
# called from  C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
# Compile of FIFO.sv was successful.
# Compile of fifo_agent.sv was successful.
# Compile of fifo_config_obj.sv was successful.
# Compile of fifo_coverage.sv was successful.
# Compile of fifo_driver.sv was successful.
# Compile of fifo_env.sv was successful.
# Compile of fifo_IF.sv was successful.
# Compile of fifo_monitor.sv was successful.
# Compile of fifo_read_seq.sv was successful.
# Compile of fifo_reset_seq.sv was successful.
# Compile of fifo_scoreboard.sv was successful.
# Compile of fifo_seq_item.sv was successful with warnings.
# Compile of fifo_sequencer.sv was successful.
# Compile of fifo_sva.sv was successful.
# Compile of fifo_test.sv was successful.
# Compile of fifo_write_read_seq.sv was successful.
# Compile of fifo_write_seq.sv was successful.
# Compile of top.sv was successful.
# 18 compiles, 0 failed with no errors.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_IF(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.fifo_seq_item_pkg(fast)
# Loading work.fifo_write_read_seq_pkg(fast)
# Loading work.fifo_read_seq_pkg(fast)
# Loading work.fifo_write_seq_pkg(fast)
# Loading work.fifo_reset_seq_pkg(fast)
# Loading work.fifo_coverage_pkg(fast)
# Loading work.fifo_scoreboard_pkg(fast)
# Loading work.fifo_monitor_pkg(fast)
# Loading work.fifo_config_obj_pkg(fast)
# Loading work.fifo_driver_pkg(fast)
# Loading work.fifo_sequencer_pkg(fast)
# Loading work.fifo_agent_pkg(fast)
# Loading work.fifo_env_pkg(fast)
# Loading work.fifo_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.fifo_IF(fast__2)
# Loading work.FIFO(fast)
# Loading work.fifo_sva(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(49) @ 0: uvm_test_top [TEST run_phase] RESET is Asserted
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# ** Error: Assertion error.
#    Time: 0 ns  Scope: top.DUT.sva.assert_reset File: C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_sva.sv Line: 9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 2: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 2: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# 
#                                 data_out=x, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(52) @ 2: uvm_test_top [TEST run_phase] RESET is Deasserted
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(55) @ 2: uvm_test_top [TEST run_phase] Stimulus Generation write Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 4: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=eea6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 4: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=eea6
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 6: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c8f4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 6: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c8f4
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 8: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9800
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 8: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9800
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 10: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fc1a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 10: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fc1a
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 12: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d27d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 12: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d27d
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 14: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f326
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 14: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f326
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 16: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=92eb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 16: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=92eb
# 
#                                 data_out=x, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 18: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ebf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 18: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ebf
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 20: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2760
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 20: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2760
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 22: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb04
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 22: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb04
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(57) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation write Ended
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(60) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation read Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 24: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d2d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 24: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d2d
# 
#                                 data_out=eea6, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 26: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f386
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 26: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f386
# 
#                                 data_out=c8f4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 28: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5de8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 28: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5de8
# 
#                                 data_out=9800, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 30: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=6c3a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 30: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=6c3a
# 
#                                 data_out=fc1a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 32: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=582b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 32: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=582b
# 
#                                 data_out=d27d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 34: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9924
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 34: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9924
# 
#                                 data_out=f326, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 36: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=a502
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 36: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=a502
# 
#                                 data_out=92eb, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 38: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=c620
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 38: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=c620
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 40: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=be41
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 40: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=be41
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 42: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=1b6d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 42: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=1b6d
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(62) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation read Ended
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(65) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation write_read Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 44: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8314
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 44: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8314
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 46: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d393
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 46: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d393
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 48: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3af
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 48: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3af
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 50: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=23ca
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 50: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=23ca
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 52: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2f24
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 52: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2f24
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 54: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce96
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 54: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce96
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 56: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d39
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 56: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d39
# 
#                                 data_out=3ebf, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 58: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ecfc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 58: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ecfc
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 60: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2dd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 60: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2dd
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 62: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=643b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 62: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=643b
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 64: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=85ae
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 64: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=85ae
# 
#                                 data_out=8314, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 66: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d5d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 66: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d5d
# 
#                                 data_out=d393, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 68: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=4931
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 68: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=4931
# 
#                                 data_out=a3af, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 70: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=27f8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 70: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=27f8
# 
#                                 data_out=23ca, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 72: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=4550
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 72: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=4550
# 
#                                 data_out=2f24, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 74: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=330e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 74: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=330e
# 
#                                 data_out=ce96, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 76: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=24b3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 76: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=24b3
# 
#                                 data_out=d39, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 78: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9335
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 78: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9335
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 80: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8125
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 80: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8125
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 82: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2a1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 82: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2a1
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 84: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3ab
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 84: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3ab
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 86: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4edb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 86: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4edb
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 88: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d84
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 88: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d84
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 90: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b71f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 90: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b71f
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 92: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=806a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 92: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=806a
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 94: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=57c0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 94: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=57c0
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 96: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5d6a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 96: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5d6a
# 
#                                 data_out=ecfc, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 98: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=24b4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 98: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=24b4
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 100: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5955
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 100: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5955
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 102: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=aead
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 102: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=aead
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 104: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=d9b7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 104: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=d9b7
# 
#                                 data_out=a3ab, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 106: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=e3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 106: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=e3
# 
#                                 data_out=4edb, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 108: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=96ab
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 108: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=96ab
# 
#                                 data_out=4d84, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 110: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5c85
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 110: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5c85
# 
#                                 data_out=b71f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 112: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3361
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 112: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3361
# 
#                                 data_out=806a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 114: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=ba24
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 114: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=ba24
# 
#                                 data_out=57c0, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 116: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=75e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 116: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=75e7
# 
#                                 data_out=5d6a, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 118: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=917f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 118: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=917f
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 120: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=29bd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 120: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=29bd
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 122: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d40
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 122: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d40
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 124: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c560
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 124: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c560
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=1, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 126: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e02b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 126: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e02b
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 128: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d86d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 128: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d86d
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 130: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ac13
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 130: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ac13
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 132: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9075
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 132: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9075
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 134: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=abcc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 134: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=abcc
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 136: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=b6ef
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 136: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=b6ef
# 
#                                 data_out=c560, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 138: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=fbb9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 138: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=fbb9
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 140: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6f4e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 140: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6f4e
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 142: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a44d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 142: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a44d
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 144: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=2a64
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 144: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=2a64
# 
#                                 data_out=ac13, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 146: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfa3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 146: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfa3
# 
#                                 data_out=ac13, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 148: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d4b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 148: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d4b
# 
#                                 data_out=9075, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 150: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1c34
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 150: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1c34
# 
#                                 data_out=9075, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 152: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e415
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 152: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e415
# 
#                                 data_out=9075, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 154: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5728
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 154: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5728
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 156: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3155
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 156: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3155
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 158: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=869
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 158: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=869
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 160: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=8255
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 160: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=8255
# 
#                                 data_out=abcc, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 162: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4003
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 162: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4003
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 164: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8424
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 164: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8424
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 166: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=37c1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 166: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=37c1
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 168: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=ed52
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 168: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=ed52
# 
#                                 data_out=fbb9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 170: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=c46a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 170: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=c46a
# 
#                                 data_out=fbb9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 172: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5ac9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 172: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5ac9
# 
#                                 data_out=fbb9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 174: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=809d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 174: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=809d
# 
#                                 data_out=6f4e, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 176: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2e0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 176: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2e0
# 
#                                 data_out=6f4e, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 178: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=8a34
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 178: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=8a34
# 
#                                 data_out=a44d, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 180: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=906
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 180: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=906
# 
#                                 data_out=2a64, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 182: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=147f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 182: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=147f
# 
#                                 data_out=2a64, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 184: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f013
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 184: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f013
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 186: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7696
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 186: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7696
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 188: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a830
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 188: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a830
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 190: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=b10e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 190: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=b10e
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 192: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8d8f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 192: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8d8f
# 
#                                 data_out=1c34, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 194: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ab06
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 194: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ab06
# 
#                                 data_out=1c34, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 196: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bd44
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 196: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bd44
# 
#                                 data_out=1c34, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 198: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=cf3c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 198: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=cf3c
# 
#                                 data_out=e415, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 200: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=bd45
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 200: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=bd45
# 
#                                 data_out=e415, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 202: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2897
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 202: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2897
# 
#                                 data_out=5728, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 204: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=7484
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 204: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=7484
# 
#                                 data_out=4003, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 206: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=cdd9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 206: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=cdd9
# 
#                                 data_out=5ac9, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 208: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=40f5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 208: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=40f5
# 
#                                 data_out=5ac9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 210: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=f047
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 210: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=f047
# 
#                                 data_out=a2e0, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 212: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f100
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 212: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f100
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 214: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a376
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 214: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a376
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 216: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 216: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1e7
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 218: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bbf9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 218: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bbf9
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 220: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe4a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 220: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe4a
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 222: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=873d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 222: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=873d
# 
#                                 data_out=906, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 224: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e4ca
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 224: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e4ca
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 226: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b496
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 226: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b496
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 228: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=68c9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 228: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=68c9
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 230: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=50a6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 230: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=50a6
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 232: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=f9b2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 232: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=f9b2
# 
#                                 data_out=f013, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 234: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=12db
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 234: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=12db
# 
#                                 data_out=ab06, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 236: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d44c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 236: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d44c
# 
#                                 data_out=ab06, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 238: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dbe
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 238: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dbe
# 
#                                 data_out=ab06, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 240: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=9501
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 240: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=9501
# 
#                                 data_out=7484, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 242: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3bc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 242: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3bc
# 
#                                 data_out=cdd9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 244: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=80e5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 244: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=80e5
# 
#                                 data_out=cdd9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 246: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ff2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 246: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ff2
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 248: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d298
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 248: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d298
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 250: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=de7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 250: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=de7
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 252: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2945
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 252: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2945
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 254: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f9b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 254: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f9b
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 256: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=721
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 256: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=721
# 
#                                 data_out=40f5, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 258: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=94b4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 258: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=94b4
# 
#                                 data_out=f047, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 260: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=aaa8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 260: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=aaa8
# 
#                                 data_out=f100, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 262: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9970
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 262: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9970
# 
#                                 data_out=f100, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 264: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9b3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 264: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9b3
# 
#                                 data_out=e4ca, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 266: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9476
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 266: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9476
# 
#                                 data_out=e4ca, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 268: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d0c3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 268: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d0c3
# 
#                                 data_out=e4ca, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 270: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=d4e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 270: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=d4e1
# 
#                                 data_out=12db, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 272: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=31a0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 272: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=31a0
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 274: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=adb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 274: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=adb
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 276: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f239
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 276: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f239
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 278: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=580f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 278: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=580f
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 280: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6612
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 280: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6612
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 282: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=70b8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 282: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=70b8
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 284: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=6c63
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 284: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=6c63
# 
#                                 data_out=d44c, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 286: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7243
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 286: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7243
# 
#                                 data_out=d44c, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 288: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a3eb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 288: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a3eb
# 
#                                 data_out=d44c, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 290: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=97d8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 290: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=97d8
# 
#                                 data_out=a3bc, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 292: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=e059
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 292: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=e059
# 
#                                 data_out=1ff2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 294: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8b7e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 294: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8b7e
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 296: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=de1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 296: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=de1
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 298: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f5a0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 298: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f5a0
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 300: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b3e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 300: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b3e7
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 302: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3e5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 302: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3e5
# 
#                                 data_out=94b4, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 304: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a4c2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 304: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a4c2
# 
#                                 data_out=94b4, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 306: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d16b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 306: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d16b
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 308: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e19
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 308: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e19
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 310: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=b887
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 310: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=b887
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 312: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=dbc9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 312: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=dbc9
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 314: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e58d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 314: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e58d
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 316: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=dcc6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 316: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=dcc6
# 
#                                 data_out=aaa8, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 318: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=ec0b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 318: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=ec0b
# 
#                                 data_out=aaa8, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 320: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fd7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 320: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fd7
# 
#                                 data_out=aaa8, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 322: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 322: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a8
# 
#                                 data_out=9970, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 324: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=a171
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 324: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=a171
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 326: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2a8a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 326: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2a8a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 328: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=c9a6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 328: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=c9a6
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 330: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ab75
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 330: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ab75
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 332: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=f2d8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 332: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=f2d8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 334: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=51d9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 334: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=51d9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 336: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=dfa7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 336: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=dfa7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 338: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=3561
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 338: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=3561
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 340: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=78c4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 340: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=78c4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 342: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=8fd1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 342: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=8fd1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 344: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=402c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 344: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=402c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 346: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=2554
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 346: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=2554
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 348: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=17a9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 348: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=17a9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 350: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b362
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 350: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b362
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 352: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=fed1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 352: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=fed1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 354: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 354: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=e1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 356: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2fed
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 356: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2fed
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 358: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=feb5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 358: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=feb5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 360: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c8a6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 360: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c8a6
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 362: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca20
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 362: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca20
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 364: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=d2e5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 364: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=d2e5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 366: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=7a28
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 366: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=7a28
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 368: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a649
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 368: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a649
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 370: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=97c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 370: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=97c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 372: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=fc96
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 372: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=fc96
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 374: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=36e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 374: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=36e1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 376: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=f3cb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 376: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=f3cb
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 378: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b215
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 378: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b215
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 380: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=fcdf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 380: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=fcdf
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 382: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=1186
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 382: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=1186
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 384: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=c0b2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 384: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=c0b2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 386: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=19fc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 386: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=19fc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 388: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=e0d4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 388: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=e0d4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 390: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad42
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 390: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad42
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 392: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=d42e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 392: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=d42e
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 394: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=9026
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 394: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=9026
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 396: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f1f2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 396: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f1f2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 398: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=194c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 398: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=194c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 400: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=76ad
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 400: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=76ad
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 402: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c418
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 402: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c418
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 404: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=1c2a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 404: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=1c2a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 406: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=5dc2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 406: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=5dc2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 408: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=95d8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 408: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=95d8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 410: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=9635
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 410: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=9635
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 412: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=fb5b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 412: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=fb5b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 414: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=745f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 414: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=745f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=1, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 416: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=eda5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 416: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=eda5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 418: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=9639
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 418: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=9639
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 420: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=e65a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 420: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=e65a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 422: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ae8b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 422: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ae8b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 424: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=98a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 424: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=98a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 426: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c3f9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 426: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c3f9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 428: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 428: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 430: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=92e4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 430: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=92e4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 432: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=f7ee
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 432: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=f7ee
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 434: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=c52a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 434: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=c52a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 436: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=fea9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 436: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=fea9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 438: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=2109
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 438: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=2109
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 440: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=79fc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 440: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=79fc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 442: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=e5e0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 442: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=e5e0
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 444: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=9716
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 444: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=9716
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 446: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=b9f1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 446: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=b9f1
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 448: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=f828
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 448: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=f828
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 450: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=48c7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 450: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=48c7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 452: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5285
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 452: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5285
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 454: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=4061
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 454: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=4061
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 456: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=66a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 456: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=66a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 458: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=dd80
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 458: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=dd80
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 460: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5ba4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 460: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5ba4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 462: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=1631
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 462: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=1631
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 464: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=926a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 464: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=926a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 466: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bcd9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 466: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bcd9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 468: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 468: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ad7
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 470: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=e0a2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 470: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=e0a2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 472: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=5bea
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 472: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=5bea
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 474: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2190
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 474: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2190
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 476: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=39e4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 476: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=39e4
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 478: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=d56c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 478: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=d56c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 480: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca62
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 480: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ca62
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 482: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=54a8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 482: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=54a8
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 484: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=df6c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 484: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=df6c
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 486: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=ad3f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 486: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=ad3f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 488: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=c6fa
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 488: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=c6fa
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 490: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 490: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=4a2
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 492: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=9035
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 492: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=9035
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 494: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=cdfc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 494: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=cdfc
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 496: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=3938
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 496: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=3938
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 498: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=bb9f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 498: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=bb9f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 500: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=877b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 500: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=877b
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 502: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=525a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 502: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=525a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 504: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=cf17
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 504: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=cf17
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 506: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=3c2f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 506: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=3c2f
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 508: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=2fa3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 508: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=2fa3
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 510: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=5fc9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 510: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=5fc9
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 512: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ce59
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 512: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ce59
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 514: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=3756
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 514: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=3756
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 516: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=401d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 516: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=401d
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 518: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce0a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 518: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce0a
# 
#                                 data_out=9970, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 520: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=9884
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 520: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=9884
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 522: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=ffc5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 522: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=ffc5
# 
#                                 data_out=9970, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(67) @ 522: uvm_test_top [TEST run_phase] Stimulus Generation write_read Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 522: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_scoreboard.sv(102) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Successful transactions: 261
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_scoreboard.sv(103) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Faild transactions: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  536
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRIVER run_phase]   261
# [MONITOR run_phase]   261
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD report_phase]     2
# [TEST run_phase]     8
# [TEST_DONE]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 522 ns  Iteration: 61  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
add wave -position insertpoint sim:/top/fifo_if/*
# Compile of fifo_IF.sv was successful.
# Compile of fifo_seq_item.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_IF(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.fifo_seq_item_pkg(fast)
# Loading work.fifo_write_read_seq_pkg(fast)
# Loading work.fifo_read_seq_pkg(fast)
# Loading work.fifo_write_seq_pkg(fast)
# Loading work.fifo_reset_seq_pkg(fast)
# Loading work.fifo_coverage_pkg(fast)
# Loading work.fifo_scoreboard_pkg(fast)
# Loading work.fifo_monitor_pkg(fast)
# Loading work.fifo_config_obj_pkg(fast)
# Loading work.fifo_driver_pkg(fast)
# Loading work.fifo_sequencer_pkg(fast)
# Loading work.fifo_agent_pkg(fast)
# Loading work.fifo_env_pkg(fast)
# Loading work.fifo_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.fifo_IF(fast__2)
# Loading work.FIFO(fast)
# Loading work.fifo_sva(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(49) @ 0: uvm_test_top [TEST run_phase] RESET is Asserted
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# ** Error: Assertion error.
#    Time: 0 ns  Scope: top.DUT.sva.assert_reset File: C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_sva.sv Line: 9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 2: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 2: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# 
#                                 data_out=x, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(52) @ 2: uvm_test_top [TEST run_phase] RESET is Deasserted
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(55) @ 2: uvm_test_top [TEST run_phase] Stimulus Generation write Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 4: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=eea6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 4: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=eea6
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 6: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c8f4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 6: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c8f4
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 8: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9800
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 8: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9800
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 10: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fc1a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 10: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fc1a
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 12: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d27d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 12: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d27d
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 14: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f326
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 14: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f326
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 16: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=92eb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 16: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=92eb
# 
#                                 data_out=x, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 18: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ebf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 18: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ebf
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 20: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2760
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 20: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2760
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 22: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb04
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 22: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb04
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(57) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation write Ended
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(60) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation read Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 24: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d2d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 24: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d2d
# 
#                                 data_out=eea6, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 26: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f386
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 26: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f386
# 
#                                 data_out=c8f4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 28: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5de8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 28: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5de8
# 
#                                 data_out=9800, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 30: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=6c3a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 30: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=6c3a
# 
#                                 data_out=fc1a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 32: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=582b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 32: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=582b
# 
#                                 data_out=d27d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 34: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9924
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 34: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9924
# 
#                                 data_out=f326, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 36: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=a502
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 36: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=a502
# 
#                                 data_out=92eb, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 38: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=c620
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 38: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=c620
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 40: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=be41
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 40: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=be41
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 42: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=1b6d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 42: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=1b6d
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(62) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation read Ended
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(65) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation write_read Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 44: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8314
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 44: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8314
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 46: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d393
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 46: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d393
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 48: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3af
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 48: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3af
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 50: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=23ca
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 50: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=23ca
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 52: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2f24
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 52: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2f24
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 54: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce96
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 54: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce96
# 
#                                 data_out=3ebf, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 56: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d39
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 56: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d39
# 
#                                 data_out=3ebf, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 58: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ecfc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 58: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ecfc
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 60: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2dd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 60: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2dd
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 62: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=643b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 62: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=643b
# 
#                                 data_out=3ebf, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 64: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=85ae
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 64: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=85ae
# 
#                                 data_out=8314, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 66: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d5d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 66: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d5d
# 
#                                 data_out=d393, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 68: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=4931
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 68: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=4931
# 
#                                 data_out=a3af, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 70: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=27f8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 70: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=27f8
# 
#                                 data_out=23ca, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 72: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=4550
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 72: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=4550
# 
#                                 data_out=2f24, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 74: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=330e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 74: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=330e
# 
#                                 data_out=ce96, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 76: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=24b3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 76: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=24b3
# 
#                                 data_out=d39, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 78: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9335
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 78: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9335
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 80: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8125
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 80: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8125
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 82: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2a1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 82: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2a1
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 84: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3ab
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 84: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a3ab
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 86: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4edb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 86: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4edb
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 88: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d84
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 88: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d84
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 90: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b71f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 90: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b71f
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 92: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=806a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 92: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=806a
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 94: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=57c0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 94: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=57c0
# 
#                                 data_out=ecfc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 96: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5d6a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 96: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5d6a
# 
#                                 data_out=ecfc, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 98: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=24b4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 98: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=24b4
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 100: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5955
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 100: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5955
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 102: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=aead
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 102: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=aead
# 
#                                 data_out=ecfc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 104: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=d9b7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 104: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=d9b7
# 
#                                 data_out=a3ab, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 106: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=e3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 106: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=e3
# 
#                                 data_out=4edb, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 108: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=96ab
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 108: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=96ab
# 
#                                 data_out=4d84, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 110: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5c85
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 110: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5c85
# 
#                                 data_out=b71f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 112: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3361
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 112: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3361
# 
#                                 data_out=806a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 114: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=ba24
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 114: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=ba24
# 
#                                 data_out=57c0, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 116: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=75e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 116: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=75e7
# 
#                                 data_out=5d6a, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 118: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=917f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 118: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=917f
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 120: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=29bd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 120: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=29bd
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 122: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d40
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 122: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5d40
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 124: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c560
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 124: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c560
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=1, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 126: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e02b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 126: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e02b
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 128: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d86d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 128: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d86d
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 130: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ac13
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 130: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ac13
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 132: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9075
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 132: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9075
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 134: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=abcc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 134: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=abcc
# 
#                                 data_out=24b4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 136: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=b6ef
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 136: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=b6ef
# 
#                                 data_out=c560, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 138: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=fbb9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 138: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=fbb9
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 140: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6f4e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 140: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6f4e
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 142: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a44d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 142: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a44d
# 
#                                 data_out=d86d, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 144: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=2a64
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 144: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=2a64
# 
#                                 data_out=ac13, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 146: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfa3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 146: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfa3
# 
#                                 data_out=ac13, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 148: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d4b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 148: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7d4b
# 
#                                 data_out=9075, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 150: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1c34
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 150: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1c34
# 
#                                 data_out=9075, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 152: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e415
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 152: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e415
# 
#                                 data_out=9075, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 154: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5728
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 154: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5728
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 156: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3155
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 156: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3155
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 158: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=869
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 158: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=869
# 
#                                 data_out=9075, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 160: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=8255
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 160: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=8255
# 
#                                 data_out=abcc, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 162: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4003
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 162: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4003
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 164: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8424
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 164: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8424
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 166: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=37c1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 166: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=37c1
# 
#                                 data_out=abcc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 168: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=ed52
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 168: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=ed52
# 
#                                 data_out=fbb9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 170: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=c46a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 170: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=c46a
# 
#                                 data_out=fbb9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 172: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5ac9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 172: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5ac9
# 
#                                 data_out=fbb9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 174: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=809d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 174: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=809d
# 
#                                 data_out=6f4e, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 176: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2e0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 176: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a2e0
# 
#                                 data_out=6f4e, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 178: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=8a34
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 178: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=8a34
# 
#                                 data_out=a44d, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 180: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=906
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 180: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=906
# 
#                                 data_out=2a64, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 182: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=147f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 182: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=147f
# 
#                                 data_out=2a64, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 184: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f013
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 184: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f013
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 186: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7696
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 186: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7696
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 188: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a830
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 188: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a830
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 190: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=b10e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 190: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=b10e
# 
#                                 data_out=2a64, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 192: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8d8f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 192: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8d8f
# 
#                                 data_out=1c34, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 194: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ab06
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 194: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ab06
# 
#                                 data_out=1c34, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 196: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bd44
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 196: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bd44
# 
#                                 data_out=1c34, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 198: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=cf3c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 198: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=cf3c
# 
#                                 data_out=e415, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 200: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=bd45
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 200: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=bd45
# 
#                                 data_out=e415, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 202: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2897
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 202: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2897
# 
#                                 data_out=5728, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 204: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=7484
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 204: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=7484
# 
#                                 data_out=4003, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 206: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=cdd9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 206: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=cdd9
# 
#                                 data_out=5ac9, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 208: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=40f5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 208: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=40f5
# 
#                                 data_out=5ac9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 210: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=f047
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 210: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=f047
# 
#                                 data_out=a2e0, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 212: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f100
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 212: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f100
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 214: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a376
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 214: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a376
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 216: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 216: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1e7
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 218: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bbf9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 218: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bbf9
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 220: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe4a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 220: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe4a
# 
#                                 data_out=a2e0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 222: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=873d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 222: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=873d
# 
#                                 data_out=906, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 224: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e4ca
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 224: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e4ca
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 226: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b496
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 226: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b496
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 228: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=68c9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 228: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=68c9
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 230: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=50a6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 230: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=50a6
# 
#                                 data_out=906, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 232: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=f9b2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 232: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=f9b2
# 
#                                 data_out=f013, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 234: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=12db
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 234: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=12db
# 
#                                 data_out=ab06, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 236: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d44c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 236: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d44c
# 
#                                 data_out=ab06, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 238: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dbe
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 238: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dbe
# 
#                                 data_out=ab06, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 240: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=9501
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 240: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=9501
# 
#                                 data_out=7484, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 242: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3bc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 242: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3bc
# 
#                                 data_out=cdd9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 244: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=80e5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 244: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=80e5
# 
#                                 data_out=cdd9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 246: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ff2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 246: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ff2
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 248: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d298
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 248: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d298
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 250: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=de7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 250: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=de7
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 252: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2945
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 252: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2945
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 254: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f9b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 254: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f9b
# 
#                                 data_out=cdd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 256: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=721
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 256: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=721
# 
#                                 data_out=40f5, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 258: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=94b4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 258: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=94b4
# 
#                                 data_out=f047, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 260: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=aaa8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 260: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=aaa8
# 
#                                 data_out=f100, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 262: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9970
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 262: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9970
# 
#                                 data_out=f100, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 264: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9b3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 264: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9b3
# 
#                                 data_out=e4ca, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 266: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9476
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 266: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9476
# 
#                                 data_out=e4ca, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 268: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d0c3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 268: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d0c3
# 
#                                 data_out=e4ca, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 270: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=d4e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 270: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=d4e1
# 
#                                 data_out=12db, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 272: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=31a0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 272: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=31a0
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 274: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=adb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 274: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=adb
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 276: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f239
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 276: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f239
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 278: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=580f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 278: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=580f
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 280: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6612
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 280: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6612
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 282: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=70b8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 282: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=70b8
# 
#                                 data_out=12db, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 284: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=6c63
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 284: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=6c63
# 
#                                 data_out=d44c, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 286: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7243
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 286: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7243
# 
#                                 data_out=d44c, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 288: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a3eb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 288: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a3eb
# 
#                                 data_out=d44c, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 290: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=97d8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 290: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=97d8
# 
#                                 data_out=a3bc, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 292: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=e059
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 292: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=e059
# 
#                                 data_out=1ff2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 294: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8b7e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 294: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8b7e
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 296: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=de1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 296: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=de1
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 298: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f5a0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 298: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f5a0
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 300: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b3e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 300: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b3e7
# 
#                                 data_out=1ff2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 302: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3e5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 302: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=a3e5
# 
#                                 data_out=94b4, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 304: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a4c2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 304: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a4c2
# 
#                                 data_out=94b4, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 306: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d16b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 306: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d16b
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 308: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e19
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 308: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e19
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 310: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=b887
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 310: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=b887
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 312: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=dbc9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 312: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=dbc9
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 314: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e58d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 314: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e58d
# 
#                                 data_out=94b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 316: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=dcc6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 316: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=dcc6
# 
#                                 data_out=aaa8, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 318: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=ec0b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 318: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=ec0b
# 
#                                 data_out=aaa8, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 320: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fd7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 320: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fd7
# 
#                                 data_out=aaa8, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 322: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 322: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a8
# 
#                                 data_out=9970, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 324: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a171
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 324: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a171
# 
#                                 data_out=9970, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 326: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2a8a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 326: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2a8a
# 
#                                 data_out=9970, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 328: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=c9a6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 328: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=c9a6
# 
#                                 data_out=9970, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 330: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ab75
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 330: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ab75
# 
#                                 data_out=9970, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 332: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f2d8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 332: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f2d8
# 
#                                 data_out=9970, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 334: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=51d9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 334: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=51d9
# 
#                                 data_out=9476, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 336: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=dfa7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 336: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=dfa7
# 
#                                 data_out=9476, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 338: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3561
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 338: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3561
# 
#                                 data_out=31a0, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 340: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=78c4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 340: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=78c4
# 
#                                 data_out=31a0, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 342: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8fd1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 342: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8fd1
# 
#                                 data_out=31a0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 344: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=402c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 344: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=402c
# 
#                                 data_out=31a0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 346: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2554
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 346: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2554
# 
#                                 data_out=7243, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 348: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=17a9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 348: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=17a9
# 
#                                 data_out=7243, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 350: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b362
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 350: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b362
# 
#                                 data_out=7243, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 352: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fed1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 352: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fed1
# 
#                                 data_out=7243, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 354: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 354: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e1
# 
#                                 data_out=7243, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 356: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =0 ,data_in=2fed
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 356: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =0 ,data_in=2fed
# 
#                                 data_out=7243, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 358: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=feb5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 358: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=feb5
# 
#                                 data_out=7243, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=1, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 360: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c8a6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 360: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c8a6
# 
#                                 data_out=7243, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 362: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ca20
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 362: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ca20
# 
#                                 data_out=7243, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 364: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d2e5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 364: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d2e5
# 
#                                 data_out=7243, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 366: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7a28
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 366: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7a28
# 
#                                 data_out=7243, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 368: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a649
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 368: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a649
# 
#                                 data_out=7243, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 370: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=97c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 370: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=97c
# 
#                                 data_out=7243, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 372: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=fc96
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 372: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=fc96
# 
#                                 data_out=feb5, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 374: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=36e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 374: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=36e1
# 
#                                 data_out=feb5, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 376: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f3cb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 376: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f3cb
# 
#                                 data_out=feb5, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 378: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b215
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 378: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b215
# 
#                                 data_out=feb5, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 380: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=fcdf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 380: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=fcdf
# 
#                                 data_out=c8a6, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 382: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=1186
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 382: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=1186
# 
#                                 data_out=c8a6, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 384: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c0b2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 384: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c0b2
# 
#                                 data_out=ca20, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 386: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=19fc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 386: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=19fc
# 
#                                 data_out=7a28, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 388: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e0d4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 388: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e0d4
# 
#                                 data_out=7a28, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 390: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=ad42
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 390: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=ad42
# 
#                                 data_out=7a28, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 392: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d42e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 392: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d42e
# 
#                                 data_out=7a28, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 394: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=9026
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 394: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=9026
# 
#                                 data_out=7a28, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 396: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f1f2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 396: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f1f2
# 
#                                 data_out=7a28, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 398: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=194c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 398: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=194c
# 
#                                 data_out=7a28, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 400: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=76ad
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 400: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=76ad
# 
#                                 data_out=7a28, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 402: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c418
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 402: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c418
# 
#                                 data_out=7a28, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 404: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1c2a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 404: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1c2a
# 
#                                 data_out=7a28, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 406: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5dc2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 406: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5dc2
# 
#                                 data_out=a649, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 408: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=95d8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 408: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=95d8
# 
#                                 data_out=a649, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 410: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=9635
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 410: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=9635
# 
#                                 data_out=a649, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 412: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fb5b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 412: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fb5b
# 
#                                 data_out=a649, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 414: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=745f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 414: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=745f
# 
#                                 data_out=36e1, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 416: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=eda5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 416: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=eda5
# 
#                                 data_out=36e1, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 418: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=9639
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 418: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=9639
# 
#                                 data_out=f3cb, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 420: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=e65a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 420: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=e65a
# 
#                                 data_out=b215, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 422: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ae8b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 422: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ae8b
# 
#                                 data_out=b215, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 424: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=98a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 424: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=98a
# 
#                                 data_out=b215, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 426: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c3f9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 426: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c3f9
# 
#                                 data_out=b215, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 428: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=4a2a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 428: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=4a2a
# 
#                                 data_out=fcdf, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 430: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=92e4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 430: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=92e4
# 
#                                 data_out=fcdf, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 432: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f7ee
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 432: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f7ee
# 
#                                 data_out=c0b2, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 434: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c52a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 434: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c52a
# 
#                                 data_out=c0b2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 436: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=fea9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 436: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=fea9
# 
#                                 data_out=19fc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 438: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=2109
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 438: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=2109
# 
#                                 data_out=19fc, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 440: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=79fc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 440: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=79fc
# 
#                                 data_out=19fc, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 442: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e5e0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 442: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e5e0
# 
#                                 data_out=19fc, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 444: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9716
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 444: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9716
# 
#                                 data_out=19fc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 446: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b9f1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 446: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b9f1
# 
#                                 data_out=19fc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 448: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f828
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 448: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f828
# 
#                                 data_out=19fc, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 450: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=48c7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 450: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=48c7
# 
#                                 data_out=19fc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 452: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5285
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 452: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5285
# 
#                                 data_out=19fc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 454: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4061
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 454: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4061
# 
#                                 data_out=19fc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 456: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=66a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 456: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=66a
# 
#                                 data_out=19fc, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 458: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =1, rd_en =1 ,data_in=dd80
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 458: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =1, rd_en =1 ,data_in=dd80
# 
#                                 data_out=19fc, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 460: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5ba4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 460: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5ba4
# 
#                                 data_out=19fc, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 462: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=1631
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 462: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=1631
# 
#                                 data_out=19fc, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 464: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=926a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 464: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=926a
# 
#                                 data_out=5ba4, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 466: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bcd9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 466: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bcd9
# 
#                                 data_out=5ba4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 468: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=ad7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 468: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=ad7
# 
#                                 data_out=5ba4, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 470: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=e0a2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 470: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=e0a2
# 
#                                 data_out=926a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 472: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5bea
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 472: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5bea
# 
#                                 data_out=926a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 474: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2190
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 474: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2190
# 
#                                 data_out=926a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 476: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=39e4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 476: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=39e4
# 
#                                 data_out=926a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 478: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=d56c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 478: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=d56c
# 
#                                 data_out=bcd9, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 480: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ca62
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 480: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ca62
# 
#                                 data_out=bcd9, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 482: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=54a8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 482: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=54a8
# 
#                                 data_out=bcd9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 484: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=df6c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 484: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=df6c
# 
#                                 data_out=bcd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 486: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ad3f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 486: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ad3f
# 
#                                 data_out=bcd9, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 488: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c6fa
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 488: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c6fa
# 
#                                 data_out=e0a2, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 490: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=4a2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 490: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=4a2
# 
#                                 data_out=5bea, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 492: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9035
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 492: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9035
# 
#                                 data_out=5bea, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 494: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=cdfc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 494: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=cdfc
# 
#                                 data_out=5bea, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 496: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=3938
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 496: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=3938
# 
#                                 data_out=5bea, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 498: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=bb9f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 498: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=bb9f
# 
#                                 data_out=5bea, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 500: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=877b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 500: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=877b
# 
#                                 data_out=5bea, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 502: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=525a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 502: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=525a
# 
#                                 data_out=5bea, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 504: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=cf17
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 504: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=cf17
# 
#                                 data_out=5bea, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 506: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3c2f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 506: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3c2f
# 
#                                 data_out=5bea, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 508: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=2fa3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 508: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=2fa3
# 
#                                 data_out=5bea, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 510: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =1 ,data_in=5fc9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 510: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =1 ,data_in=5fc9
# 
#                                 data_out=5bea, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 512: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=ce59
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 512: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=ce59
# 
#                                 data_out=5bea, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 514: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3756
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 514: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3756
# 
#                                 data_out=5bea, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 516: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=401d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 516: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=401d
# 
#                                 data_out=5bea, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 518: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce0a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 518: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ce0a
# 
#                                 data_out=5bea, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 520: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=9884
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 520: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=9884
# 
#                                 data_out=3756, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 522: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=ffc5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 522: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=ffc5
# 
#                                 data_out=3756, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(67) @ 522: uvm_test_top [TEST run_phase] Stimulus Generation write_read Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 522: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_scoreboard.sv(102) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Successful transactions: 261
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_scoreboard.sv(103) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Faild transactions: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  536
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRIVER run_phase]   261
# [MONITOR run_phase]   261
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD report_phase]     2
# [TEST run_phase]     8
# [TEST_DONE]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 522 ns  Iteration: 61  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Compile of FIFO.sv was successful.
# Compile of fifo_agent.sv was successful.
# Compile of fifo_config_obj.sv was successful.
# Compile of fifo_coverage.sv was successful.
# Compile of fifo_driver.sv was successful.
# Compile of fifo_env.sv was successful.
# Compile of fifo_IF.sv was successful.
# Compile of fifo_monitor.sv was successful.
# Compile of fifo_read_seq.sv was successful.
# Compile of fifo_reset_seq.sv was successful.
# Compile of fifo_scoreboard.sv was successful.
# Compile of fifo_seq_item.sv was successful with warnings.
# Compile of fifo_sequencer.sv was successful.
# Compile of fifo_sva.sv was successful.
# Compile of fifo_test.sv was successful.
# Compile of fifo_write_read_seq.sv was successful.
# Compile of fifo_write_seq.sv was successful.
# Compile of top.sv was successful.
# 18 compiles, 0 failed with no errors.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_IF(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.fifo_seq_item_pkg(fast)
# Loading work.fifo_write_read_seq_pkg(fast)
# Loading work.fifo_read_seq_pkg(fast)
# Loading work.fifo_write_seq_pkg(fast)
# Loading work.fifo_reset_seq_pkg(fast)
# Loading work.fifo_coverage_pkg(fast)
# Loading work.fifo_scoreboard_pkg(fast)
# Loading work.fifo_monitor_pkg(fast)
# Loading work.fifo_config_obj_pkg(fast)
# Loading work.fifo_driver_pkg(fast)
# Loading work.fifo_sequencer_pkg(fast)
# Loading work.fifo_agent_pkg(fast)
# Loading work.fifo_env_pkg(fast)
# Loading work.fifo_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.fifo_IF(fast__2)
# Loading work.FIFO(fast)
# Loading work.fifo_sva(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(52) @ 0: uvm_test_top [TEST run_phase] RESET is Asserted
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# ** Error: Assertion error.
#    Time: 0 ns  Scope: top.DUT.sva.assert_reset File: C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_sva.sv Line: 9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 2: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 2: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# 
#                                 data_out=x, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(55) @ 2: uvm_test_top [TEST run_phase] RESET is Deasserted
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(58) @ 2: uvm_test_top [TEST run_phase] Stimulus Generation write Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 4: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f98e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 4: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f98e
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 6: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=83a2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 6: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=83a2
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 8: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7cf1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 8: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7cf1
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 10: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8d0e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 10: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8d0e
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 12: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c12b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 12: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c12b
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 14: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=54e3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 14: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=54e3
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 16: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ffe
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 16: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ffe
# 
#                                 data_out=x, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 18: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c19a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 18: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c19a
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 20: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=580e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 20: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=580e
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 22: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5236
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 22: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5236
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(60) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation write Ended
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(63) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation read Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 24: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=201
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 24: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=201
# 
#                                 data_out=f98e, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 26: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=c694
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 26: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=c694
# 
#                                 data_out=83a2, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 28: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=b26b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 28: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=b26b
# 
#                                 data_out=7cf1, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 30: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 30: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a1
# 
#                                 data_out=8d0e, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 32: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f05
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 32: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f05
# 
#                                 data_out=c12b, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 34: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9bd3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 34: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9bd3
# 
#                                 data_out=54e3, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 36: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7a57
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 36: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7a57
# 
#                                 data_out=1ffe, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 38: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=6428
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 38: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=6428
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 40: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2673
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 40: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2673
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 42: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=83de
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 42: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=83de
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(65) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation read Ended
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(68) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation write_read Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 44: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2e51
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 44: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2e51
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 46: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4335
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 46: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4335
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 48: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=81e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 48: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=81e7
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 50: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e387
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 50: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e387
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 52: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=95d6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 52: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=95d6
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 54: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2659
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 54: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2659
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 56: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4b8b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 56: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4b8b
# 
#                                 data_out=c19a, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 58: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=157f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 58: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=157f
# 
#                                 data_out=c19a, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 60: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=476c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 60: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=476c
# 
#                                 data_out=c19a, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 62: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=38f3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 62: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=38f3
# 
#                                 data_out=c19a, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 64: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=b459
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 64: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=b459
# 
#                                 data_out=2e51, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 66: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=e309
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 66: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=e309
# 
#                                 data_out=4335, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 68: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=561a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 68: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=561a
# 
#                                 data_out=81e7, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 70: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=97c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 70: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=97c
# 
#                                 data_out=e387, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 72: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=d21f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 72: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=d21f
# 
#                                 data_out=95d6, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 74: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9898
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 74: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9898
# 
#                                 data_out=2659, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 76: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=e441
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 76: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=e441
# 
#                                 data_out=4b8b, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 78: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=a372
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 78: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=a372
# 
#                                 data_out=157f, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 80: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=e5b7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 80: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=e5b7
# 
#                                 data_out=157f, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 82: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=976b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 82: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=976b
# 
#                                 data_out=157f, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 84: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d923
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 84: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d923
# 
#                                 data_out=157f, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 86: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b39f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 86: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b39f
# 
#                                 data_out=157f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 88: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fa3f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 88: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fa3f
# 
#                                 data_out=157f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 90: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=779f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 90: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=779f
# 
#                                 data_out=157f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 92: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=af37
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 92: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=af37
# 
#                                 data_out=157f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 94: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=13a9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 94: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=13a9
# 
#                                 data_out=157f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 96: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f8ff
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 96: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f8ff
# 
#                                 data_out=157f, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 98: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=33e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 98: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=33e
# 
#                                 data_out=157f, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 100: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2cea
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 100: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2cea
# 
#                                 data_out=157f, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 102: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=85f8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 102: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=85f8
# 
#                                 data_out=157f, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 104: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f3db
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 104: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f3db
# 
#                                 data_out=d923, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 106: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3ea7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 106: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3ea7
# 
#                                 data_out=b39f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 108: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3a66
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 108: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3a66
# 
#                                 data_out=fa3f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 110: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=df8d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 110: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=df8d
# 
#                                 data_out=779f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 112: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f786
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 112: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f786
# 
#                                 data_out=af37, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 114: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8362
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 114: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8362
# 
#                                 data_out=13a9, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 116: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=19db
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 116: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=19db
# 
#                                 data_out=f8ff, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 118: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7c35
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 118: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7c35
# 
#                                 data_out=33e, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 120: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=d391
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 120: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=d391
# 
#                                 data_out=33e, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 122: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=6bf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 122: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=6bf
# 
#                                 data_out=33e, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 124: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ba9f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 124: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ba9f
# 
#                                 data_out=33e, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 126: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=665b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 126: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=665b
# 
#                                 data_out=33e, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 128: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=da02
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 128: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=da02
# 
#                                 data_out=33e, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 130: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=6097
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 130: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=6097
# 
#                                 data_out=33e, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 132: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=e724
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 132: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=e724
# 
#                                 data_out=ba9f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 134: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3e24
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 134: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3e24
# 
#                                 data_out=665b, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 136: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dcd8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 136: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dcd8
# 
#                                 data_out=665b, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 138: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=11c0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 138: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=11c0
# 
#                                 data_out=665b, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 140: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=3e47
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 140: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=3e47
# 
#                                 data_out=665b, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 142: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a12
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 142: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a12
# 
#                                 data_out=665b, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 144: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ea8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 144: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ea8
# 
#                                 data_out=665b, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 146: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=1f70
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 146: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=1f70
# 
#                                 data_out=da02, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 148: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3e19
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 148: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3e19
# 
#                                 data_out=da02, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 150: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6101
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 150: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6101
# 
#                                 data_out=da02, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 152: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a0ef
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 152: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a0ef
# 
#                                 data_out=da02, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 154: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e4de
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 154: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e4de
# 
#                                 data_out=da02, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 156: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=bafb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 156: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=bafb
# 
#                                 data_out=da02, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 158: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ca2c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 158: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ca2c
# 
#                                 data_out=da02, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 160: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=beea
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 160: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=beea
# 
#                                 data_out=da02, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 162: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=c3c1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 162: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=c3c1
# 
#                                 data_out=11c0, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 164: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9463
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 164: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9463
# 
#                                 data_out=a12, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 166: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2c56
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 166: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2c56
# 
#                                 data_out=a12, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 168: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8893
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 168: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8893
# 
#                                 data_out=1ea8, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 170: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dc7e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 170: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dc7e
# 
#                                 data_out=1ea8, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 172: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=4f38
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 172: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=4f38
# 
#                                 data_out=1ea8, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 174: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ad4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 174: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ad4
# 
#                                 data_out=1ea8, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 176: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=6fa
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 176: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=6fa
# 
#                                 data_out=1f70, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 178: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b06e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 178: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b06e
# 
#                                 data_out=1f70, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 180: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=d200
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 180: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=d200
# 
#                                 data_out=3e19, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 182: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=db0f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 182: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=db0f
# 
#                                 data_out=3e19, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 184: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ac7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 184: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ac7
# 
#                                 data_out=3e19, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 186: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=cc9b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 186: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=cc9b
# 
#                                 data_out=3e19, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 188: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a07
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 188: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a07
# 
#                                 data_out=3e19, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 190: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=7fc2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 190: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=7fc2
# 
#                                 data_out=6101, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 192: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e65b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 192: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e65b
# 
#                                 data_out=6101, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 194: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=7560
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 194: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=7560
# 
#                                 data_out=a0ef, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 196: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9f66
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 196: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9f66
# 
#                                 data_out=ca2c, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 198: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c3ab
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 198: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c3ab
# 
#                                 data_out=ca2c, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 200: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=6bee
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 200: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=6bee
# 
#                                 data_out=ca2c, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 202: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=38db
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 202: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=38db
# 
#                                 data_out=ca2c, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 204: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=111e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 204: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=111e
# 
#                                 data_out=ca2c, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 206: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=7737
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 206: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=7737
# 
#                                 data_out=2c56, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 208: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c365
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 208: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c365
# 
#                                 data_out=3ad4, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 210: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=45e3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 210: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=45e3
# 
#                                 data_out=6fa, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 212: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=512a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 212: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=512a
# 
#                                 data_out=6fa, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 214: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bc30
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 214: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bc30
# 
#                                 data_out=6fa, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 216: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=847c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 216: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=847c
# 
#                                 data_out=6fa, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 218: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=1d4d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 218: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=1d4d
# 
#                                 data_out=6fa, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 220: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a1af
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 220: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a1af
# 
#                                 data_out=6fa, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 222: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a20a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 222: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a20a
# 
#                                 data_out=6fa, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 224: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=3b23
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 224: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=3b23
# 
#                                 data_out=b06e, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 226: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=ebd2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 226: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=ebd2
# 
#                                 data_out=db0f, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 228: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=7cfb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 228: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=7cfb
# 
#                                 data_out=db0f, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 230: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d9ca
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 230: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d9ca
# 
#                                 data_out=db0f, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 232: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a538
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 232: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a538
# 
#                                 data_out=db0f, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 234: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=9051
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 234: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=9051
# 
#                                 data_out=e65b, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 236: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=4d79
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 236: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=4d79
# 
#                                 data_out=c3ab, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 238: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a51a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 238: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a51a
# 
#                                 data_out=c3ab, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 240: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb8f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 240: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb8f
# 
#                                 data_out=c3ab, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 242: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bc1f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 242: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bc1f
# 
#                                 data_out=c3ab, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 244: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7e6e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 244: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7e6e
# 
#                                 data_out=111e, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 246: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=27aa
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 246: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=27aa
# 
#                                 data_out=111e, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 248: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=5db0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 248: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=5db0
# 
#                                 data_out=c365, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 250: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f978
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 250: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f978
# 
#                                 data_out=c365, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 252: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5fc6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 252: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5fc6
# 
#                                 data_out=c365, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 254: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=60c7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 254: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=60c7
# 
#                                 data_out=c365, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 256: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=b332
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 256: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=b332
# 
#                                 data_out=512a, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 258: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=984f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 258: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=984f
# 
#                                 data_out=512a, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 260: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=c51a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 260: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=c51a
# 
#                                 data_out=512a, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 262: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5562
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 262: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5562
# 
#                                 data_out=512a, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 264: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f95d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 264: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f95d
# 
#                                 data_out=bc30, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 266: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c1cd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 266: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c1cd
# 
#                                 data_out=ebd2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 268: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfb3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 268: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfb3
# 
#                                 data_out=ebd2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 270: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=546a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 270: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=546a
# 
#                                 data_out=ebd2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 272: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=681b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 272: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=681b
# 
#                                 data_out=ebd2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 274: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=20e0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 274: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=20e0
# 
#                                 data_out=d9ca, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 276: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c6ff
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 276: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c6ff
# 
#                                 data_out=a51a, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 278: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=6aa9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 278: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=6aa9
# 
#                                 data_out=bb8f, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 280: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b34a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 280: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b34a
# 
#                                 data_out=bb8f, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 282: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=19ed
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 282: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=19ed
# 
#                                 data_out=bb8f, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 284: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b2f0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 284: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b2f0
# 
#                                 data_out=bb8f, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 286: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e932
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 286: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e932
# 
#                                 data_out=bb8f, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 288: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6eea
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 288: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6eea
# 
#                                 data_out=bb8f, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 290: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=e6a4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 290: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=e6a4
# 
#                                 data_out=27aa, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 292: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d9e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 292: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d9e7
# 
#                                 data_out=27aa, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 294: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=7f77
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 294: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=7f77
# 
#                                 data_out=27aa, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 296: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=b82c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 296: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=b82c
# 
#                                 data_out=f978, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 298: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=54d2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 298: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=54d2
# 
#                                 data_out=f978, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 300: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=b66b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 300: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=b66b
# 
#                                 data_out=984f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 302: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3f36
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 302: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3f36
# 
#                                 data_out=984f, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 304: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5f0a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 304: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5f0a
# 
#                                 data_out=c1cd, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 306: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=ad63
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 306: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=ad63
# 
#                                 data_out=546a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 308: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=68eb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 308: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=68eb
# 
#                                 data_out=546a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 310: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2678
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 310: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2678
# 
#                                 data_out=546a, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 312: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=93b3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 312: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=93b3
# 
#                                 data_out=c6ff, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 314: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=6b57
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 314: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=6b57
# 
#                                 data_out=6aa9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 316: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8421
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 316: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8421
# 
#                                 data_out=6aa9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 318: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=d61c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 318: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=d61c
# 
#                                 data_out=b34a, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 320: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=5928
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 320: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=5928
# 
#                                 data_out=b34a, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 322: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=e12a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 322: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=e12a
# 
#                                 data_out=54d2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 324: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3b75
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 324: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3b75
# 
#                                 data_out=54d2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 326: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8a45
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 326: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8a45
# 
#                                 data_out=54d2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 328: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=9dbc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 328: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=9dbc
# 
#                                 data_out=54d2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 330: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9985
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 330: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9985
# 
#                                 data_out=54d2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 332: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=d2ba
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 332: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=d2ba
# 
#                                 data_out=3f36, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 334: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e338
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 334: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e338
# 
#                                 data_out=3f36, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 336: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=6eb8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 336: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=6eb8
# 
#                                 data_out=ad63, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 338: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=ffc5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 338: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=ffc5
# 
#                                 data_out=2678, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 340: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb85
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 340: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb85
# 
#                                 data_out=2678, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 342: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=67d9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 342: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=67d9
# 
#                                 data_out=93b3, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 344: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=b4a7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 344: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=b4a7
# 
#                                 data_out=6b57, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 346: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=14b7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 346: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=14b7
# 
#                                 data_out=8421, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 348: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=9255
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 348: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=9255
# 
#                                 data_out=e12a, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 350: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=7f4a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 350: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=7f4a
# 
#                                 data_out=3b75, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 352: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e06d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 352: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e06d
# 
#                                 data_out=3b75, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 354: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a1c5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 354: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a1c5
# 
#                                 data_out=3b75, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 356: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a65d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 356: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a65d
# 
#                                 data_out=3b75, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 358: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c90e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 358: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c90e
# 
#                                 data_out=e338, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 360: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=af12
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 360: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=af12
# 
#                                 data_out=bb85, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 362: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=30c2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 362: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=30c2
# 
#                                 data_out=67d9, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 364: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=89a0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 364: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=89a0
# 
#                                 data_out=b4a7, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 366: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=36d7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 366: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=36d7
# 
#                                 data_out=14b7, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 368: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=448
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 368: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=448
# 
#                                 data_out=14b7, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 370: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4f13
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 370: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4f13
# 
#                                 data_out=14b7, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 372: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=7fc3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 372: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=7fc3
# 
#                                 data_out=14b7, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 374: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1cbd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 374: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1cbd
# 
#                                 data_out=14b7, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 376: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3cde
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 376: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3cde
# 
#                                 data_out=14b7, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 378: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=5ea0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 378: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=5ea0
# 
#                                 data_out=14b7, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 380: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=22bd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 380: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=22bd
# 
#                                 data_out=14b7, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 382: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=db31
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 382: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=db31
# 
#                                 data_out=14b7, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 384: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3aaf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 384: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3aaf
# 
#                                 data_out=9255, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 386: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6b4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 386: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6b4
# 
#                                 data_out=9255, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 388: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=afa2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 388: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=afa2
# 
#                                 data_out=7f4a, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 390: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e79
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 390: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e79
# 
#                                 data_out=7f4a, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 392: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d98
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 392: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d98
# 
#                                 data_out=7f4a, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 394: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=3259
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 394: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=3259
# 
#                                 data_out=7f4a, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 396: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=cb3a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 396: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=cb3a
# 
#                                 data_out=7f4a, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 398: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d4d9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 398: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d4d9
# 
#                                 data_out=7f4a, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 400: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f2c2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 400: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f2c2
# 
#                                 data_out=7f4a, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 402: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=d387
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 402: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=d387
# 
#                                 data_out=a1c5, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 404: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=faf0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 404: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=faf0
# 
#                                 data_out=30c2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 406: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1d35
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 406: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1d35
# 
#                                 data_out=30c2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 408: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9244
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 408: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9244
# 
#                                 data_out=30c2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 410: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2b0f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 410: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2b0f
# 
#                                 data_out=30c2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 412: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=34dc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 412: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=34dc
# 
#                                 data_out=30c2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 414: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=56e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 414: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=56e1
# 
#                                 data_out=89a0, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 416: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=62cf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 416: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=62cf
# 
#                                 data_out=89a0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 418: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=faad
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 418: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=faad
# 
#                                 data_out=4f13, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 420: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bf33
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 420: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bf33
# 
#                                 data_out=4f13, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 422: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e52e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 422: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e52e
# 
#                                 data_out=4f13, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 424: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=ae3a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 424: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=ae3a
# 
#                                 data_out=1cbd, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 426: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=31c1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 426: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=31c1
# 
#                                 data_out=3cde, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 428: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8a59
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 428: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8a59
# 
#                                 data_out=3cde, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 430: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=67f3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 430: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=67f3
# 
#                                 data_out=3cde, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 432: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=260
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 432: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=260
# 
#                                 data_out=3cde, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 434: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=2731
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 434: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=2731
# 
#                                 data_out=6b4, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 436: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7efb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 436: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7efb
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 438: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=21b6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 438: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=21b6
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 440: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=84b6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 440: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=84b6
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 442: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=dacd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 442: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=dacd
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 444: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5a49
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 444: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5a49
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 446: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2ad6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 446: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2ad6
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 448: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f78
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 448: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f78
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 450: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=1e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 450: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=1e
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 452: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=fd8a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 452: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=fd8a
# 
#                                 data_out=4e79, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 454: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4b23
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 454: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4b23
# 
#                                 data_out=4e79, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 456: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=abf2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 456: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=abf2
# 
#                                 data_out=4e79, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 458: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=4286
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 458: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=4286
# 
#                                 data_out=4e79, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 460: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d4db
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 460: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d4db
# 
#                                 data_out=4e79, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 462: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=aeb1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 462: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=aeb1
# 
#                                 data_out=faf0, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 464: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1b9d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 464: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1b9d
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 466: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=661c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 466: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=661c
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 468: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=b375
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 468: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=b375
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 470: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2194
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 470: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2194
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 472: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6875
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 472: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6875
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 474: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7515
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 474: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7515
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 476: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=cc7f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 476: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=cc7f
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 478: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d243
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 478: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d243
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 480: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5872
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 480: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5872
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 482: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a8e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 482: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a8e1
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 484: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=e6d2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 484: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=e6d2
# 
#                                 data_out=1d35, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 486: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=5ce1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 486: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=5ce1
# 
#                                 data_out=1d35, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 488: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1f50
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 488: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1f50
# 
#                                 data_out=1d35, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 490: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=715e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 490: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=715e
# 
#                                 data_out=1d35, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 492: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=156d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 492: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=156d
# 
#                                 data_out=1d35, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 494: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3a18
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 494: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3a18
# 
#                                 data_out=1d35, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 496: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=4adf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 496: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=4adf
# 
#                                 data_out=1d35, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 498: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=70ce
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 498: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=70ce
# 
#                                 data_out=1d35, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 500: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=f0ab
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 500: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=f0ab
# 
#                                 data_out=62cf, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 502: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=48d5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 502: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=48d5
# 
#                                 data_out=bf33, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 504: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=1278
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 504: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=1278
# 
#                                 data_out=31c1, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 506: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=386e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 506: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=386e
# 
#                                 data_out=31c1, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 508: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=aa08
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 508: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=aa08
# 
#                                 data_out=8a59, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 510: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=482d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 510: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=482d
# 
#                                 data_out=8a59, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 512: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9417
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 512: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9417
# 
#                                 data_out=8a59, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 514: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=1fe7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 514: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=1fe7
# 
#                                 data_out=8a59, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 516: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=14
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 516: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=14
# 
#                                 data_out=7efb, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 518: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe9a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 518: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe9a
# 
#                                 data_out=7efb, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 520: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=54f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 520: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=54f
# 
#                                 data_out=7efb, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 522: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b135
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 522: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b135
# 
#                                 data_out=7efb, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(70) @ 522: uvm_test_top [TEST run_phase] Stimulus Generation write_read Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 522: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_scoreboard.sv(102) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Successful transactions: 261
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_scoreboard.sv(103) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Faild transactions: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  536
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRIVER run_phase]   261
# [MONITOR run_phase]   261
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD report_phase]     2
# [TEST run_phase]     8
# [TEST_DONE]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 522 ns  Iteration: 61  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Compile of fifo_IF.sv was successful.
# Compile of fifo_seq_item.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# $
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_IF(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.fifo_seq_item_pkg(fast)
# Loading work.fifo_write_read_seq_pkg(fast)
# Loading work.fifo_read_seq_pkg(fast)
# Loading work.fifo_write_seq_pkg(fast)
# Loading work.fifo_reset_seq_pkg(fast)
# Loading work.fifo_coverage_pkg(fast)
# Loading work.fifo_scoreboard_pkg(fast)
# Loading work.fifo_monitor_pkg(fast)
# Loading work.fifo_config_obj_pkg(fast)
# Loading work.fifo_driver_pkg(fast)
# Loading work.fifo_sequencer_pkg(fast)
# Loading work.fifo_agent_pkg(fast)
# Loading work.fifo_env_pkg(fast)
# Loading work.fifo_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.fifo_IF(fast__2)
# Loading work.FIFO(fast)
# Loading work.fifo_sva(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(52) @ 0: uvm_test_top [TEST run_phase] RESET is Asserted
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# ** Error: Assertion error.
#    Time: 0 ns  Scope: top.DUT.sva.assert_reset File: C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_sva.sv Line: 9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 2: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 2: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =0 , wr_en =0, rd_en =0 ,data_in=0
# 
#                                 data_out=x, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(55) @ 2: uvm_test_top [TEST run_phase] RESET is Deasserted
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(58) @ 2: uvm_test_top [TEST run_phase] Stimulus Generation write Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 4: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f98e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 4: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f98e
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 6: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=83a2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 6: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=83a2
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 8: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7cf1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 8: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7cf1
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 10: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8d0e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 10: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8d0e
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 12: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c12b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 12: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c12b
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 14: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=54e3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 14: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=54e3
# 
#                                 data_out=x, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 16: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ffe
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 16: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ffe
# 
#                                 data_out=x, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 18: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c19a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 18: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c19a
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 20: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=580e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 20: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=580e
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 22: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5236
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 22: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5236
# 
#                                 data_out=x, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(60) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation write Ended
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(63) @ 22: uvm_test_top [TEST run_phase] Stimulus Generation read Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 24: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=201
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 24: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=201
# 
#                                 data_out=f98e, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 26: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=c694
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 26: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=c694
# 
#                                 data_out=83a2, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 28: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=b26b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 28: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=b26b
# 
#                                 data_out=7cf1, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 30: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 30: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=62a1
# 
#                                 data_out=8d0e, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 32: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f05
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 32: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f05
# 
#                                 data_out=c12b, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 34: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9bd3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 34: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9bd3
# 
#                                 data_out=54e3, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 36: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7a57
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 36: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7a57
# 
#                                 data_out=1ffe, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 38: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=6428
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 38: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=6428
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 40: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=2673
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 40: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=2673
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 42: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=83de
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 42: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=83de
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(65) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation read Ended
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(68) @ 42: uvm_test_top [TEST run_phase] Stimulus Generation write_read Started
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 44: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2e51
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 44: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2e51
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 46: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4335
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 46: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4335
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 48: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=81e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 48: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=81e7
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 50: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e387
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 50: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e387
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 52: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=95d6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 52: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=95d6
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 54: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2659
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 54: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2659
# 
#                                 data_out=c19a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 56: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4b8b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 56: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4b8b
# 
#                                 data_out=c19a, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 58: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=157f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 58: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=157f
# 
#                                 data_out=c19a, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 60: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=476c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 60: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=476c
# 
#                                 data_out=c19a, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 62: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=38f3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 62: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=38f3
# 
#                                 data_out=c19a, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 64: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=b459
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 64: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=b459
# 
#                                 data_out=2e51, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 66: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=e309
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 66: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=e309
# 
#                                 data_out=4335, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 68: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=561a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 68: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=561a
# 
#                                 data_out=81e7, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 70: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=97c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 70: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=97c
# 
#                                 data_out=e387, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 72: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=d21f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 72: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=d21f
# 
#                                 data_out=95d6, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 74: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9898
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 74: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9898
# 
#                                 data_out=2659, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 76: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=e441
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 76: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=e441
# 
#                                 data_out=4b8b, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 78: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=a372
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 78: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=a372
# 
#                                 data_out=157f, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 80: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=e5b7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 80: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=e5b7
# 
#                                 data_out=157f, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 82: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=976b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 82: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=976b
# 
#                                 data_out=157f, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 84: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d923
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 84: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d923
# 
#                                 data_out=157f, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 86: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b39f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 86: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b39f
# 
#                                 data_out=157f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 88: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fa3f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 88: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fa3f
# 
#                                 data_out=157f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 90: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=779f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 90: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=779f
# 
#                                 data_out=157f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 92: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=af37
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 92: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=af37
# 
#                                 data_out=157f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 94: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=13a9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 94: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=13a9
# 
#                                 data_out=157f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 96: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f8ff
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 96: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f8ff
# 
#                                 data_out=157f, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 98: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=33e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 98: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=33e
# 
#                                 data_out=157f, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 100: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2cea
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 100: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2cea
# 
#                                 data_out=157f, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 102: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=85f8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 102: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=85f8
# 
#                                 data_out=157f, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 104: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f3db
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 104: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f3db
# 
#                                 data_out=d923, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 106: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3ea7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 106: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3ea7
# 
#                                 data_out=b39f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 108: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3a66
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 108: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3a66
# 
#                                 data_out=fa3f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 110: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=df8d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 110: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=df8d
# 
#                                 data_out=779f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 112: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f786
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 112: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f786
# 
#                                 data_out=af37, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 114: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8362
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 114: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8362
# 
#                                 data_out=13a9, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 116: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=19db
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 116: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=19db
# 
#                                 data_out=f8ff, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 118: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7c35
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 118: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7c35
# 
#                                 data_out=33e, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 120: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=d391
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 120: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=d391
# 
#                                 data_out=33e, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 122: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=6bf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 122: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=6bf
# 
#                                 data_out=33e, full=0, almostfull=0, empty=1, almostempty=0,overflow=0, underflow=1, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 124: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ba9f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 124: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ba9f
# 
#                                 data_out=33e, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 126: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=665b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 126: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=665b
# 
#                                 data_out=33e, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 128: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=da02
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 128: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=da02
# 
#                                 data_out=33e, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 130: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=6097
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 130: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=6097
# 
#                                 data_out=33e, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 132: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=e724
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 132: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=e724
# 
#                                 data_out=ba9f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 134: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3e24
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 134: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3e24
# 
#                                 data_out=665b, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 136: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dcd8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 136: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dcd8
# 
#                                 data_out=665b, full=0, almostfull=0, empty=0, almostempty=1,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 138: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=11c0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 138: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=11c0
# 
#                                 data_out=665b, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 140: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=3e47
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 140: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=3e47
# 
#                                 data_out=665b, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 142: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a12
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 142: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a12
# 
#                                 data_out=665b, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 144: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ea8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 144: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ea8
# 
#                                 data_out=665b, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 146: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=1f70
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 146: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=1f70
# 
#                                 data_out=da02, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 148: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3e19
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 148: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3e19
# 
#                                 data_out=da02, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 150: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6101
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 150: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6101
# 
#                                 data_out=da02, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 152: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a0ef
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 152: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a0ef
# 
#                                 data_out=da02, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 154: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e4de
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 154: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e4de
# 
#                                 data_out=da02, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 156: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=bafb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 156: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=bafb
# 
#                                 data_out=da02, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 158: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=ca2c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 158: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=ca2c
# 
#                                 data_out=da02, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 160: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=beea
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 160: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=beea
# 
#                                 data_out=da02, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 162: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=c3c1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 162: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=c3c1
# 
#                                 data_out=11c0, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 164: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9463
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 164: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9463
# 
#                                 data_out=a12, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 166: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2c56
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 166: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2c56
# 
#                                 data_out=a12, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 168: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=8893
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 168: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=8893
# 
#                                 data_out=1ea8, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 170: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dc7e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 170: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dc7e
# 
#                                 data_out=1ea8, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 172: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=4f38
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 172: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=4f38
# 
#                                 data_out=1ea8, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 174: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ad4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 174: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3ad4
# 
#                                 data_out=1ea8, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 176: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=6fa
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 176: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=6fa
# 
#                                 data_out=1f70, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 178: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b06e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 178: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b06e
# 
#                                 data_out=1f70, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 180: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=d200
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 180: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=d200
# 
#                                 data_out=3e19, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 182: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=db0f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 182: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=db0f
# 
#                                 data_out=3e19, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 184: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ac7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 184: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1ac7
# 
#                                 data_out=3e19, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 186: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=cc9b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 186: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=cc9b
# 
#                                 data_out=3e19, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 188: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a07
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 188: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a07
# 
#                                 data_out=3e19, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 190: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=7fc2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 190: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=7fc2
# 
#                                 data_out=6101, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 192: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e65b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 192: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e65b
# 
#                                 data_out=6101, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 194: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=7560
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 194: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=7560
# 
#                                 data_out=a0ef, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 196: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=9f66
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 196: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=9f66
# 
#                                 data_out=ca2c, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 198: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=c3ab
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 198: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=c3ab
# 
#                                 data_out=ca2c, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 200: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=6bee
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 200: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=6bee
# 
#                                 data_out=ca2c, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 202: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=38db
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 202: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=38db
# 
#                                 data_out=ca2c, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 204: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=111e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 204: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=111e
# 
#                                 data_out=ca2c, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 206: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=7737
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 206: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=7737
# 
#                                 data_out=2c56, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 208: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c365
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 208: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c365
# 
#                                 data_out=3ad4, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 210: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=45e3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 210: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=45e3
# 
#                                 data_out=6fa, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 212: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=512a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 212: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=512a
# 
#                                 data_out=6fa, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 214: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bc30
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 214: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bc30
# 
#                                 data_out=6fa, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 216: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=847c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 216: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=847c
# 
#                                 data_out=6fa, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 218: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=1d4d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 218: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=1d4d
# 
#                                 data_out=6fa, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 220: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a1af
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 220: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a1af
# 
#                                 data_out=6fa, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 222: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=a20a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 222: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=a20a
# 
#                                 data_out=6fa, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 224: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=3b23
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 224: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=3b23
# 
#                                 data_out=b06e, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 226: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=ebd2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 226: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=ebd2
# 
#                                 data_out=db0f, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 228: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=7cfb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 228: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=7cfb
# 
#                                 data_out=db0f, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 230: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d9ca
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 230: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d9ca
# 
#                                 data_out=db0f, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 232: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a538
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 232: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a538
# 
#                                 data_out=db0f, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 234: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=9051
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 234: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=9051
# 
#                                 data_out=e65b, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 236: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=4d79
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 236: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=4d79
# 
#                                 data_out=c3ab, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 238: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a51a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 238: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a51a
# 
#                                 data_out=c3ab, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 240: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb8f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 240: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb8f
# 
#                                 data_out=c3ab, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 242: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bc1f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 242: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bc1f
# 
#                                 data_out=c3ab, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 244: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=7e6e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 244: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=7e6e
# 
#                                 data_out=111e, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 246: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=27aa
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 246: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=27aa
# 
#                                 data_out=111e, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 248: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=5db0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 248: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=5db0
# 
#                                 data_out=c365, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 250: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=f978
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 250: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=f978
# 
#                                 data_out=c365, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 252: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5fc6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 252: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5fc6
# 
#                                 data_out=c365, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 254: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=60c7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 254: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=60c7
# 
#                                 data_out=c365, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 256: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=b332
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 256: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=b332
# 
#                                 data_out=512a, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 258: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=984f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 258: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=984f
# 
#                                 data_out=512a, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 260: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=c51a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 260: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=c51a
# 
#                                 data_out=512a, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 262: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5562
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 262: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5562
# 
#                                 data_out=512a, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 264: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=f95d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 264: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=f95d
# 
#                                 data_out=bc30, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 266: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c1cd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 266: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c1cd
# 
#                                 data_out=ebd2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 268: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfb3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 268: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=dfb3
# 
#                                 data_out=ebd2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 270: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=546a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 270: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=546a
# 
#                                 data_out=ebd2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 272: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=681b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 272: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=681b
# 
#                                 data_out=ebd2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 274: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=20e0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 274: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=20e0
# 
#                                 data_out=d9ca, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 276: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c6ff
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 276: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c6ff
# 
#                                 data_out=a51a, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 278: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=6aa9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 278: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=6aa9
# 
#                                 data_out=bb8f, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 280: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b34a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 280: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b34a
# 
#                                 data_out=bb8f, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 282: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=19ed
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 282: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=19ed
# 
#                                 data_out=bb8f, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 284: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b2f0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 284: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b2f0
# 
#                                 data_out=bb8f, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 286: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e932
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 286: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e932
# 
#                                 data_out=bb8f, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 288: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6eea
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 288: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6eea
# 
#                                 data_out=bb8f, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 290: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=e6a4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 290: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=e6a4
# 
#                                 data_out=27aa, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 292: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d9e7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 292: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d9e7
# 
#                                 data_out=27aa, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 294: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=7f77
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 294: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=7f77
# 
#                                 data_out=27aa, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 296: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=b82c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 296: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=b82c
# 
#                                 data_out=f978, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 298: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=54d2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 298: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=54d2
# 
#                                 data_out=f978, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 300: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=b66b
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 300: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=b66b
# 
#                                 data_out=984f, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 302: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3f36
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 302: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3f36
# 
#                                 data_out=984f, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 304: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=5f0a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 304: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=5f0a
# 
#                                 data_out=c1cd, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 306: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=ad63
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 306: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=ad63
# 
#                                 data_out=546a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 308: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=68eb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 308: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=68eb
# 
#                                 data_out=546a, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 310: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2678
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 310: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2678
# 
#                                 data_out=546a, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 312: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=93b3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 312: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=93b3
# 
#                                 data_out=c6ff, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 314: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=6b57
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 314: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=6b57
# 
#                                 data_out=6aa9, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 316: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8421
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 316: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8421
# 
#                                 data_out=6aa9, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 318: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=d61c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 318: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=d61c
# 
#                                 data_out=b34a, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 320: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=5928
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 320: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=5928
# 
#                                 data_out=b34a, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 322: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=e12a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 322: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=e12a
# 
#                                 data_out=54d2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 324: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3b75
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 324: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3b75
# 
#                                 data_out=54d2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 326: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8a45
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 326: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8a45
# 
#                                 data_out=54d2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 328: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=9dbc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 328: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=9dbc
# 
#                                 data_out=54d2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 330: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9985
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 330: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9985
# 
#                                 data_out=54d2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 332: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=d2ba
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 332: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=d2ba
# 
#                                 data_out=3f36, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 334: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=e338
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 334: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=e338
# 
#                                 data_out=3f36, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 336: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=6eb8
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 336: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=6eb8
# 
#                                 data_out=ad63, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 338: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=ffc5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 338: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=ffc5
# 
#                                 data_out=2678, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 340: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb85
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 340: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bb85
# 
#                                 data_out=2678, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 342: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=67d9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 342: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=67d9
# 
#                                 data_out=93b3, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 344: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=b4a7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 344: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=b4a7
# 
#                                 data_out=6b57, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 346: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=14b7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 346: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=14b7
# 
#                                 data_out=8421, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 348: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=9255
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 348: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=9255
# 
#                                 data_out=e12a, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 350: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=7f4a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 350: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=7f4a
# 
#                                 data_out=3b75, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 352: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e06d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 352: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e06d
# 
#                                 data_out=3b75, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 354: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a1c5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 354: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a1c5
# 
#                                 data_out=3b75, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 356: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a65d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 356: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a65d
# 
#                                 data_out=3b75, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 358: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=c90e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 358: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=c90e
# 
#                                 data_out=e338, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 360: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=af12
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 360: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=af12
# 
#                                 data_out=bb85, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 362: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=30c2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 362: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=30c2
# 
#                                 data_out=67d9, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 364: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=89a0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 364: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=89a0
# 
#                                 data_out=b4a7, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 366: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=36d7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 366: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=36d7
# 
#                                 data_out=14b7, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 368: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=448
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 368: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=448
# 
#                                 data_out=14b7, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 370: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4f13
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 370: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4f13
# 
#                                 data_out=14b7, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 372: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=7fc3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 372: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=7fc3
# 
#                                 data_out=14b7, full=0, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 374: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1cbd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 374: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1cbd
# 
#                                 data_out=14b7, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 376: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3cde
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 376: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3cde
# 
#                                 data_out=14b7, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 378: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=5ea0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 378: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=5ea0
# 
#                                 data_out=14b7, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 380: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=22bd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 380: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=22bd
# 
#                                 data_out=14b7, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 382: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=db31
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 382: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=db31
# 
#                                 data_out=14b7, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 384: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=3aaf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 384: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=3aaf
# 
#                                 data_out=9255, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 386: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6b4
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 386: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6b4
# 
#                                 data_out=9255, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 388: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=afa2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 388: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=afa2
# 
#                                 data_out=7f4a, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 390: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e79
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 390: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4e79
# 
#                                 data_out=7f4a, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 392: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d98
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 392: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4d98
# 
#                                 data_out=7f4a, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 394: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=3259
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 394: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=3259
# 
#                                 data_out=7f4a, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 396: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=cb3a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 396: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=cb3a
# 
#                                 data_out=7f4a, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 398: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d4d9
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 398: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d4d9
# 
#                                 data_out=7f4a, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 400: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=f2c2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 400: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=f2c2
# 
#                                 data_out=7f4a, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 402: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=d387
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 402: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=d387
# 
#                                 data_out=a1c5, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 404: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=faf0
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 404: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=faf0
# 
#                                 data_out=30c2, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 406: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1d35
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 406: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1d35
# 
#                                 data_out=30c2, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 408: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9244
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 408: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9244
# 
#                                 data_out=30c2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 410: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2b0f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 410: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2b0f
# 
#                                 data_out=30c2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 412: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=34dc
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 412: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=34dc
# 
#                                 data_out=30c2, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 414: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=56e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 414: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=56e1
# 
#                                 data_out=89a0, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 416: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=62cf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 416: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=62cf
# 
#                                 data_out=89a0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 418: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=faad
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 418: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=faad
# 
#                                 data_out=4f13, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 420: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=bf33
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 420: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=bf33
# 
#                                 data_out=4f13, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 422: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=e52e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 422: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=e52e
# 
#                                 data_out=4f13, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 424: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=ae3a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 424: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=ae3a
# 
#                                 data_out=1cbd, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 426: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=31c1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 426: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=31c1
# 
#                                 data_out=3cde, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 428: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8a59
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 428: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8a59
# 
#                                 data_out=3cde, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 430: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=67f3
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 430: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=67f3
# 
#                                 data_out=3cde, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 432: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=260
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 432: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=260
# 
#                                 data_out=3cde, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 434: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=2731
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 434: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=2731
# 
#                                 data_out=6b4, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 436: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7efb
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 436: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7efb
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 438: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=21b6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 438: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=21b6
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 440: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=84b6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 440: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=84b6
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 442: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=dacd
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 442: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=dacd
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 444: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5a49
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 444: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5a49
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 446: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2ad6
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 446: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2ad6
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 448: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f78
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 448: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=8f78
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 450: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=1e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 450: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=1e
# 
#                                 data_out=6b4, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 452: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=fd8a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 452: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=fd8a
# 
#                                 data_out=4e79, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 454: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=4b23
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 454: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=4b23
# 
#                                 data_out=4e79, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 456: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=abf2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 456: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=abf2
# 
#                                 data_out=4e79, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 458: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=4286
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 458: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=4286
# 
#                                 data_out=4e79, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 460: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=d4db
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 460: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=d4db
# 
#                                 data_out=4e79, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 462: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =1 ,data_in=aeb1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 462: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =1 ,data_in=aeb1
# 
#                                 data_out=faf0, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 464: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1b9d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 464: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1b9d
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 466: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=661c
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 466: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=661c
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 468: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=b375
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 468: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=b375
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 470: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=2194
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 470: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=2194
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 472: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=6875
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 472: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=6875
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 474: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=7515
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 474: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=7515
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 476: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=cc7f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 476: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=cc7f
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 478: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=d243
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 478: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=d243
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 480: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=5872
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 480: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=5872
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 482: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=a8e1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 482: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=a8e1
# 
#                                 data_out=faf0, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 484: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=e6d2
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 484: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=e6d2
# 
#                                 data_out=1d35, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 486: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=5ce1
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 486: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=5ce1
# 
#                                 data_out=1d35, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 488: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=1f50
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 488: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=1f50
# 
#                                 data_out=1d35, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 490: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=715e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 490: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=715e
# 
#                                 data_out=1d35, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 492: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=156d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 492: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=156d
# 
#                                 data_out=1d35, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 494: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=3a18
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 494: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=3a18
# 
#                                 data_out=1d35, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 496: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=4adf
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 496: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=4adf
# 
#                                 data_out=1d35, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 498: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=70ce
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 498: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=70ce
# 
#                                 data_out=1d35, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 500: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=f0ab
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 500: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=f0ab
# 
#                                 data_out=62cf, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 502: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=48d5
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 502: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=48d5
# 
#                                 data_out=bf33, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 504: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=1278
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 504: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=1278
# 
#                                 data_out=31c1, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 506: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=386e
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 506: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=386e
# 
#                                 data_out=31c1, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 508: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=aa08
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 508: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=aa08
# 
#                                 data_out=8a59, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 510: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=482d
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 510: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=482d
# 
#                                 data_out=8a59, full=0, almostfull=1, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 512: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=9417
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 512: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=9417
# 
#                                 data_out=8a59, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 514: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=1fe7
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 514: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=1fe7
# 
#                                 data_out=8a59, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 516: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =1 ,data_in=14
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 516: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =1 ,data_in=14
# 
#                                 data_out=7efb, full=0, almostfull=1, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 518: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe9a
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 518: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=fe9a
# 
#                                 data_out=7efb, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=1 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 520: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =0, rd_en =0 ,data_in=54f
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 520: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =0, rd_en =0 ,data_in=54f
# 
#                                 data_out=7efb, full=1, almostfull=0, empty=0, almostempty=0,overflow=0, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_driver.sv(33) @ 522: uvm_test_top.env.agent.driver [DRIVER run_phase] rst_n =1 , wr_en =1, rd_en =0 ,data_in=b135
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_monitor.sv(42) @ 522: uvm_test_top.env.agent.monitor [MONITOR run_phase]  rst_n =1 , wr_en =1, rd_en =0 ,data_in=b135
# 
#                                 data_out=7efb, full=1, almostfull=0, empty=0, almostempty=0,overflow=1, underflow=0, wr_ack=0 
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_test.sv(70) @ 522: uvm_test_top [TEST run_phase] Stimulus Generation write_read Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 522: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_scoreboard.sv(102) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Successful transactions: 261
# UVM_INFO C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/fifo_scoreboard.sv(103) @ 522: uvm_test_top.env.scoreboard [SCOREBOARD report_phase] Total Faild transactions: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  536
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRIVER run_phase]   261
# [MONITOR run_phase]   261
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD report_phase]     2
# [TEST run_phase]     8
# [TEST_DONE]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 522 ns  Iteration: 61  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/intelFPGA/ver_diploma/Final_Project/FIFO_UVM/demo_FIFO_UVM.mpf).  File can not be renamed.
# Saving coverage database on exit...
# End time: 16:18:10 on May 09,2025, Elapsed time: 4:18:19
# Errors: 3, Warnings: 1
