Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Nov 30 20:03:13 2017
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_control_sets -verbose -file pattern_compare_control_sets_placed.rpt
| Design       : pattern_compare
| Device       : xcku035
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               1 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              67 |           19 |
| Yes          | No                    | Yes                    |               5 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+-------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                 | reset_IBUF_inst/O |                0 |              1 |
|  clk_IBUF_BUFG | check_pattern_done_i_1_n_0      | reset_IBUF_inst/O |                1 |              1 |
|  clk_IBUF_BUFG | patterns_matched[0]_i_1_n_0     | reset_IBUF_inst/O |                1 |              1 |
|  clk_IBUF_BUFG | patterns_matched[1]_i_1_n_0     | reset_IBUF_inst/O |                0 |              1 |
|  clk_IBUF_BUFG | patterns_matched[2]_i_1_n_0     | reset_IBUF_inst/O |                0 |              1 |
|  clk_IBUF_BUFG | patterns_matched[3]_i_1_n_0     | reset_IBUF_inst/O |                1 |              1 |
|  clk_IBUF_BUFG | counter[2]_i_1_n_0              |                   |                1 |              3 |
|  clk_IBUF_BUFG | current_pattern[0,1][7]_i_1_n_0 |                   |               18 |             64 |
+----------------+---------------------------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 3      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


