# rv32i-core
Risc V core implemeting rv32i base ISA in verilog
Can run all rv32i instructions except fence, ECALL, EBREAK and CSR instructions 