// Copyright (C) 2008 ASIP Solutions, Inc. All rights reserved. 
// Generated by ASIP Meister 2.3 on 2008/09/25 18:05:01 
Version{
 2.3
}
FileType{
 Design
}
Database{
 path{
  ./peas3
 }
 sufix{
  pdb
 }
 type{
  PEAS3 DataFile
 }

}
Preference{
 Version{
  2.3
 }

}
AbsLevelArch{
 Complete{
  ON
 }
 CPUtype{
  midTitle{
   CPU_type
  }
  label{
   CPU type
  }
  method{
   radiobutton  Pipeline
  }
  select{
   Pipeline
  }
  Pipeline{
   midTitle{
    Pipeline_architecture
   }
   StageNum{
    midTitle{
     Number_of_stages
    }
    label{
     Num. of Stages
    }
    method{
     factor stage
    }
    unit{
     
    }
    select{
     5
    }

   }
   CommonStageNum{
    midTitle{
     Number_of_common_stages
    }
    label{
     Num. of Common Stages
    }
    method{
     integer
    }
    unit{
     
    }
    select{
     0
    }
    enable{
     false
    }

   }
   DecodeStage{
    midTitle{
     
    }
    label{
     Decode Stage
    }
    method{
     integer
    }
    unit{
     [-th]
    }
    select{
     2
    }

   }
   StageDef{
    midTitle{
     Stage_Definition
    }
    method{
     dylist stage
    }
    stage{
     midTitle{
      stage
     }
     1{
      midTitle{
       stage1
      }
      label{
       1
      }
      method{
       specified
      }
      unit{
       [cycle]
      }
      select{
       IF,1,fetch
      }

     }
     2{
      midTitle{
       stage2
      }
      label{
       2
      }
      method{
       specified
      }
      unit{
       [cycle]
      }
      select{
       ID,1,decode
      }

     }
     3{
      midTitle{
       stage3
      }
      label{
       3
      }
      method{
       specified
      }
      unit{
       [cycle]
      }
      select{
       EXE,1,exec
      }

     }
     4{
      midTitle{
       stage4
      }
      label{
       4
      }
      method{
       specified
      }
      unit{
       [cycle]
      }
      select{
       MEM,1,memory_read & memory_write
      }

     }
     5{
      midTitle{
       stage5
      }
      label{
       5
      }
      method{
       specified
      }
      unit{
       [cycle]
      }
      select{
       WB,1,register_write
      }

     }

    }

   }
   MultiscInterlock{
    midTitle{
     Multi_cycle_interlock
    }
    label{
     Multi cycle interlock
    }
    method{
     radiobutton Yes No
    }
    select{
     Yes
    }
    enable{
     false
    }

   }
   DataHazInterlock{
    midTitle{
     Data_hazard_interlock
    }
    label{
     Data hazard interlock
    }
    method{
     radiobutton Yes No
    }
    select{
     No
    }
    enable{
     false
    }

   }
   RegBypass{
    midTitle{
     Register_bypass
    }
    label{
     Register bypass
    }
    method{
     radiobutton Yes No
    }
    select{
     No
    }
    enable{
     false
    }

   }
   DlydBranch{
    midTitle{
     Delayed_branch
    }
    label{
     Delayed branch
    }
    method{
     radiobutton Yes No
    }
    select{
     Yes
    }
    Yes{
     midTitle{
      Number_of_exec_delayed_slot
     }
     DelaySlot{
      midTitle{
       number
      }
      label{
       Num. of delayed slot
      }
      method{
       integer
      }
      unit{
       [instruction]
      }
      select{
       1
      }

     }

    }

   }

  }

 }
 MAXInstBitWidth{
  midTitle{
   MAX_instruction_bit_width
  }
  label{
   Max inst. bit width
  }
  method{
   integer
  }
  unit{
   [bit]
  }
  select{
   32
  }

 }
 Projectname{
  midTitle{
   
  }
  label{
   Project name
  }
  method{
   entry
  }
  select{
   ASIP Meister Tutorial
  }

 }
 FhmWorkname{
  midTitle{
   Fhm_workname
  }
  label{
   Fhm workname
  }
  method{
   entry
  }
  select{
   FHM_work
  }
  enable{
   false
  }

 }
 Revision{
  midTitle{
   
  }
  label{
   Revision No.
  }
  method{
   message
  }
  select{
   ver 2.3 : ASIP Meister Tutorial
  }

 }
 DesignConst{
  midTitle{
   
  }
  method{
   list Design_Goal
  }
  Design_Goal{
   midTitle{
    construciton
   }
   Area{
    midTitle{
     Goal_area
    }
    label{
     Goal Area
    }
    method{
     integer
    }
    unit{
     [gates]
    }
    select{
     40000
    }

   }
   Delay{
    midTitle{
     Goal_delay
    }
    label{
     Goal Delay
    }
    method{
     integer
    }
    unit{
     [ns]
    }
    select{
     20
    }

   }
   PowerS{
    midTitle{
     Goal_power_S
    }
    label{
     Goal Power S
    }
    method{
     integer
    }
    unit{
     [uW/MHz]
    }
    select{
     4000
    }

   }

  }

 }
 Priority{
  midTitle{
   Priority
  }
  label{
   Design Priority
  }
  method{
   radiobutton Area Performance Power
  }
  select{
   Area
  }

 }
 MAXDataBitWidth{
  midTitle{
   MAX_data_width
  }
  label{
   Max data bit width
  }
  method{
   integer
  }
  unit{
   [bit]
  }
  select{
   32
  }

 }
 ProcessorDesign{
  midTitle{
   Processor_design
  }
  label{
   Processor design
  }
  method{
   radiobuttonDesign \"New Design\" \"New Design with Base Processor\" \"Base Processor Design\"
  }
  select{
   New Design
  }

 }
 UseCompiler{
  midTitle{
   Use_compiler
  }
  label{
   Use compiler
  }
  method{
   radiobuttonCom Yes No
  }
  select{
   No
  }

 }

}
EntityDecl{
 Complete{
  ON
 }
 ComponentName{
  small_RISC
 }
 Entity{
  1{
   valid{
    true
   }
   name{
    CLK
   }
   type{
    in
   }
   entity{
    1
   }
   attribute{
    clock
   }

  }
  2{
   valid{
    true
   }
   name{
    Reset
   }
   type{
    in
   }
   entity{
    1
   }
   attribute{
    reset
   }

  }
  3{
   valid{
    true
   }
   name{
    InstAB
   }
   type{
    out
   }
   entity{
    32
   }
   attribute{
    instruction_memory_address_bus
   }

  }
  4{
   valid{
    true
   }
   name{
    InstDB
   }
   type{
    in
   }
   entity{
    32
   }
   attribute{
    instruction_memory_data_in_bus
   }

  }
  5{
   valid{
    true
   }
   name{
    DataAB
   }
   type{
    out
   }
   entity{
    32
   }
   attribute{
    data_memory_address_bus
   }

  }
  6{
   valid{
    true
   }
   name{
    DataDB_in
   }
   type{
    in
   }
   entity{
    32
   }
   attribute{
    data_memory_data_in_bus
   }

  }
  7{
   valid{
    true
   }
   name{
    DataDB_out
   }
   type{
    out
   }
   entity{
    32
   }
   attribute{
    data_memory_data_out_bus
   }

  }
  8{
   valid{
    true
   }
   name{
    DataReq
   }
   type{
    out
   }
   entity{
    1
   }
   attribute{
    data_memory_request_bus
   }

  }
  9{
   valid{
    true
   }
   name{
    DataAck
   }
   type{
    in
   }
   entity{
    1
   }
   attribute{
    data_memory_acknowledge_bus
   }

  }
  10{
   valid{
    true
   }
   name{
    DataRW
   }
   type{
    out
   }
   entity{
    1
   }
   attribute{
    data_memory_rw_bus
   }

  }
  11{
   valid{
    true
   }
   name{
    DataMode
   }
   type{
    out
   }
   entity{
    2
   }
   attribute{
    data_memory_write_mode_bus
   }

  }
  12{
   valid{
    true
   }
   name{
    DataExt
   }
   type{
    out
   }
   entity{
    1
   }
   attribute{
    data_memory_ext_mode_bus
   }

  }
  13{
   valid{
    true
   }
   name{
    DataAddrError
   }
   type{
    in
   }
   entity{
    1
   }
   attribute{
    data_memory_address_error_bus
   }

  }
  14{
   valid{
    true
   }
   name{
    DataCancel
   }
   type{
    out
   }
   entity{
    1
   }
   attribute{
    data_memory_cancel_bus
   }

  }
  15{
   valid{
    false
   }
   name{
    
   }
   type{
    in
   }
   entity{
    1
   }
   attribute{
    interrupt
   }

  }
  16{
   valid{
    false
   }
   name{
    
   }
   type{
    out
   }
   entity{
    
   }
   attribute{
    unspecified
   }

  }

 }

}
ResourceDecl{
 Complete{
  ON
 }
 Instance{
  PC{
   valid{
    true
   }
   class{
    name{
     pcu
    }
    modelpath{
     /workdb/FHM_work/
    }
    use{
     Prog. Counter
    }
    parameter{
     bit_width{
      32
     }
     increment_step{
      4
     }
     adder_algorithm{
      default
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  IR{
   valid{
    true
   }
   class{
    name{
     register
    }
    modelpath{
     /basicfhmdb/storage/
    }
    use{
     Inst. Register
    }
    parameter{
     bit_width{
      32
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  GPR{
   valid{
    true
   }
   class{
    name{
     registerfile
    }
    modelpath{
     /basicfhmdb/storage/
    }
    use{
     Register File
    }
    parameter{
     bit_width{
      32
     }
     num_register{
      32
     }
     num_read_port{
      2
     }
     num_write_port{
      1
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  ALU{
   valid{
    true
   }
   class{
    name{
     alu
    }
    modelpath{
     /basicfhmdb/computational/
    }
    use{
     (unspecified)
    }
    parameter{
     bit_width{
      32
     }
     algorithm{
      default
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  EXT{
   valid{
    true
   }
   class{
    name{
     extender
    }
    modelpath{
     /basicfhmdb/computational/
    }
    use{
     (unspecified)
    }
    parameter{
     bit_width{
      16
     }
     bit_width_out{
      32
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  IMIFU{
   valid{
    true
   }
   class{
    name{
     mifu
    }
    modelpath{
     /workdb/FHM_work/
    }
    use{
     Inst. Memory
    }
    parameter{
     bit_width{
      32
     }
     address_space{
      32
     }
     access_width{
      32
     }
     access_mode{
      single_cycle
     }
     type{
      read_only
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  DMIFU{
   valid{
    true
   }
   class{
    name{
     mifu
    }
    modelpath{
     /workdb/FHM_work/
    }
    use{
     Data Memory
    }
    parameter{
     bit_width{
      32
     }
     address_space{
      32
     }
     access_width{
      8
     }
     access_mode{
      multi_cycle
     }
     type{
      read_write
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }

 }

}
StorageSpec{
 Complete{
  ON
 }
 RegisterFile{
  Before{
   0{
    Name{
     GPR[asc]
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     [bin-asc]
    }

   }

  }
  After{
   0{
    Name{
     GPR0
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     0
    }
    Usage{
     zero-reg
    }
    Location{
     original
    }
    Binary{
     00000
    }

   }
   1{
    Name{
     GPR1
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     1
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     00001
    }

   }
   2{
    Name{
     GPR2
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     2
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     00010
    }

   }
   3{
    Name{
     GPR3
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     3
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     00011
    }

   }
   4{
    Name{
     GPR4
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     4
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     00100
    }

   }
   5{
    Name{
     GPR5
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     5
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     00101
    }

   }
   6{
    Name{
     GPR6
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     6
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     00110
    }

   }
   7{
    Name{
     GPR7
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     7
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     00111
    }

   }
   8{
    Name{
     GPR8
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     8
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01000
    }

   }
   9{
    Name{
     GPR9
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     9
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01001
    }

   }
   10{
    Name{
     GPR10
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     10
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01010
    }

   }
   11{
    Name{
     GPR11
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     11
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01011
    }

   }
   12{
    Name{
     GPR12
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     12
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01100
    }

   }
   13{
    Name{
     GPR13
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     13
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01101
    }

   }
   14{
    Name{
     GPR14
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     14
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01110
    }

   }
   15{
    Name{
     GPR15
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     15
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01111
    }

   }
   16{
    Name{
     GPR16
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     16
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10000
    }

   }
   17{
    Name{
     GPR17
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     17
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10001
    }

   }
   18{
    Name{
     GPR18
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     18
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10010
    }

   }
   19{
    Name{
     GPR19
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     19
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10011
    }

   }
   20{
    Name{
     GPR20
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     20
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10100
    }

   }
   21{
    Name{
     GPR21
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     21
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10101
    }

   }
   22{
    Name{
     GPR22
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     22
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10110
    }

   }
   23{
    Name{
     GPR23
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     23
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10111
    }

   }
   24{
    Name{
     GPR24
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     24
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     11000
    }

   }
   25{
    Name{
     GPR25
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     25
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     11001
    }

   }
   26{
    Name{
     GPR26
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     26
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     11010
    }

   }
   27{
    Name{
     GPR27
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     27
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     11011
    }

   }
   28{
    Name{
     GPR28
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     28
    }
    Usage{
     sp
    }
    Location{
     original
    }
    Binary{
     11100
    }

   }
   29{
    Name{
     GPR29
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     29
    }
    Usage{
     fp
    }
    Location{
     original
    }
    Binary{
     11101
    }

   }
   30{
    Name{
     GPR30
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     30
    }
    Usage{
     link
    }
    Location{
     original
    }
    Binary{
     11110
    }

   }
   31{
    Name{
     GPR31
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     31
    }
    Usage{
     return
    }
    Location{
     original
    }
    Binary{
     11111
    }

   }

  }

 }
 Register{
  0{
   Name{
    PC
   }
   Resource{
    PC
   }
   Width{
    32
   }
   Usage{
    pc
   }
   Location{
    original
   }

  }
  1{
   Name{
    IR
   }
   Resource{
    IR
   }
   Width{
    32
   }
   Usage{
    ireg
   }
   Location{
    original
   }

  }

 }
 Memory{
  0{
   Name{
    IMIFU
   }
   Resource{
    IMIFU
   }
   Width{
    32
   }
   Usage{
    i-memory
   }
   Access{
    32
   }

  }
  1{
   Name{
    DMIFU
   }
   Resource{
    DMIFU
   }
   Width{
    32
   }
   Usage{
    d-memory
   }
   Access{
    8
   }

  }

 }

}
InstructionDecl{
 Complete{
  ON
 }
 MaxInstId{
  5
 }
 InstructionType{
  R_R  #1{
   Valid{
    true
   }
   Name{
    R_R
   }
   Entity{
    1{
     MSB{
      31
     }
     LSB{
      26
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      binary
     }
     Value{
      000000
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    2{
     MSB{
      25
     }
     LSB{
      21
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rs0
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rs0
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    3{
     MSB{
      20
     }
     LSB{
      16
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rs1
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rs1
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    4{
     MSB{
      15
     }
     LSB{
      11
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rd
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rd
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    5{
     MSB{
      10
     }
     LSB{
      0
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      name
     }
     Value{
      func
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }

   }

  }
  R_I  #1{
   Valid{
    true
   }
   Name{
    R_I
   }
   Entity{
    1{
     MSB{
      31
     }
     LSB{
      26
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      name
     }
     Value{
      op
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    2{
     MSB{
      25
     }
     LSB{
      21
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rs0
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rs0
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    3{
     MSB{
      20
     }
     LSB{
      16
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rd
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rd
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    4{
     MSB{
      15
     }
     LSB{
      0
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      const
     }
     Addr_mode{
      Immediate_data
     }
     Operand_Name{
      const
     }
     Element{
      Immediate
     }
     Reg_class{
      
     }

    }

   }

  }
  B  #1{
   Valid{
    true
   }
   Name{
    B
   }
   Entity{
    1{
     MSB{
      31
     }
     LSB{
      26
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      name
     }
     Value{
      op
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    2{
     MSB{
      25
     }
     LSB{
      21
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rs0
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rs0
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    3{
     MSB{
      20
     }
     LSB{
      16
     }
     FieldType{
      Reserved
     }
     FieldAttr{
      binary
     }
     Value{
      00000
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    4{
     MSB{
      15
     }
     LSB{
      0
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      const
     }
     Addr_mode{
      Immediate_data
     }
     Operand_Name{
      const
     }
     Element{
      Immediate
     }
     Reg_class{
      
     }

    }

   }

  }
  JP_T  #1{
   Valid{
    true
   }
   Name{
    JP_T
   }
   Entity{
    1{
     MSB{
      31
     }
     LSB{
      26
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      name
     }
     Value{
      op
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    2{
     MSB{
      25
     }
     LSB{
      16
     }
     FieldType{
      Reserved
     }
     FieldAttr{
      binary
     }
     Value{
      0000000000
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    3{
     MSB{
      15
     }
     LSB{
      0
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      const
     }
     Addr_mode{
      Immediate_data
     }
     Operand_Name{
      const
     }
     Element{
      Immediate
     }
     Reg_class{
      
     }

    }

   }

  }

 }
 Instruction{
  ADD  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    ADD
   }
   Id{
    0
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000100000
    }

   }
   Format{
    ADD rd rs0 rs1
   }

  }
  SUB  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SUB
   }
   Id{
    1
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000100010
    }

   }
   Format{
    SUB rd rs0 rs1
   }

  }
  LOAD  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    LOAD
   }
   Id{
    2
   }
   EditField{
    1{
     100000
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    LOAD rd rs0 const
   }

  }
  STORE  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    STORE
   }
   Id{
    3
   }
   EditField{
    1{
     101001
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    STORE rd rs0 const
   }

  }
  BEZ  #1{
   Type{
    B  #1
   }
   Valid{
    true
   }
   Name{
    BEZ
   }
   Id{
    4
   }
   EditField{
    1{
     000100
    }
    2{
     rs0
    }
    3{
     00000
    }
    4{
     const
    }

   }
   Format{
    BEZ rs0 const
   }

  }
  J  #1{
   Type{
    JP_T  #1
   }
   Valid{
    true
   }
   Name{
    J
   }
   Id{
    5
   }
   EditField{
    1{
     000010
    }
    2{
     0000000000
    }
    3{
     const
    }

   }
   Format{
    J const
   }

  }

 }

}
OperationDesc{
 Complete{
  OFF
 }
 InstBehavior{
  
 }
 ExceptionBehavior{
  Reset{
   valid{
    true
   }
   type{
    Reset
   }
   cycle{
    1
   }
   description{
    
   }
   assertion{
    
   }
   comment{
    
   }
   condition{
    condition_type{
     Unselected
    }
    Reset{
     valid{
      true
     }
     active_value{
      1
     }

    }

   }
   mask{
    maskable{
     NO
    }
    register_name{
     Unselected
    }
    position{
     
    }
    register_value{
     
    }

   }

  }

 }

}
CdefinitionDecl{
 Complete{
  OFF
 }
 C_data_type{
  0{
   type{
    char
   }
   alignment{
    8
   }
   size{
    8
   }

  }
  1{
   type{
    short
   }
   alignment{
    16
   }
   size{
    16
   }

  }
  2{
   type{
    int
   }
   alignment{
    32
   }
   size{
    32
   }

  }
  3{
   type{
    long
   }
   alignment{
    32
   }
   size{
    32
   }

  }
  4{
   type{
    float
   }
   alignment{
    32
   }
   size{
    32
   }

  }
  5{
   type{
    double
   }
   alignment{
    64
   }
   size{
    64
   }

  }
  6{
   type{
    pointer
   }
   alignment{
    32
   }
   size{
    32
   }

  }
  7{
   type{
    struct
   }
   alignment{
    8
   }
   size{
    none
   }

  }
  8{
   type{
    stack
   }
   alignment{
    32
   }
   size{
    none
   }

  }
  9{
   type{
    data
   }
   alignment{
    8
   }
   size{
    none
   }

  }

 }
 Data_macro{
  
 }
 C_ckf_prototype{
  
 }

}
MOD{
 Complete{
  ON
 }
 Common{
  COMMON{
   
  }

 }
 Instruction{
  ADD  #1{
   id{
    0
   }
   variable{
    wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
   }
   1{
    FETCH()
   }
   2{
    source0 = GPR.read0(rs0);
source1 = GPR.read1(rs1);
   }
   3{
    wire [3:0] flag;

<result, flag> = ALU.add(source0, source1);
   }
   4{
    
   }
   5{
    null = GPR.write0(rd, result);
   }

  }
  SUB  #1{
   id{
    1
   }
   variable{
    wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
   }
   1{
    FETCH()
   }
   2{
    source0 = GPR.read0(rs0);
source1 = GPR.read1(rs1);
   }
   3{
    wire [3:0] flag;

<result, flag> = ALU.sub(source0, source1);
   }
   4{
    
   }
   5{
    null = GPR.write0(rd, result);
   }

  }
  LOAD  #1{
   id{
    2
   }
   variable{
    wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] addr;
   }
   1{
    FETCH()
   }
   2{
    source0 = GPR.read0(rs0);
source1 = EXT.sign(const);
   }
   3{
    wire [3:0] flag;

<addr, flag> = ALU.add(source0, source1);
   }
   4{
    wire err;

<result, err> = DMIFU.ld_32(addr);
   }
   5{
    null = GPR.write0(rd, result);
   }

  }
  STORE  #1{
   id{
    3
   }
   variable{
    wire [31:0] data;
wire [31:0] base;
wire [31:0] offset;
wire [31:0] addr;
   }
   1{
    FETCH()
   }
   2{
    data = GPR.read0(rd);
base = GPR.read1(rs0);
offset = EXT.sign(const);
   }
   3{
    wire [3:0] flag;

<addr, flag> = ALU.add(base, offset);
   }
   4{
    wire err;

err = DMIFU.s_32(addr, data);
   }
   5{
    
   }

  }
  BEZ  #1{
   id{
    4
   }
   variable{
    wire [31:0] source0;
wire [31:0] temp_pc;
wire [31:0] offset;
   }
   1{
    FETCH()
   }
   2{
    source0 = GPR.read0(rs0);
offset = EXT.sign(const);
temp_pc = PC.read();
   }
   3{
    wire [31:0] target;
wire [3:0] flag;
wire cond;

cond = source0 == \"00000000000000000000000000000000\";
<target, flag> = ALU.add(temp_pc, offset);
null = [cond] PC.write(target);
   }
   4{
    
   }
   5{
    
   }

  }
  J  #1{
   id{
    5
   }
   variable{
    wire [31:0] temp_pc;
wire [31:0] offset;
   }
   1{
    FETCH()
   }
   2{
    temp_pc = PC.read();
offset = EXT.sign(const);
   }
   3{
    wire [3:0] flag;
wire [31:0] target;

<target, flag> = ALU.add(temp_pc, offset);
null = PC.write(target);
   }
   4{
    
   }
   5{
    
   }

  }

 }
 Exception{
  Reset{
   variable{
    
   }
   1{
    null = PC.reset();
null = IR.reset();
null = GPR.reset();
   }

  }

 }
 Macro{
  FETCH(){
   variable{
    
   }
   1{
    wire [31:0] current_pc;
wire [31:0] inst;
wire        instaddr_err;

current_pc = PC.read();
<inst, instaddr_err> = IMIFU.ld_32(current_pc);
null = IR.write(inst);
null = PC.inc();
   }

  }

 }

}
Estimation{
 ArchLevel{
  Complete{
   ON
  }

 }
 BehaviorLevel{
  Complete{
   OFF
  }

 }
 RTLevel{
  Complete{
   OFF
  }

 }

}
Generation{
 ISSmodel{
  Complete{
   OFF
  }

 }
 Model{
  Complete{
   ON
  }
  lang{
   0{
    VHDL
   }
   1{
    Verilog
   }

  }

 }

}
SW_Generation{
 SWmodel{
  Complete{
   OFF
  }

 }

}
ASM_Generation{
 ASMmodel{
  Complete{
   ON
  }

 }

}
