/********************************************************
 *          Copyright(c) 2018   Semidrive               *
 ********************************************************/

/* Generated by tool. Do not modify manually. */

#ifndef __FUSE_CTRL_REG_H__
#define __FUSE_CTRL_REG_H__

#define FUSE_CTRL_OFF   (0x0U)

#define FM_FUSE_CTRL_PROG_KEY   (0xffffU << 16U)
#define FV_FUSE_CTRL_PROG_KEY(v) \
    (((v) << 16U) & FM_FUSE_CTRL_PROG_KEY)
#define GFV_FUSE_CTRL_PROG_KEY(v) \
    (((v) & FM_FUSE_CTRL_PROG_KEY) >> 16U)

#define BM_FUSE_CTRL_ERROR  (0x01U << 12U)

#define BM_FUSE_CTRL_BUSY   (0x01U << 11U)

#define FM_FUSE_CTRL_AT (0x3U << 9U)
#define FV_FUSE_CTRL_AT(v) \
    (((v) << 9U) & FM_FUSE_CTRL_AT)
#define GFV_FUSE_CTRL_AT(v) \
    (((v) & FM_FUSE_CTRL_AT) >> 9U)

#define BM_FUSE_CTRL_MARGIN (0x01U << 8U)

#define FM_FUSE_CTRL_ADDR   (0xffU << 0U)
#define FV_FUSE_CTRL_ADDR(v) \
    (((v) << 0U) & FM_FUSE_CTRL_ADDR)
#define GFV_FUSE_CTRL_ADDR(v) \
    (((v) & FM_FUSE_CTRL_ADDR) >> 0U)

#define PROG_DATA_OFF   (0x4U)

#define FM_PROG_DATA_DATA   (0xffffffffU << 0U)
#define FV_PROG_DATA_DATA(v) \
    (((v) << 0U) & FM_PROG_DATA_DATA)
#define GFV_PROG_DATA_DATA(v) \
    (((v) & FM_PROG_DATA_DATA) >> 0U)

#define FUSE_TRIG_OFF   (0x8U)

#define BM_FUSE_TRIG_LOAD   (0x01U << 4U)

#define BM_FUSE_TRIG_TPROG  (0x01U << 3U)

#define BM_FUSE_TRIG_PROG   (0x01U << 2U)

#define BM_FUSE_TRIG_TREAD  (0x01U << 1U)

#define BM_FUSE_TRIG_READ   (0x01U << 0U)

#define READ_FUSE_DATA_OFF  (0xcU)

#define FM_READ_FUSE_DATA_DATA  (0xffffffffU << 0U)
#define FV_READ_FUSE_DATA_DATA(v) \
    (((v) << 0U) & FM_READ_FUSE_DATA_DATA)
#define GFV_READ_FUSE_DATA_DATA(v) \
    (((v) & FM_READ_FUSE_DATA_DATA) >> 0U)

#define FUSE_TIMING_0_OFF   (0x10U)

#define FM_FUSE_TIMING_0_PD_SETUP_CNT   (0xffU << 24U)
#define FV_FUSE_TIMING_0_PD_SETUP_CNT(v) \
    (((v) << 24U) & FM_FUSE_TIMING_0_PD_SETUP_CNT)
#define GFV_FUSE_TIMING_0_PD_SETUP_CNT(v) \
    (((v) & FM_FUSE_TIMING_0_PD_SETUP_CNT) >> 24U)

#define FM_FUSE_TIMING_0_PD_HOLD_CNT    (0x3fU << 18U)
#define FV_FUSE_TIMING_0_PD_HOLD_CNT(v) \
    (((v) << 18U) & FM_FUSE_TIMING_0_PD_HOLD_CNT)
#define GFV_FUSE_TIMING_0_PD_HOLD_CNT(v) \
    (((v) & FM_FUSE_TIMING_0_PD_HOLD_CNT) >> 18U)

#define FM_FUSE_TIMING_0_PS_SETUP_CNT   (0x1fU << 13U)
#define FV_FUSE_TIMING_0_PS_SETUP_CNT(v) \
    (((v) << 13U) & FM_FUSE_TIMING_0_PS_SETUP_CNT)
#define GFV_FUSE_TIMING_0_PS_SETUP_CNT(v) \
    (((v) & FM_FUSE_TIMING_0_PS_SETUP_CNT) >> 13U)

#define FM_FUSE_TIMING_0_PS_HOLD_CNT    (0x1fU << 8U)
#define FV_FUSE_TIMING_0_PS_HOLD_CNT(v) \
    (((v) << 8U) & FM_FUSE_TIMING_0_PS_HOLD_CNT)
#define GFV_FUSE_TIMING_0_PS_HOLD_CNT(v) \
    (((v) & FM_FUSE_TIMING_0_PS_HOLD_CNT) >> 8U)

#define FM_FUSE_TIMING_0_CS_SETUP_CNT   (0xfU << 4U)
#define FV_FUSE_TIMING_0_CS_SETUP_CNT(v) \
    (((v) << 4U) & FM_FUSE_TIMING_0_CS_SETUP_CNT)
#define GFV_FUSE_TIMING_0_CS_SETUP_CNT(v) \
    (((v) & FM_FUSE_TIMING_0_CS_SETUP_CNT) >> 4U)

#define FM_FUSE_TIMING_0_CS_HOLD_CNT    (0xfU << 0U)
#define FV_FUSE_TIMING_0_CS_HOLD_CNT(v) \
    (((v) << 0U) & FM_FUSE_TIMING_0_CS_HOLD_CNT)
#define GFV_FUSE_TIMING_0_CS_HOLD_CNT(v) \
    (((v) & FM_FUSE_TIMING_0_CS_HOLD_CNT) >> 0U)

#define FUSE_TIMING_1_OFF   (0x14U)

#define FM_FUSE_TIMING_1_RD_TO_PROG_CNT (0xffU << 24U)
#define FV_FUSE_TIMING_1_RD_TO_PROG_CNT(v) \
    (((v) << 24U) & FM_FUSE_TIMING_1_RD_TO_PROG_CNT)
#define GFV_FUSE_TIMING_1_RD_TO_PROG_CNT(v) \
    (((v) & FM_FUSE_TIMING_1_RD_TO_PROG_CNT) >> 24U)

#define FM_FUSE_TIMING_1_MR_RD_STRB_CNT (0x3fU << 18U)
#define FV_FUSE_TIMING_1_MR_RD_STRB_CNT(v) \
    (((v) << 18U) & FM_FUSE_TIMING_1_MR_RD_STRB_CNT)
#define GFV_FUSE_TIMING_1_MR_RD_STRB_CNT(v) \
    (((v) & FM_FUSE_TIMING_1_MR_RD_STRB_CNT) >> 18U)

#define FM_FUSE_TIMING_1_RD_STRB_CNT    (0x3fU << 12U)
#define FV_FUSE_TIMING_1_RD_STRB_CNT(v) \
    (((v) << 12U) & FM_FUSE_TIMING_1_RD_STRB_CNT)
#define GFV_FUSE_TIMING_1_RD_STRB_CNT(v) \
    (((v) & FM_FUSE_TIMING_1_RD_STRB_CNT) >> 12U)

#define FM_FUSE_TIMING_1_PROG_STRB_CNT  (0xfffU << 0U)
#define FV_FUSE_TIMING_1_PROG_STRB_CNT(v) \
    (((v) << 0U) & FM_FUSE_TIMING_1_PROG_STRB_CNT)
#define GFV_FUSE_TIMING_1_PROG_STRB_CNT(v) \
    (((v) & FM_FUSE_TIMING_1_PROG_STRB_CNT) >> 0U)

#define CHECK_FUSE_ADDR_OFF (0x18U)

#define FM_CHECK_FUSE_ADDR_ADDR (0xffU << 0U)
#define FV_CHECK_FUSE_ADDR_ADDR(v) \
    (((v) << 0U) & FM_CHECK_FUSE_ADDR_ADDR)
#define GFV_CHECK_FUSE_ADDR_ADDR(v) \
    (((v) & FM_CHECK_FUSE_ADDR_ADDR) >> 0U)

#define SEMA_LOCK_OFF   (0x1cU)

#define BM_SEMA_LOCK_LOCK   (0x01U << 0U)

#define BM_SEMA_SE_LOCK     (0x01U << 1U)

#define BM_SEMA_AP_LOCK     (0x01U << 2U)

#define INT_STA_OFF (0x20U)

#define BM_INT_STA_MUL_ERR  (0x01U << 2U)

#define BM_INT_STA_RED_ERR  (0x01U << 1U)

#define BM_INT_STA_SIG_ERR  (0x01U << 0U)

#define INT_STA_EN_OFF  (0x24U)

#define BM_INT_STA_EN_MUL_ERR   (0x01U << 2U)

#define BM_INT_STA_EN_RED_ERR   (0x01U << 1U)

#define BM_INT_STA_EN_SIG_ERR   (0x01U << 0U)

#define INT_SIG_EN_OFF  (0x28U)

#define BM_INT_SIG_EN_MUL_ERR   (0x01U << 2U)

#define BM_INT_SIG_EN_RED_ERR   (0x01U << 1U)

#define BM_INT_SIG_EN_SIG_ERR   (0x01U << 0U)

#define ECC_SIG_ERROR0_OFF  (0x100U)

#define BM_ECC_SIG_ERROR0_ERR_31    (0x01U << 31U)

#define BM_ECC_SIG_ERROR0_ERR_30    (0x01U << 30U)

#define BM_ECC_SIG_ERROR0_ERR_29    (0x01U << 29U)

#define BM_ECC_SIG_ERROR0_ERR_28    (0x01U << 28U)

#define BM_ECC_SIG_ERROR0_ERR_27    (0x01U << 27U)

#define BM_ECC_SIG_ERROR0_ERR_26    (0x01U << 26U)

#define BM_ECC_SIG_ERROR0_ERR_25    (0x01U << 25U)

#define BM_ECC_SIG_ERROR0_ERR_24    (0x01U << 24U)

#define BM_ECC_SIG_ERROR0_ERR_23    (0x01U << 23U)

#define BM_ECC_SIG_ERROR0_ERR_22    (0x01U << 22U)

#define BM_ECC_SIG_ERROR0_ERR_21    (0x01U << 21U)

#define BM_ECC_SIG_ERROR0_ERR_20    (0x01U << 20U)

#define BM_ECC_SIG_ERROR0_ERR_19    (0x01U << 19U)

#define BM_ECC_SIG_ERROR0_ERR_18    (0x01U << 18U)

#define BM_ECC_SIG_ERROR0_ERR_17    (0x01U << 17U)

#define BM_ECC_SIG_ERROR0_ERR_16    (0x01U << 16U)

#define BM_ECC_SIG_ERROR0_ERR_15    (0x01U << 15U)

#define BM_ECC_SIG_ERROR0_ERR_14    (0x01U << 14U)

#define BM_ECC_SIG_ERROR0_ERR_13    (0x01U << 13U)

#define BM_ECC_SIG_ERROR0_ERR_12    (0x01U << 12U)

#define BM_ECC_SIG_ERROR0_ERR_11    (0x01U << 11U)

#define BM_ECC_SIG_ERROR0_ERR_10    (0x01U << 10U)

#define BM_ECC_SIG_ERROR0_ERR_9 (0x01U << 9U)

#define BM_ECC_SIG_ERROR0_ERR_8 (0x01U << 8U)

#define BM_ECC_SIG_ERROR0_ERR_7 (0x01U << 7U)

#define BM_ECC_SIG_ERROR0_ERR_6 (0x01U << 6U)

#define BM_ECC_SIG_ERROR0_ERR_5 (0x01U << 5U)

#define BM_ECC_SIG_ERROR0_ERR_4 (0x01U << 4U)

#define BM_ECC_SIG_ERROR0_ERR_3 (0x01U << 3U)

#define BM_ECC_SIG_ERROR0_ERR_2 (0x01U << 2U)

#define BM_ECC_SIG_ERROR0_ERR_1 (0x01U << 1U)

#define BM_ECC_SIG_ERROR0_ERR_0 (0x01U << 0U)

#define ECC_SIG_ERROR1_OFF  (0x104U)

#define BM_ECC_SIG_ERROR1_ERR_31    (0x01U << 31U)

#define BM_ECC_SIG_ERROR1_ERR_30    (0x01U << 30U)

#define BM_ECC_SIG_ERROR1_ERR_29    (0x01U << 29U)

#define BM_ECC_SIG_ERROR1_ERR_28    (0x01U << 28U)

#define BM_ECC_SIG_ERROR1_ERR_27    (0x01U << 27U)

#define BM_ECC_SIG_ERROR1_ERR_26    (0x01U << 26U)

#define BM_ECC_SIG_ERROR1_ERR_25    (0x01U << 25U)

#define BM_ECC_SIG_ERROR1_ERR_24    (0x01U << 24U)

#define BM_ECC_SIG_ERROR1_ERR_23    (0x01U << 23U)

#define BM_ECC_SIG_ERROR1_ERR_22    (0x01U << 22U)

#define BM_ECC_SIG_ERROR1_ERR_21    (0x01U << 21U)

#define BM_ECC_SIG_ERROR1_ERR_20    (0x01U << 20U)

#define BM_ECC_SIG_ERROR1_ERR_19    (0x01U << 19U)

#define BM_ECC_SIG_ERROR1_ERR_18    (0x01U << 18U)

#define BM_ECC_SIG_ERROR1_ERR_17    (0x01U << 17U)

#define BM_ECC_SIG_ERROR1_ERR_16    (0x01U << 16U)

#define BM_ECC_SIG_ERROR1_ERR_15    (0x01U << 15U)

#define BM_ECC_SIG_ERROR1_ERR_14    (0x01U << 14U)

#define BM_ECC_SIG_ERROR1_ERR_13    (0x01U << 13U)

#define BM_ECC_SIG_ERROR1_ERR_12    (0x01U << 12U)

#define BM_ECC_SIG_ERROR1_ERR_11    (0x01U << 11U)

#define BM_ECC_SIG_ERROR1_ERR_10    (0x01U << 10U)

#define BM_ECC_SIG_ERROR1_ERR_9 (0x01U << 9U)

#define BM_ECC_SIG_ERROR1_ERR_8 (0x01U << 8U)

#define BM_ECC_SIG_ERROR1_ERR_7 (0x01U << 7U)

#define BM_ECC_SIG_ERROR1_ERR_6 (0x01U << 6U)

#define BM_ECC_SIG_ERROR1_ERR_5 (0x01U << 5U)

#define BM_ECC_SIG_ERROR1_ERR_4 (0x01U << 4U)

#define BM_ECC_SIG_ERROR1_ERR_3 (0x01U << 3U)

#define BM_ECC_SIG_ERROR1_ERR_2 (0x01U << 2U)

#define BM_ECC_SIG_ERROR1_ERR_1 (0x01U << 1U)

#define BM_ECC_SIG_ERROR1_ERR_0 (0x01U << 0U)

#define ECC_SIG_ERROR2_OFF  (0x108U)

#define BM_ECC_SIG_ERROR2_ERR_31    (0x01U << 31U)

#define BM_ECC_SIG_ERROR2_ERR_30    (0x01U << 30U)

#define BM_ECC_SIG_ERROR2_ERR_29    (0x01U << 29U)

#define BM_ECC_SIG_ERROR2_ERR_28    (0x01U << 28U)

#define BM_ECC_SIG_ERROR2_ERR_27    (0x01U << 27U)

#define BM_ECC_SIG_ERROR2_ERR_26    (0x01U << 26U)

#define BM_ECC_SIG_ERROR2_ERR_25    (0x01U << 25U)

#define BM_ECC_SIG_ERROR2_ERR_24    (0x01U << 24U)

#define BM_ECC_SIG_ERROR2_ERR_23    (0x01U << 23U)

#define BM_ECC_SIG_ERROR2_ERR_22    (0x01U << 22U)

#define BM_ECC_SIG_ERROR2_ERR_21    (0x01U << 21U)

#define BM_ECC_SIG_ERROR2_ERR_20    (0x01U << 20U)

#define BM_ECC_SIG_ERROR2_ERR_19    (0x01U << 19U)

#define BM_ECC_SIG_ERROR2_ERR_18    (0x01U << 18U)

#define BM_ECC_SIG_ERROR2_ERR_17    (0x01U << 17U)

#define BM_ECC_SIG_ERROR2_ERR_16    (0x01U << 16U)

#define BM_ECC_SIG_ERROR2_ERR_15    (0x01U << 15U)

#define BM_ECC_SIG_ERROR2_ERR_14    (0x01U << 14U)

#define BM_ECC_SIG_ERROR2_ERR_13    (0x01U << 13U)

#define BM_ECC_SIG_ERROR2_ERR_12    (0x01U << 12U)

#define BM_ECC_SIG_ERROR2_ERR_11    (0x01U << 11U)

#define BM_ECC_SIG_ERROR2_ERR_10    (0x01U << 10U)

#define BM_ECC_SIG_ERROR2_ERR_9 (0x01U << 9U)

#define BM_ECC_SIG_ERROR2_ERR_8 (0x01U << 8U)

#define BM_ECC_SIG_ERROR2_ERR_7 (0x01U << 7U)

#define BM_ECC_SIG_ERROR2_ERR_6 (0x01U << 6U)

#define BM_ECC_SIG_ERROR2_ERR_5 (0x01U << 5U)

#define BM_ECC_SIG_ERROR2_ERR_4 (0x01U << 4U)

#define BM_ECC_SIG_ERROR2_ERR_3 (0x01U << 3U)

#define BM_ECC_SIG_ERROR2_ERR_2 (0x01U << 2U)

#define BM_ECC_SIG_ERROR2_ERR_1 (0x01U << 1U)

#define BM_ECC_SIG_ERROR2_ERR_0 (0x01U << 0U)

#define ECC_SIG_ERROR3_OFF  (0x10cU)

#define BM_ECC_SIG_ERROR3_ERR_31    (0x01U << 31U)

#define BM_ECC_SIG_ERROR3_ERR_30    (0x01U << 30U)

#define BM_ECC_SIG_ERROR3_ERR_29    (0x01U << 29U)

#define BM_ECC_SIG_ERROR3_ERR_28    (0x01U << 28U)

#define BM_ECC_SIG_ERROR3_ERR_27    (0x01U << 27U)

#define BM_ECC_SIG_ERROR3_ERR_26    (0x01U << 26U)

#define BM_ECC_SIG_ERROR3_ERR_25    (0x01U << 25U)

#define BM_ECC_SIG_ERROR3_ERR_24    (0x01U << 24U)

#define BM_ECC_SIG_ERROR3_ERR_23    (0x01U << 23U)

#define BM_ECC_SIG_ERROR3_ERR_22    (0x01U << 22U)

#define BM_ECC_SIG_ERROR3_ERR_21    (0x01U << 21U)

#define BM_ECC_SIG_ERROR3_ERR_20    (0x01U << 20U)

#define BM_ECC_SIG_ERROR3_ERR_19    (0x01U << 19U)

#define BM_ECC_SIG_ERROR3_ERR_18    (0x01U << 18U)

#define BM_ECC_SIG_ERROR3_ERR_17    (0x01U << 17U)

#define BM_ECC_SIG_ERROR3_ERR_16    (0x01U << 16U)

#define BM_ECC_SIG_ERROR3_ERR_15    (0x01U << 15U)

#define BM_ECC_SIG_ERROR3_ERR_14    (0x01U << 14U)

#define BM_ECC_SIG_ERROR3_ERR_13    (0x01U << 13U)

#define BM_ECC_SIG_ERROR3_ERR_12    (0x01U << 12U)

#define BM_ECC_SIG_ERROR3_ERR_11    (0x01U << 11U)

#define BM_ECC_SIG_ERROR3_ERR_10    (0x01U << 10U)

#define BM_ECC_SIG_ERROR3_ERR_9 (0x01U << 9U)

#define BM_ECC_SIG_ERROR3_ERR_8 (0x01U << 8U)

#define BM_ECC_SIG_ERROR3_ERR_7 (0x01U << 7U)

#define BM_ECC_SIG_ERROR3_ERR_6 (0x01U << 6U)

#define BM_ECC_SIG_ERROR3_ERR_5 (0x01U << 5U)

#define BM_ECC_SIG_ERROR3_ERR_4 (0x01U << 4U)

#define BM_ECC_SIG_ERROR3_ERR_3 (0x01U << 3U)

#define BM_ECC_SIG_ERROR3_ERR_2 (0x01U << 2U)

#define BM_ECC_SIG_ERROR3_ERR_1 (0x01U << 1U)

#define BM_ECC_SIG_ERROR3_ERR_0 (0x01U << 0U)

#define ECC_SIG_ERROR4_OFF  (0x110U)

#define BM_ECC_SIG_ERROR4_ERR_31    (0x01U << 31U)

#define BM_ECC_SIG_ERROR4_ERR_30    (0x01U << 30U)

#define BM_ECC_SIG_ERROR4_ERR_29    (0x01U << 29U)

#define BM_ECC_SIG_ERROR4_ERR_28    (0x01U << 28U)

#define BM_ECC_SIG_ERROR4_ERR_27    (0x01U << 27U)

#define BM_ECC_SIG_ERROR4_ERR_26    (0x01U << 26U)

#define BM_ECC_SIG_ERROR4_ERR_25    (0x01U << 25U)

#define BM_ECC_SIG_ERROR4_ERR_24    (0x01U << 24U)

#define BM_ECC_SIG_ERROR4_ERR_23    (0x01U << 23U)

#define BM_ECC_SIG_ERROR4_ERR_22    (0x01U << 22U)

#define BM_ECC_SIG_ERROR4_ERR_21    (0x01U << 21U)

#define BM_ECC_SIG_ERROR4_ERR_20    (0x01U << 20U)

#define BM_ECC_SIG_ERROR4_ERR_19    (0x01U << 19U)

#define BM_ECC_SIG_ERROR4_ERR_18    (0x01U << 18U)

#define BM_ECC_SIG_ERROR4_ERR_17    (0x01U << 17U)

#define BM_ECC_SIG_ERROR4_ERR_16    (0x01U << 16U)

#define BM_ECC_SIG_ERROR4_ERR_15    (0x01U << 15U)

#define BM_ECC_SIG_ERROR4_ERR_14    (0x01U << 14U)

#define BM_ECC_SIG_ERROR4_ERR_13    (0x01U << 13U)

#define BM_ECC_SIG_ERROR4_ERR_12    (0x01U << 12U)

#define BM_ECC_SIG_ERROR4_ERR_11    (0x01U << 11U)

#define BM_ECC_SIG_ERROR4_ERR_10    (0x01U << 10U)

#define BM_ECC_SIG_ERROR4_ERR_9 (0x01U << 9U)

#define BM_ECC_SIG_ERROR4_ERR_8 (0x01U << 8U)

#define BM_ECC_SIG_ERROR4_ERR_7 (0x01U << 7U)

#define BM_ECC_SIG_ERROR4_ERR_6 (0x01U << 6U)

#define BM_ECC_SIG_ERROR4_ERR_5 (0x01U << 5U)

#define BM_ECC_SIG_ERROR4_ERR_4 (0x01U << 4U)

#define BM_ECC_SIG_ERROR4_ERR_3 (0x01U << 3U)

#define BM_ECC_SIG_ERROR4_ERR_2 (0x01U << 2U)

#define BM_ECC_SIG_ERROR4_ERR_1 (0x01U << 1U)

#define BM_ECC_SIG_ERROR4_ERR_0 (0x01U << 0U)

#define ECC_MUL_ERROR0_OFF  (0x114U)

#define BM_ECC_MUL_ERROR0_ERR_31    (0x01U << 31U)

#define BM_ECC_MUL_ERROR0_ERR_30    (0x01U << 30U)

#define BM_ECC_MUL_ERROR0_ERR_29    (0x01U << 29U)

#define BM_ECC_MUL_ERROR0_ERR_28    (0x01U << 28U)

#define BM_ECC_MUL_ERROR0_ERR_27    (0x01U << 27U)

#define BM_ECC_MUL_ERROR0_ERR_26    (0x01U << 26U)

#define BM_ECC_MUL_ERROR0_ERR_25    (0x01U << 25U)

#define BM_ECC_MUL_ERROR0_ERR_24    (0x01U << 24U)

#define BM_ECC_MUL_ERROR0_ERR_23    (0x01U << 23U)

#define BM_ECC_MUL_ERROR0_ERR_22    (0x01U << 22U)

#define BM_ECC_MUL_ERROR0_ERR_21    (0x01U << 21U)

#define BM_ECC_MUL_ERROR0_ERR_20    (0x01U << 20U)

#define BM_ECC_MUL_ERROR0_ERR_19    (0x01U << 19U)

#define BM_ECC_MUL_ERROR0_ERR_18    (0x01U << 18U)

#define BM_ECC_MUL_ERROR0_ERR_17    (0x01U << 17U)

#define BM_ECC_MUL_ERROR0_ERR_16    (0x01U << 16U)

#define BM_ECC_MUL_ERROR0_ERR_15    (0x01U << 15U)

#define BM_ECC_MUL_ERROR0_ERR_14    (0x01U << 14U)

#define BM_ECC_MUL_ERROR0_ERR_13    (0x01U << 13U)

#define BM_ECC_MUL_ERROR0_ERR_12    (0x01U << 12U)

#define BM_ECC_MUL_ERROR0_ERR_11    (0x01U << 11U)

#define BM_ECC_MUL_ERROR0_ERR_10    (0x01U << 10U)

#define BM_ECC_MUL_ERROR0_ERR_9 (0x01U << 9U)

#define BM_ECC_MUL_ERROR0_ERR_8 (0x01U << 8U)

#define BM_ECC_MUL_ERROR0_ERR_7 (0x01U << 7U)

#define BM_ECC_MUL_ERROR0_ERR_6 (0x01U << 6U)

#define BM_ECC_MUL_ERROR0_ERR_5 (0x01U << 5U)

#define BM_ECC_MUL_ERROR0_ERR_4 (0x01U << 4U)

#define BM_ECC_MUL_ERROR0_ERR_3 (0x01U << 3U)

#define BM_ECC_MUL_ERROR0_ERR_2 (0x01U << 2U)

#define BM_ECC_MUL_ERROR0_ERR_1 (0x01U << 1U)

#define BM_ECC_MUL_ERROR0_ERR_0 (0x01U << 0U)

#define ECC_MUL_ERROR1_OFF  (0x118U)

#define BM_ECC_MUL_ERROR1_ERR_31    (0x01U << 31U)

#define BM_ECC_MUL_ERROR1_ERR_30    (0x01U << 30U)

#define BM_ECC_MUL_ERROR1_ERR_29    (0x01U << 29U)

#define BM_ECC_MUL_ERROR1_ERR_28    (0x01U << 28U)

#define BM_ECC_MUL_ERROR1_ERR_27    (0x01U << 27U)

#define BM_ECC_MUL_ERROR1_ERR_26    (0x01U << 26U)

#define BM_ECC_MUL_ERROR1_ERR_25    (0x01U << 25U)

#define BM_ECC_MUL_ERROR1_ERR_24    (0x01U << 24U)

#define BM_ECC_MUL_ERROR1_ERR_23    (0x01U << 23U)

#define BM_ECC_MUL_ERROR1_ERR_22    (0x01U << 22U)

#define BM_ECC_MUL_ERROR1_ERR_21    (0x01U << 21U)

#define BM_ECC_MUL_ERROR1_ERR_20    (0x01U << 20U)

#define BM_ECC_MUL_ERROR1_ERR_19    (0x01U << 19U)

#define BM_ECC_MUL_ERROR1_ERR_18    (0x01U << 18U)

#define BM_ECC_MUL_ERROR1_ERR_17    (0x01U << 17U)

#define BM_ECC_MUL_ERROR1_ERR_16    (0x01U << 16U)

#define BM_ECC_MUL_ERROR1_ERR_15    (0x01U << 15U)

#define BM_ECC_MUL_ERROR1_ERR_14    (0x01U << 14U)

#define BM_ECC_MUL_ERROR1_ERR_13    (0x01U << 13U)

#define BM_ECC_MUL_ERROR1_ERR_12    (0x01U << 12U)

#define BM_ECC_MUL_ERROR1_ERR_11    (0x01U << 11U)

#define BM_ECC_MUL_ERROR1_ERR_10    (0x01U << 10U)

#define BM_ECC_MUL_ERROR1_ERR_9 (0x01U << 9U)

#define BM_ECC_MUL_ERROR1_ERR_8 (0x01U << 8U)

#define BM_ECC_MUL_ERROR1_ERR_7 (0x01U << 7U)

#define BM_ECC_MUL_ERROR1_ERR_6 (0x01U << 6U)

#define BM_ECC_MUL_ERROR1_ERR_5 (0x01U << 5U)

#define BM_ECC_MUL_ERROR1_ERR_4 (0x01U << 4U)

#define BM_ECC_MUL_ERROR1_ERR_3 (0x01U << 3U)

#define BM_ECC_MUL_ERROR1_ERR_2 (0x01U << 2U)

#define BM_ECC_MUL_ERROR1_ERR_1 (0x01U << 1U)

#define BM_ECC_MUL_ERROR1_ERR_0 (0x01U << 0U)

#define ECC_MUL_ERROR2_OFF  (0x11cU)

#define BM_ECC_MUL_ERROR2_ERR_31    (0x01U << 31U)

#define BM_ECC_MUL_ERROR2_ERR_30    (0x01U << 30U)

#define BM_ECC_MUL_ERROR2_ERR_29    (0x01U << 29U)

#define BM_ECC_MUL_ERROR2_ERR_28    (0x01U << 28U)

#define BM_ECC_MUL_ERROR2_ERR_27    (0x01U << 27U)

#define BM_ECC_MUL_ERROR2_ERR_26    (0x01U << 26U)

#define BM_ECC_MUL_ERROR2_ERR_25    (0x01U << 25U)

#define BM_ECC_MUL_ERROR2_ERR_24    (0x01U << 24U)

#define BM_ECC_MUL_ERROR2_ERR_23    (0x01U << 23U)

#define BM_ECC_MUL_ERROR2_ERR_22    (0x01U << 22U)

#define BM_ECC_MUL_ERROR2_ERR_21    (0x01U << 21U)

#define BM_ECC_MUL_ERROR2_ERR_20    (0x01U << 20U)

#define BM_ECC_MUL_ERROR2_ERR_19    (0x01U << 19U)

#define BM_ECC_MUL_ERROR2_ERR_18    (0x01U << 18U)

#define BM_ECC_MUL_ERROR2_ERR_17    (0x01U << 17U)

#define BM_ECC_MUL_ERROR2_ERR_16    (0x01U << 16U)

#define BM_ECC_MUL_ERROR2_ERR_15    (0x01U << 15U)

#define BM_ECC_MUL_ERROR2_ERR_14    (0x01U << 14U)

#define BM_ECC_MUL_ERROR2_ERR_13    (0x01U << 13U)

#define BM_ECC_MUL_ERROR2_ERR_12    (0x01U << 12U)

#define BM_ECC_MUL_ERROR2_ERR_11    (0x01U << 11U)

#define BM_ECC_MUL_ERROR2_ERR_10    (0x01U << 10U)

#define BM_ECC_MUL_ERROR2_ERR_9 (0x01U << 9U)

#define BM_ECC_MUL_ERROR2_ERR_8 (0x01U << 8U)

#define BM_ECC_MUL_ERROR2_ERR_7 (0x01U << 7U)

#define BM_ECC_MUL_ERROR2_ERR_6 (0x01U << 6U)

#define BM_ECC_MUL_ERROR2_ERR_5 (0x01U << 5U)

#define BM_ECC_MUL_ERROR2_ERR_4 (0x01U << 4U)

#define BM_ECC_MUL_ERROR2_ERR_3 (0x01U << 3U)

#define BM_ECC_MUL_ERROR2_ERR_2 (0x01U << 2U)

#define BM_ECC_MUL_ERROR2_ERR_1 (0x01U << 1U)

#define BM_ECC_MUL_ERROR2_ERR_0 (0x01U << 0U)

#define ECC_MUL_ERROR3_OFF  (0x120U)

#define BM_ECC_MUL_ERROR3_ERR_31    (0x01U << 31U)

#define BM_ECC_MUL_ERROR3_ERR_30    (0x01U << 30U)

#define BM_ECC_MUL_ERROR3_ERR_29    (0x01U << 29U)

#define BM_ECC_MUL_ERROR3_ERR_28    (0x01U << 28U)

#define BM_ECC_MUL_ERROR3_ERR_27    (0x01U << 27U)

#define BM_ECC_MUL_ERROR3_ERR_26    (0x01U << 26U)

#define BM_ECC_MUL_ERROR3_ERR_25    (0x01U << 25U)

#define BM_ECC_MUL_ERROR3_ERR_24    (0x01U << 24U)

#define BM_ECC_MUL_ERROR3_ERR_23    (0x01U << 23U)

#define BM_ECC_MUL_ERROR3_ERR_22    (0x01U << 22U)

#define BM_ECC_MUL_ERROR3_ERR_21    (0x01U << 21U)

#define BM_ECC_MUL_ERROR3_ERR_20    (0x01U << 20U)

#define BM_ECC_MUL_ERROR3_ERR_19    (0x01U << 19U)

#define BM_ECC_MUL_ERROR3_ERR_18    (0x01U << 18U)

#define BM_ECC_MUL_ERROR3_ERR_17    (0x01U << 17U)

#define BM_ECC_MUL_ERROR3_ERR_16    (0x01U << 16U)

#define BM_ECC_MUL_ERROR3_ERR_15    (0x01U << 15U)

#define BM_ECC_MUL_ERROR3_ERR_14    (0x01U << 14U)

#define BM_ECC_MUL_ERROR3_ERR_13    (0x01U << 13U)

#define BM_ECC_MUL_ERROR3_ERR_12    (0x01U << 12U)

#define BM_ECC_MUL_ERROR3_ERR_11    (0x01U << 11U)

#define BM_ECC_MUL_ERROR3_ERR_10    (0x01U << 10U)

#define BM_ECC_MUL_ERROR3_ERR_9 (0x01U << 9U)

#define BM_ECC_MUL_ERROR3_ERR_8 (0x01U << 8U)

#define BM_ECC_MUL_ERROR3_ERR_7 (0x01U << 7U)

#define BM_ECC_MUL_ERROR3_ERR_6 (0x01U << 6U)

#define BM_ECC_MUL_ERROR3_ERR_5 (0x01U << 5U)

#define BM_ECC_MUL_ERROR3_ERR_4 (0x01U << 4U)

#define BM_ECC_MUL_ERROR3_ERR_3 (0x01U << 3U)

#define BM_ECC_MUL_ERROR3_ERR_2 (0x01U << 2U)

#define BM_ECC_MUL_ERROR3_ERR_1 (0x01U << 1U)

#define BM_ECC_MUL_ERROR3_ERR_0 (0x01U << 0U)

#define ECC_MUL_ERROR4_OFF  (0x124U)

#define BM_ECC_MUL_ERROR4_ERR_31    (0x01U << 31U)

#define BM_ECC_MUL_ERROR4_ERR_30    (0x01U << 30U)

#define BM_ECC_MUL_ERROR4_ERR_29    (0x01U << 29U)

#define BM_ECC_MUL_ERROR4_ERR_28    (0x01U << 28U)

#define BM_ECC_MUL_ERROR4_ERR_27    (0x01U << 27U)

#define BM_ECC_MUL_ERROR4_ERR_26    (0x01U << 26U)

#define BM_ECC_MUL_ERROR4_ERR_25    (0x01U << 25U)

#define BM_ECC_MUL_ERROR4_ERR_24    (0x01U << 24U)

#define BM_ECC_MUL_ERROR4_ERR_23    (0x01U << 23U)

#define BM_ECC_MUL_ERROR4_ERR_22    (0x01U << 22U)

#define BM_ECC_MUL_ERROR4_ERR_21    (0x01U << 21U)

#define BM_ECC_MUL_ERROR4_ERR_20    (0x01U << 20U)

#define BM_ECC_MUL_ERROR4_ERR_19    (0x01U << 19U)

#define BM_ECC_MUL_ERROR4_ERR_18    (0x01U << 18U)

#define BM_ECC_MUL_ERROR4_ERR_17    (0x01U << 17U)

#define BM_ECC_MUL_ERROR4_ERR_16    (0x01U << 16U)

#define BM_ECC_MUL_ERROR4_ERR_15    (0x01U << 15U)

#define BM_ECC_MUL_ERROR4_ERR_14    (0x01U << 14U)

#define BM_ECC_MUL_ERROR4_ERR_13    (0x01U << 13U)

#define BM_ECC_MUL_ERROR4_ERR_12    (0x01U << 12U)

#define BM_ECC_MUL_ERROR4_ERR_11    (0x01U << 11U)

#define BM_ECC_MUL_ERROR4_ERR_10    (0x01U << 10U)

#define BM_ECC_MUL_ERROR4_ERR_9 (0x01U << 9U)

#define BM_ECC_MUL_ERROR4_ERR_8 (0x01U << 8U)

#define BM_ECC_MUL_ERROR4_ERR_7 (0x01U << 7U)

#define BM_ECC_MUL_ERROR4_ERR_6 (0x01U << 6U)

#define BM_ECC_MUL_ERROR4_ERR_5 (0x01U << 5U)

#define BM_ECC_MUL_ERROR4_ERR_4 (0x01U << 4U)

#define BM_ECC_MUL_ERROR4_ERR_3 (0x01U << 3U)

#define BM_ECC_MUL_ERROR4_ERR_2 (0x01U << 2U)

#define BM_ECC_MUL_ERROR4_ERR_1 (0x01U << 1U)

#define BM_ECC_MUL_ERROR4_ERR_0 (0x01U << 0U)

#define RED_ERROR0_OFF  (0x128U)

#define BM_RED_ERROR0_ERR_19    (0x01U << 19U)

#define BM_RED_ERROR0_ERR_18    (0x01U << 18U)

#define BM_RED_ERROR0_ERR_17    (0x01U << 17U)

#define BM_RED_ERROR0_ERR_16    (0x01U << 16U)

#define BM_RED_ERROR0_ERR_15    (0x01U << 15U)

#define BM_RED_ERROR0_ERR_14    (0x01U << 14U)

#define BM_RED_ERROR0_ERR_13    (0x01U << 13U)

#define BM_RED_ERROR0_ERR_12    (0x01U << 12U)

#define BM_RED_ERROR0_ERR_11    (0x01U << 11U)

#define BM_RED_ERROR0_ERR_10    (0x01U << 10U)

#define BM_RED_ERROR0_ERR_9 (0x01U << 9U)

#define BM_RED_ERROR0_ERR_8 (0x01U << 8U)

#define BM_RED_ERROR0_ERR_7 (0x01U << 7U)

#define BM_RED_ERROR0_ERR_6 (0x01U << 6U)

#define BM_RED_ERROR0_ERR_5 (0x01U << 5U)

#define BM_RED_ERROR0_ERR_4 (0x01U << 4U)

#define BM_RED_ERROR0_ERR_3 (0x01U << 3U)

#define BM_RED_ERROR0_ERR_2 (0x01U << 2U)

#define BM_RED_ERROR0_ERR_1 (0x01U << 1U)

#define BM_RED_ERROR0_ERR_0 (0x01U << 0U)

#define LOCK_RED_ERROR_OFF  (0x12cU)

#define BM_LOCK_RED_ERROR_ERR_7 (0x01U << 7U)

#define BM_LOCK_RED_ERROR_ERR_6 (0x01U << 6U)

#define BM_LOCK_RED_ERROR_ERR_5 (0x01U << 5U)

#define BM_LOCK_RED_ERROR_ERR_4 (0x01U << 4U)

#define BM_LOCK_RED_ERROR_ERR_3 (0x01U << 3U)

#define BM_LOCK_RED_ERROR_ERR_2 (0x01U << 2U)

#define BM_LOCK_RED_ERROR_ERR_1 (0x01U << 1U)

#define BM_LOCK_RED_ERROR_ERR_0 (0x01U << 0U)

#define ECC_DATA_CORR_0_OFF (0x200U)

#define FM_ECC_DATA_CORR_0_DATA (0xffffffffU << 0U)
#define FV_ECC_DATA_CORR_0_DATA(v) \
    (((v) << 0U) & FM_ECC_DATA_CORR_0_DATA)
#define GFV_ECC_DATA_CORR_0_DATA(v) \
    (((v) & FM_ECC_DATA_CORR_0_DATA) >> 0U)

#define ECC_CORR_0_OFF  (0x204U)

#define FM_ECC_CORR_0_ECC   (0x7fU << 0U)
#define FV_ECC_CORR_0_ECC(v) \
    (((v) << 0U) & FM_ECC_CORR_0_ECC)
#define GFV_ECC_CORR_0_ECC(v) \
    (((v) & FM_ECC_CORR_0_ECC) >> 0U)

#define ECC_DATA_CORR_1_OFF (0x208U)

#define FM_ECC_DATA_CORR_1_DATA (0xffffffffU << 0U)
#define FV_ECC_DATA_CORR_1_DATA(v) \
    (((v) << 0U) & FM_ECC_DATA_CORR_1_DATA)
#define GFV_ECC_DATA_CORR_1_DATA(v) \
    (((v) & FM_ECC_DATA_CORR_1_DATA) >> 0U)

#define ECC_CORR_1_OFF  (0x20cU)

#define FM_ECC_CORR_1_ECC   (0x7fU << 0U)
#define FV_ECC_CORR_1_ECC(v) \
    (((v) << 0U) & FM_ECC_CORR_1_ECC)
#define GFV_ECC_CORR_1_ECC(v) \
    (((v) & FM_ECC_CORR_1_ECC) >> 0U)

#define ECC_DATA_CORR_2_OFF (0x210U)

#define FM_ECC_DATA_CORR_2_DATA (0xffffffffU << 0U)
#define FV_ECC_DATA_CORR_2_DATA(v) \
    (((v) << 0U) & FM_ECC_DATA_CORR_2_DATA)
#define GFV_ECC_DATA_CORR_2_DATA(v) \
    (((v) & FM_ECC_DATA_CORR_2_DATA) >> 0U)

#define ECC_CORR_2_OFF  (0x214U)

#define FM_ECC_CORR_2_ECC   (0x7fU << 0U)
#define FV_ECC_CORR_2_ECC(v) \
    (((v) << 0U) & FM_ECC_CORR_2_ECC)
#define GFV_ECC_CORR_2_ECC(v) \
    (((v) & FM_ECC_CORR_2_ECC) >> 0U)

#define ECC_DATA_CORR_3_OFF (0x218U)

#define FM_ECC_DATA_CORR_3_DATA (0xffffffffU << 0U)
#define FV_ECC_DATA_CORR_3_DATA(v) \
    (((v) << 0U) & FM_ECC_DATA_CORR_3_DATA)
#define GFV_ECC_DATA_CORR_3_DATA(v) \
    (((v) & FM_ECC_DATA_CORR_3_DATA) >> 0U)

#define ECC_CORR_3_OFF  (0x21cU)

#define FM_ECC_CORR_3_ECC   (0x7fU << 0U)
#define FV_ECC_CORR_3_ECC(v) \
    (((v) << 0U) & FM_ECC_CORR_3_ECC)
#define GFV_ECC_CORR_3_ECC(v) \
    (((v) & FM_ECC_CORR_3_ECC) >> 0U)

#define RED_DATA_CORR_OFF   (0x220U)

#define FM_RED_DATA_CORR_DATA   (0xffffffffU << 0U)
#define FV_RED_DATA_CORR_DATA(v) \
    (((v) << 0U) & FM_RED_DATA_CORR_DATA)
#define GFV_RED_DATA_CORR_DATA(v) \
    (((v) & FM_RED_DATA_CORR_DATA) >> 0U)

#define RED_CORR_OFF    (0x224U)

#define FM_RED_CORR_RED (0xffffffffU << 0U)
#define FV_RED_CORR_RED(v) \
    (((v) << 0U) & FM_RED_CORR_RED)
#define GFV_RED_CORR_RED(v) \
    (((v) & FM_RED_CORR_RED) >> 0U)

#define SE_GLB_LOCK_OFF (0x300U)

#define BM_SE_GLB_LOCK_SE_LOCK  (0x01U << 0U)

#define SE_BANK_LOCK0_OFF   (0x304U)

#define BM_SE_BANK_LOCK0_HLOCK7 (0x01U << 31U)

#define BM_SE_BANK_LOCK0_OLOCK7 (0x01U << 30U)

#define BM_SE_BANK_LOCK0_RLOCK7 (0x01U << 29U)

#define BM_SE_BANK_LOCK0_PLOCK7 (0x01U << 28U)

#define BM_SE_BANK_LOCK0_HLOCK6 (0x01U << 27U)

#define BM_SE_BANK_LOCK0_OLOCK6 (0x01U << 26U)

#define BM_SE_BANK_LOCK0_RLOCK6 (0x01U << 25U)

#define BM_SE_BANK_LOCK0_PLOCK6 (0x01U << 24U)

#define BM_SE_BANK_LOCK0_HLOCK5 (0x01U << 23U)

#define BM_SE_BANK_LOCK0_OLOCK5 (0x01U << 22U)

#define BM_SE_BANK_LOCK0_RLOCK5 (0x01U << 21U)

#define BM_SE_BANK_LOCK0_PLOCK5 (0x01U << 20U)

#define BM_SE_BANK_LOCK0_HLOCK4 (0x01U << 19U)

#define BM_SE_BANK_LOCK0_OLOCK4 (0x01U << 18U)

#define BM_SE_BANK_LOCK0_RLOCK4 (0x01U << 17U)

#define BM_SE_BANK_LOCK0_PLOCK4 (0x01U << 16U)

#define BM_SE_BANK_LOCK0_HLOCK3 (0x01U << 15U)

#define BM_SE_BANK_LOCK0_OLOCK3 (0x01U << 14U)

#define BM_SE_BANK_LOCK0_RLOCK3 (0x01U << 13U)

#define BM_SE_BANK_LOCK0_PLOCK3 (0x01U << 12U)

#define BM_SE_BANK_LOCK0_HLOCK2 (0x01U << 11U)

#define BM_SE_BANK_LOCK0_OLOCK2 (0x01U << 10U)

#define BM_SE_BANK_LOCK0_RLOCK2 (0x01U << 9U)

#define BM_SE_BANK_LOCK0_PLOCK2 (0x01U << 8U)

#define BM_SE_BANK_LOCK0_HLOCK1 (0x01U << 7U)

#define BM_SE_BANK_LOCK0_OLOCK1 (0x01U << 6U)

#define BM_SE_BANK_LOCK0_RLOCK1 (0x01U << 5U)

#define BM_SE_BANK_LOCK0_PLOCK1 (0x01U << 4U)

#define BM_SE_BANK_LOCK0_HLOCK0 (0x01U << 3U)

#define BM_SE_BANK_LOCK0_OLOCK0 (0x01U << 2U)

#define BM_SE_BANK_LOCK0_RLOCK0 (0x01U << 1U)

#define BM_SE_BANK_LOCK0_PLOCK0 (0x01U << 0U)

#define SE_BANK_LOCK1_OFF   (0x308U)

#define BM_SE_BANK_LOCK1_HLOCK7 (0x01U << 31U)

#define BM_SE_BANK_LOCK1_OLOCK7 (0x01U << 30U)

#define BM_SE_BANK_LOCK1_RLOCK7 (0x01U << 29U)

#define BM_SE_BANK_LOCK1_PLOCK7 (0x01U << 28U)

#define BM_SE_BANK_LOCK1_HLOCK6 (0x01U << 27U)

#define BM_SE_BANK_LOCK1_OLOCK6 (0x01U << 26U)

#define BM_SE_BANK_LOCK1_RLOCK6 (0x01U << 25U)

#define BM_SE_BANK_LOCK1_PLOCK6 (0x01U << 24U)

#define BM_SE_BANK_LOCK1_HLOCK5 (0x01U << 23U)

#define BM_SE_BANK_LOCK1_OLOCK5 (0x01U << 22U)

#define BM_SE_BANK_LOCK1_RLOCK5 (0x01U << 21U)

#define BM_SE_BANK_LOCK1_PLOCK5 (0x01U << 20U)

#define BM_SE_BANK_LOCK1_HLOCK4 (0x01U << 19U)

#define BM_SE_BANK_LOCK1_OLOCK4 (0x01U << 18U)

#define BM_SE_BANK_LOCK1_RLOCK4 (0x01U << 17U)

#define BM_SE_BANK_LOCK1_PLOCK4 (0x01U << 16U)

#define BM_SE_BANK_LOCK1_HLOCK3 (0x01U << 15U)

#define BM_SE_BANK_LOCK1_OLOCK3 (0x01U << 14U)

#define BM_SE_BANK_LOCK1_RLOCK3 (0x01U << 13U)

#define BM_SE_BANK_LOCK1_PLOCK3 (0x01U << 12U)

#define BM_SE_BANK_LOCK1_HLOCK2 (0x01U << 11U)

#define BM_SE_BANK_LOCK1_OLOCK2 (0x01U << 10U)

#define BM_SE_BANK_LOCK1_RLOCK2 (0x01U << 9U)

#define BM_SE_BANK_LOCK1_PLOCK2 (0x01U << 8U)

#define BM_SE_BANK_LOCK1_HLOCK1 (0x01U << 7U)

#define BM_SE_BANK_LOCK1_OLOCK1 (0x01U << 6U)

#define BM_SE_BANK_LOCK1_RLOCK1 (0x01U << 5U)

#define BM_SE_BANK_LOCK1_PLOCK1 (0x01U << 4U)

#define BM_SE_BANK_LOCK1_HLOCK0 (0x01U << 3U)

#define BM_SE_BANK_LOCK1_OLOCK0 (0x01U << 2U)

#define BM_SE_BANK_LOCK1_RLOCK0 (0x01U << 1U)

#define BM_SE_BANK_LOCK1_PLOCK0 (0x01U << 0U)

#define SE_BANK_LOCK2_OFF   (0x30cU)

#define BM_SE_BANK_LOCK2_HLOCK7 (0x01U << 31U)

#define BM_SE_BANK_LOCK2_OLOCK7 (0x01U << 30U)

#define BM_SE_BANK_LOCK2_RLOCK7 (0x01U << 29U)

#define BM_SE_BANK_LOCK2_PLOCK7 (0x01U << 28U)

#define BM_SE_BANK_LOCK2_HLOCK6 (0x01U << 27U)

#define BM_SE_BANK_LOCK2_OLOCK6 (0x01U << 26U)

#define BM_SE_BANK_LOCK2_RLOCK6 (0x01U << 25U)

#define BM_SE_BANK_LOCK2_PLOCK6 (0x01U << 24U)

#define BM_SE_BANK_LOCK2_HLOCK5 (0x01U << 23U)

#define BM_SE_BANK_LOCK2_OLOCK5 (0x01U << 22U)

#define BM_SE_BANK_LOCK2_RLOCK5 (0x01U << 21U)

#define BM_SE_BANK_LOCK2_PLOCK5 (0x01U << 20U)

#define BM_SE_BANK_LOCK2_HLOCK4 (0x01U << 19U)

#define BM_SE_BANK_LOCK2_OLOCK4 (0x01U << 18U)

#define BM_SE_BANK_LOCK2_RLOCK4 (0x01U << 17U)

#define BM_SE_BANK_LOCK2_PLOCK4 (0x01U << 16U)

#define BM_SE_BANK_LOCK2_HLOCK3 (0x01U << 15U)

#define BM_SE_BANK_LOCK2_OLOCK3 (0x01U << 14U)

#define BM_SE_BANK_LOCK2_RLOCK3 (0x01U << 13U)

#define BM_SE_BANK_LOCK2_PLOCK3 (0x01U << 12U)

#define BM_SE_BANK_LOCK2_HLOCK2 (0x01U << 11U)

#define BM_SE_BANK_LOCK2_OLOCK2 (0x01U << 10U)

#define BM_SE_BANK_LOCK2_RLOCK2 (0x01U << 9U)

#define BM_SE_BANK_LOCK2_PLOCK2 (0x01U << 8U)

#define BM_SE_BANK_LOCK2_HLOCK1 (0x01U << 7U)

#define BM_SE_BANK_LOCK2_OLOCK1 (0x01U << 6U)

#define BM_SE_BANK_LOCK2_RLOCK1 (0x01U << 5U)

#define BM_SE_BANK_LOCK2_PLOCK1 (0x01U << 4U)

#define BM_SE_BANK_LOCK2_HLOCK0 (0x01U << 3U)

#define BM_SE_BANK_LOCK2_OLOCK0 (0x01U << 2U)

#define BM_SE_BANK_LOCK2_RLOCK0 (0x01U << 1U)

#define BM_SE_BANK_LOCK2_PLOCK0 (0x01U << 0U)

#define SE_BANK_LOCK3_OFF   (0x310U)

#define BM_SE_BANK_LOCK3_HLOCK7 (0x01U << 31U)

#define BM_SE_BANK_LOCK3_OLOCK7 (0x01U << 30U)

#define BM_SE_BANK_LOCK3_RLOCK7 (0x01U << 29U)

#define BM_SE_BANK_LOCK3_PLOCK7 (0x01U << 28U)

#define BM_SE_BANK_LOCK3_HLOCK6 (0x01U << 27U)

#define BM_SE_BANK_LOCK3_OLOCK6 (0x01U << 26U)

#define BM_SE_BANK_LOCK3_RLOCK6 (0x01U << 25U)

#define BM_SE_BANK_LOCK3_PLOCK6 (0x01U << 24U)

#define BM_SE_BANK_LOCK3_HLOCK5 (0x01U << 23U)

#define BM_SE_BANK_LOCK3_OLOCK5 (0x01U << 22U)

#define BM_SE_BANK_LOCK3_RLOCK5 (0x01U << 21U)

#define BM_SE_BANK_LOCK3_PLOCK5 (0x01U << 20U)

#define BM_SE_BANK_LOCK3_HLOCK4 (0x01U << 19U)

#define BM_SE_BANK_LOCK3_OLOCK4 (0x01U << 18U)

#define BM_SE_BANK_LOCK3_RLOCK4 (0x01U << 17U)

#define BM_SE_BANK_LOCK3_PLOCK4 (0x01U << 16U)

#define BM_SE_BANK_LOCK3_HLOCK3 (0x01U << 15U)

#define BM_SE_BANK_LOCK3_OLOCK3 (0x01U << 14U)

#define BM_SE_BANK_LOCK3_RLOCK3 (0x01U << 13U)

#define BM_SE_BANK_LOCK3_PLOCK3 (0x01U << 12U)

#define BM_SE_BANK_LOCK3_HLOCK2 (0x01U << 11U)

#define BM_SE_BANK_LOCK3_OLOCK2 (0x01U << 10U)

#define BM_SE_BANK_LOCK3_RLOCK2 (0x01U << 9U)

#define BM_SE_BANK_LOCK3_PLOCK2 (0x01U << 8U)

#define BM_SE_BANK_LOCK3_HLOCK1 (0x01U << 7U)

#define BM_SE_BANK_LOCK3_OLOCK1 (0x01U << 6U)

#define BM_SE_BANK_LOCK3_RLOCK1 (0x01U << 5U)

#define BM_SE_BANK_LOCK3_PLOCK1 (0x01U << 4U)

#define BM_SE_BANK_LOCK3_HLOCK0 (0x01U << 3U)

#define BM_SE_BANK_LOCK3_OLOCK0 (0x01U << 2U)

#define BM_SE_BANK_LOCK3_RLOCK0 (0x01U << 1U)

#define BM_SE_BANK_LOCK3_PLOCK0 (0x01U << 0U)

#define AP_GLB_LOCK_OFF (0x314U)

#define BM_AP_GLB_LOCK_AP_LOCK  (0x01U << 0U)

#define AP_BANK_LOCK0_OFF   (0x318U)

#define BM_AP_BANK_LOCK0_HLOCK7 (0x01U << 31U)

#define BM_AP_BANK_LOCK0_OLOCK7 (0x01U << 30U)

#define BM_AP_BANK_LOCK0_RLOCK7 (0x01U << 29U)

#define BM_AP_BANK_LOCK0_PLOCK7 (0x01U << 28U)

#define BM_AP_BANK_LOCK0_HLOCK6 (0x01U << 27U)

#define BM_AP_BANK_LOCK0_OLOCK6 (0x01U << 26U)

#define BM_AP_BANK_LOCK0_RLOCK6 (0x01U << 25U)

#define BM_AP_BANK_LOCK0_PLOCK6 (0x01U << 24U)

#define BM_AP_BANK_LOCK0_HLOCK5 (0x01U << 23U)

#define BM_AP_BANK_LOCK0_OLOCK5 (0x01U << 22U)

#define BM_AP_BANK_LOCK0_RLOCK5 (0x01U << 21U)

#define BM_AP_BANK_LOCK0_PLOCK5 (0x01U << 20U)

#define BM_AP_BANK_LOCK0_HLOCK4 (0x01U << 19U)

#define BM_AP_BANK_LOCK0_OLOCK4 (0x01U << 18U)

#define BM_AP_BANK_LOCK0_RLOCK4 (0x01U << 17U)

#define BM_AP_BANK_LOCK0_PLOCK4 (0x01U << 16U)

#define BM_AP_BANK_LOCK0_HLOCK3 (0x01U << 15U)

#define BM_AP_BANK_LOCK0_OLOCK3 (0x01U << 14U)

#define BM_AP_BANK_LOCK0_RLOCK3 (0x01U << 13U)

#define BM_AP_BANK_LOCK0_PLOCK3 (0x01U << 12U)

#define BM_AP_BANK_LOCK0_HLOCK2 (0x01U << 11U)

#define BM_AP_BANK_LOCK0_OLOCK2 (0x01U << 10U)

#define BM_AP_BANK_LOCK0_RLOCK2 (0x01U << 9U)

#define BM_AP_BANK_LOCK0_PLOCK2 (0x01U << 8U)

#define BM_AP_BANK_LOCK0_HLOCK1 (0x01U << 7U)

#define BM_AP_BANK_LOCK0_OLOCK1 (0x01U << 6U)

#define BM_AP_BANK_LOCK0_RLOCK1 (0x01U << 5U)

#define BM_AP_BANK_LOCK0_PLOCK1 (0x01U << 4U)

#define BM_AP_BANK_LOCK0_HLOCK0 (0x01U << 3U)

#define BM_AP_BANK_LOCK0_OLOCK0 (0x01U << 2U)

#define BM_AP_BANK_LOCK0_RLOCK0 (0x01U << 1U)

#define BM_AP_BANK_LOCK0_PLOCK0 (0x01U << 0U)

#define AP_BANK_LOCK1_OFF   (0x31cU)

#define BM_AP_BANK_LOCK1_HLOCK7 (0x01U << 31U)

#define BM_AP_BANK_LOCK1_OLOCK7 (0x01U << 30U)

#define BM_AP_BANK_LOCK1_RLOCK7 (0x01U << 29U)

#define BM_AP_BANK_LOCK1_PLOCK7 (0x01U << 28U)

#define BM_AP_BANK_LOCK1_HLOCK6 (0x01U << 27U)

#define BM_AP_BANK_LOCK1_OLOCK6 (0x01U << 26U)

#define BM_AP_BANK_LOCK1_RLOCK6 (0x01U << 25U)

#define BM_AP_BANK_LOCK1_PLOCK6 (0x01U << 24U)

#define BM_AP_BANK_LOCK1_HLOCK5 (0x01U << 23U)

#define BM_AP_BANK_LOCK1_OLOCK5 (0x01U << 22U)

#define BM_AP_BANK_LOCK1_RLOCK5 (0x01U << 21U)

#define BM_AP_BANK_LOCK1_PLOCK5 (0x01U << 20U)

#define BM_AP_BANK_LOCK1_HLOCK4 (0x01U << 19U)

#define BM_AP_BANK_LOCK1_OLOCK4 (0x01U << 18U)

#define BM_AP_BANK_LOCK1_RLOCK4 (0x01U << 17U)

#define BM_AP_BANK_LOCK1_PLOCK4 (0x01U << 16U)

#define BM_AP_BANK_LOCK1_HLOCK3 (0x01U << 15U)

#define BM_AP_BANK_LOCK1_OLOCK3 (0x01U << 14U)

#define BM_AP_BANK_LOCK1_RLOCK3 (0x01U << 13U)

#define BM_AP_BANK_LOCK1_PLOCK3 (0x01U << 12U)

#define BM_AP_BANK_LOCK1_HLOCK2 (0x01U << 11U)

#define BM_AP_BANK_LOCK1_OLOCK2 (0x01U << 10U)

#define BM_AP_BANK_LOCK1_RLOCK2 (0x01U << 9U)

#define BM_AP_BANK_LOCK1_PLOCK2 (0x01U << 8U)

#define BM_AP_BANK_LOCK1_HLOCK1 (0x01U << 7U)

#define BM_AP_BANK_LOCK1_OLOCK1 (0x01U << 6U)

#define BM_AP_BANK_LOCK1_RLOCK1 (0x01U << 5U)

#define BM_AP_BANK_LOCK1_PLOCK1 (0x01U << 4U)

#define BM_AP_BANK_LOCK1_HLOCK0 (0x01U << 3U)

#define BM_AP_BANK_LOCK1_OLOCK0 (0x01U << 2U)

#define BM_AP_BANK_LOCK1_RLOCK0 (0x01U << 1U)

#define BM_AP_BANK_LOCK1_PLOCK0 (0x01U << 0U)

#define AP_BANK_LOCK2_OFF   (0x320U)

#define BM_AP_BANK_LOCK2_HLOCK7 (0x01U << 31U)

#define BM_AP_BANK_LOCK2_OLOCK7 (0x01U << 30U)

#define BM_AP_BANK_LOCK2_RLOCK7 (0x01U << 29U)

#define BM_AP_BANK_LOCK2_PLOCK7 (0x01U << 28U)

#define BM_AP_BANK_LOCK2_HLOCK6 (0x01U << 27U)

#define BM_AP_BANK_LOCK2_OLOCK6 (0x01U << 26U)

#define BM_AP_BANK_LOCK2_RLOCK6 (0x01U << 25U)

#define BM_AP_BANK_LOCK2_PLOCK6 (0x01U << 24U)

#define BM_AP_BANK_LOCK2_HLOCK5 (0x01U << 23U)

#define BM_AP_BANK_LOCK2_OLOCK5 (0x01U << 22U)

#define BM_AP_BANK_LOCK2_RLOCK5 (0x01U << 21U)

#define BM_AP_BANK_LOCK2_PLOCK5 (0x01U << 20U)

#define BM_AP_BANK_LOCK2_HLOCK4 (0x01U << 19U)

#define BM_AP_BANK_LOCK2_OLOCK4 (0x01U << 18U)

#define BM_AP_BANK_LOCK2_RLOCK4 (0x01U << 17U)

#define BM_AP_BANK_LOCK2_PLOCK4 (0x01U << 16U)

#define BM_AP_BANK_LOCK2_HLOCK3 (0x01U << 15U)

#define BM_AP_BANK_LOCK2_OLOCK3 (0x01U << 14U)

#define BM_AP_BANK_LOCK2_RLOCK3 (0x01U << 13U)

#define BM_AP_BANK_LOCK2_PLOCK3 (0x01U << 12U)

#define BM_AP_BANK_LOCK2_HLOCK2 (0x01U << 11U)

#define BM_AP_BANK_LOCK2_OLOCK2 (0x01U << 10U)

#define BM_AP_BANK_LOCK2_RLOCK2 (0x01U << 9U)

#define BM_AP_BANK_LOCK2_PLOCK2 (0x01U << 8U)

#define BM_AP_BANK_LOCK2_HLOCK1 (0x01U << 7U)

#define BM_AP_BANK_LOCK2_OLOCK1 (0x01U << 6U)

#define BM_AP_BANK_LOCK2_RLOCK1 (0x01U << 5U)

#define BM_AP_BANK_LOCK2_PLOCK1 (0x01U << 4U)

#define BM_AP_BANK_LOCK2_HLOCK0 (0x01U << 3U)

#define BM_AP_BANK_LOCK2_OLOCK0 (0x01U << 2U)

#define BM_AP_BANK_LOCK2_RLOCK0 (0x01U << 1U)

#define BM_AP_BANK_LOCK2_PLOCK0 (0x01U << 0U)

#define AP_BANK_LOCK3_OFF   (0x324U)

#define BM_AP_BANK_LOCK3_HLOCK7 (0x01U << 31U)

#define BM_AP_BANK_LOCK3_OLOCK7 (0x01U << 30U)

#define BM_AP_BANK_LOCK3_RLOCK7 (0x01U << 29U)

#define BM_AP_BANK_LOCK3_PLOCK7 (0x01U << 28U)

#define BM_AP_BANK_LOCK3_HLOCK6 (0x01U << 27U)

#define BM_AP_BANK_LOCK3_OLOCK6 (0x01U << 26U)

#define BM_AP_BANK_LOCK3_RLOCK6 (0x01U << 25U)

#define BM_AP_BANK_LOCK3_PLOCK6 (0x01U << 24U)

#define BM_AP_BANK_LOCK3_HLOCK5 (0x01U << 23U)

#define BM_AP_BANK_LOCK3_OLOCK5 (0x01U << 22U)

#define BM_AP_BANK_LOCK3_RLOCK5 (0x01U << 21U)

#define BM_AP_BANK_LOCK3_PLOCK5 (0x01U << 20U)

#define BM_AP_BANK_LOCK3_HLOCK4 (0x01U << 19U)

#define BM_AP_BANK_LOCK3_OLOCK4 (0x01U << 18U)

#define BM_AP_BANK_LOCK3_RLOCK4 (0x01U << 17U)

#define BM_AP_BANK_LOCK3_PLOCK4 (0x01U << 16U)

#define BM_AP_BANK_LOCK3_HLOCK3 (0x01U << 15U)

#define BM_AP_BANK_LOCK3_OLOCK3 (0x01U << 14U)

#define BM_AP_BANK_LOCK3_RLOCK3 (0x01U << 13U)

#define BM_AP_BANK_LOCK3_PLOCK3 (0x01U << 12U)

#define BM_AP_BANK_LOCK3_HLOCK2 (0x01U << 11U)

#define BM_AP_BANK_LOCK3_OLOCK2 (0x01U << 10U)

#define BM_AP_BANK_LOCK3_RLOCK2 (0x01U << 9U)

#define BM_AP_BANK_LOCK3_PLOCK2 (0x01U << 8U)

#define BM_AP_BANK_LOCK3_HLOCK1 (0x01U << 7U)

#define BM_AP_BANK_LOCK3_OLOCK1 (0x01U << 6U)

#define BM_AP_BANK_LOCK3_RLOCK1 (0x01U << 5U)

#define BM_AP_BANK_LOCK3_PLOCK1 (0x01U << 4U)

#define BM_AP_BANK_LOCK3_HLOCK0 (0x01U << 3U)

#define BM_AP_BANK_LOCK3_OLOCK0 (0x01U << 2U)

#define BM_AP_BANK_LOCK3_RLOCK0 (0x01U << 1U)

#define BM_AP_BANK_LOCK3_PLOCK0 (0x01U << 0U)

#define DATA_INJ_OFF    (0x400U)

#define FM_DATA_INJ_INJ (0xffffffffU << 0U)
#define FV_DATA_INJ_INJ(v) \
    (((v) << 0U) & FM_DATA_INJ_INJ)
#define GFV_DATA_INJ_INJ(v) \
    (((v) & FM_DATA_INJ_INJ) >> 0U)

#define ECC_INJ_OFF (0x404U)

#define FM_ECC_INJ_INJ  (0x7fU << 0U)
#define FV_ECC_INJ_INJ(v) \
    (((v) << 0U) & FM_ECC_INJ_INJ)
#define GFV_ECC_INJ_INJ(v) \
    (((v) & FM_ECC_INJ_INJ) >> 0U)

#define SW_STICKY_SE0_OFF   (0x500U)

#define BM_SW_STICKY_SE0_BIT_31 (0x01U << 31U)

#define BM_SW_STICKY_SE0_BIT_30 (0x01U << 30U)

#define BM_SW_STICKY_SE0_BIT_29 (0x01U << 29U)

#define BM_SW_STICKY_SE0_BIT_28 (0x01U << 28U)

#define BM_SW_STICKY_SE0_BIT_27 (0x01U << 27U)

#define BM_SW_STICKY_SE0_BIT_26 (0x01U << 26U)

#define BM_SW_STICKY_SE0_BIT_25 (0x01U << 25U)

#define BM_SW_STICKY_SE0_BIT_24 (0x01U << 24U)

#define BM_SW_STICKY_SE0_BIT_23 (0x01U << 23U)

#define BM_SW_STICKY_SE0_BIT_22 (0x01U << 22U)

#define BM_SW_STICKY_SE0_BIT_21 (0x01U << 21U)

#define BM_SW_STICKY_SE0_BIT_20 (0x01U << 20U)

#define BM_SW_STICKY_SE0_BIT_19 (0x01U << 19U)

#define BM_SW_STICKY_SE0_BIT_18 (0x01U << 18U)

#define BM_SW_STICKY_SE0_BIT_17 (0x01U << 17U)

#define BM_SW_STICKY_SE0_BIT_16 (0x01U << 16U)

#define BM_SW_STICKY_SE0_BIT_15 (0x01U << 15U)

#define BM_SW_STICKY_SE0_BIT_14 (0x01U << 14U)

#define BM_SW_STICKY_SE0_BIT_13 (0x01U << 13U)

#define BM_SW_STICKY_SE0_BIT_12 (0x01U << 12U)

#define BM_SW_STICKY_SE0_BIT_11 (0x01U << 11U)

#define BM_SW_STICKY_SE0_BIT_10 (0x01U << 10U)

#define BM_SW_STICKY_SE0_BIT_9  (0x01U << 9U)

#define BM_SW_STICKY_SE0_BIT_8  (0x01U << 8U)

#define BM_SW_STICKY_SE0_BIT_7  (0x01U << 7U)

#define BM_SW_STICKY_SE0_BIT_6  (0x01U << 6U)

#define BM_SW_STICKY_SE0_BIT_5  (0x01U << 5U)

#define BM_SW_STICKY_SE0_BIT_4  (0x01U << 4U)

#define BM_SW_STICKY_SE0_BIT_3  (0x01U << 3U)

#define BM_SW_STICKY_SE0_BIT_2  (0x01U << 2U)

#define BM_SW_STICKY_SE0_BIT_1  (0x01U << 1U)

#define BM_SW_STICKY_SE0_BIT_0  (0x01U << 0U)

#define SW_STICKY_SE1_OFF   (0x504U)

#define BM_SW_STICKY_SE1_BIT_31 (0x01U << 31U)

#define BM_SW_STICKY_SE1_BIT_30 (0x01U << 30U)

#define BM_SW_STICKY_SE1_BIT_29 (0x01U << 29U)

#define BM_SW_STICKY_SE1_BIT_28 (0x01U << 28U)

#define BM_SW_STICKY_SE1_BIT_27 (0x01U << 27U)

#define BM_SW_STICKY_SE1_BIT_26 (0x01U << 26U)

#define BM_SW_STICKY_SE1_BIT_25 (0x01U << 25U)

#define BM_SW_STICKY_SE1_BIT_24 (0x01U << 24U)

#define BM_SW_STICKY_SE1_BIT_23 (0x01U << 23U)

#define BM_SW_STICKY_SE1_BIT_22 (0x01U << 22U)

#define BM_SW_STICKY_SE1_BIT_21 (0x01U << 21U)

#define BM_SW_STICKY_SE1_BIT_20 (0x01U << 20U)

#define BM_SW_STICKY_SE1_BIT_19 (0x01U << 19U)

#define BM_SW_STICKY_SE1_BIT_18 (0x01U << 18U)

#define BM_SW_STICKY_SE1_BIT_17 (0x01U << 17U)

#define BM_SW_STICKY_SE1_BIT_16 (0x01U << 16U)

#define BM_SW_STICKY_SE1_BIT_15 (0x01U << 15U)

#define BM_SW_STICKY_SE1_BIT_14 (0x01U << 14U)

#define BM_SW_STICKY_SE1_BIT_13 (0x01U << 13U)

#define BM_SW_STICKY_SE1_BIT_12 (0x01U << 12U)

#define BM_SW_STICKY_SE1_BIT_11 (0x01U << 11U)

#define BM_SW_STICKY_SE1_BIT_10 (0x01U << 10U)

#define BM_SW_STICKY_SE1_BIT_9  (0x01U << 9U)

#define BM_SW_STICKY_SE1_BIT_8  (0x01U << 8U)

#define BM_SW_STICKY_SE1_BIT_7  (0x01U << 7U)

#define BM_SW_STICKY_SE1_BIT_6  (0x01U << 6U)

#define BM_SW_STICKY_SE1_BIT_5  (0x01U << 5U)

#define BM_SW_STICKY_SE1_BIT_4  (0x01U << 4U)

#define BM_SW_STICKY_SE1_BIT_3  (0x01U << 3U)

#define BM_SW_STICKY_SE1_BIT_2  (0x01U << 2U)

#define BM_SW_STICKY_SE1_BIT_1  (0x01U << 1U)

#define BM_SW_STICKY_SE1_BIT_0  (0x01U << 0U)

#define SW_STICKY_SE2_OFF   (0x508U)

#define BM_SW_STICKY_SE2_BIT_31 (0x01U << 31U)

#define BM_SW_STICKY_SE2_BIT_30 (0x01U << 30U)

#define BM_SW_STICKY_SE2_BIT_29 (0x01U << 29U)

#define BM_SW_STICKY_SE2_BIT_28 (0x01U << 28U)

#define BM_SW_STICKY_SE2_BIT_27 (0x01U << 27U)

#define BM_SW_STICKY_SE2_BIT_26 (0x01U << 26U)

#define BM_SW_STICKY_SE2_BIT_25 (0x01U << 25U)

#define BM_SW_STICKY_SE2_BIT_24 (0x01U << 24U)

#define BM_SW_STICKY_SE2_BIT_23 (0x01U << 23U)

#define BM_SW_STICKY_SE2_BIT_22 (0x01U << 22U)

#define BM_SW_STICKY_SE2_BIT_21 (0x01U << 21U)

#define BM_SW_STICKY_SE2_BIT_20 (0x01U << 20U)

#define BM_SW_STICKY_SE2_BIT_19 (0x01U << 19U)

#define BM_SW_STICKY_SE2_BIT_18 (0x01U << 18U)

#define BM_SW_STICKY_SE2_BIT_17 (0x01U << 17U)

#define BM_SW_STICKY_SE2_BIT_16 (0x01U << 16U)

#define BM_SW_STICKY_SE2_BIT_15 (0x01U << 15U)

#define BM_SW_STICKY_SE2_BIT_14 (0x01U << 14U)

#define BM_SW_STICKY_SE2_BIT_13 (0x01U << 13U)

#define BM_SW_STICKY_SE2_BIT_12 (0x01U << 12U)

#define BM_SW_STICKY_SE2_BIT_11 (0x01U << 11U)

#define BM_SW_STICKY_SE2_BIT_10 (0x01U << 10U)

#define BM_SW_STICKY_SE2_BIT_9  (0x01U << 9U)

#define BM_SW_STICKY_SE2_BIT_8  (0x01U << 8U)

#define BM_SW_STICKY_SE2_BIT_7  (0x01U << 7U)

#define BM_SW_STICKY_SE2_BIT_6  (0x01U << 6U)

#define BM_SW_STICKY_SE2_BIT_5  (0x01U << 5U)

#define BM_SW_STICKY_SE2_BIT_4  (0x01U << 4U)

#define BM_SW_STICKY_SE2_BIT_3  (0x01U << 3U)

#define BM_SW_STICKY_SE2_BIT_2  (0x01U << 2U)

#define BM_SW_STICKY_SE2_BIT_1  (0x01U << 1U)

#define BM_SW_STICKY_SE2_BIT_0  (0x01U << 0U)

#define SW_STICKY_SE3_OFF   (0x50cU)

#define BM_SW_STICKY_SE3_BIT_31 (0x01U << 31U)

#define BM_SW_STICKY_SE3_BIT_30 (0x01U << 30U)

#define BM_SW_STICKY_SE3_BIT_29 (0x01U << 29U)

#define BM_SW_STICKY_SE3_BIT_28 (0x01U << 28U)

#define BM_SW_STICKY_SE3_BIT_27 (0x01U << 27U)

#define BM_SW_STICKY_SE3_BIT_26 (0x01U << 26U)

#define BM_SW_STICKY_SE3_BIT_25 (0x01U << 25U)

#define BM_SW_STICKY_SE3_BIT_24 (0x01U << 24U)

#define BM_SW_STICKY_SE3_BIT_23 (0x01U << 23U)

#define BM_SW_STICKY_SE3_BIT_22 (0x01U << 22U)

#define BM_SW_STICKY_SE3_BIT_21 (0x01U << 21U)

#define BM_SW_STICKY_SE3_BIT_20 (0x01U << 20U)

#define BM_SW_STICKY_SE3_BIT_19 (0x01U << 19U)

#define BM_SW_STICKY_SE3_BIT_18 (0x01U << 18U)

#define BM_SW_STICKY_SE3_BIT_17 (0x01U << 17U)

#define BM_SW_STICKY_SE3_BIT_16 (0x01U << 16U)

#define BM_SW_STICKY_SE3_BIT_15 (0x01U << 15U)

#define BM_SW_STICKY_SE3_BIT_14 (0x01U << 14U)

#define BM_SW_STICKY_SE3_BIT_13 (0x01U << 13U)

#define BM_SW_STICKY_SE3_BIT_12 (0x01U << 12U)

#define BM_SW_STICKY_SE3_BIT_11 (0x01U << 11U)

#define BM_SW_STICKY_SE3_BIT_10 (0x01U << 10U)

#define BM_SW_STICKY_SE3_BIT_9  (0x01U << 9U)

#define BM_SW_STICKY_SE3_BIT_8  (0x01U << 8U)

#define BM_SW_STICKY_SE3_BIT_7  (0x01U << 7U)

#define BM_SW_STICKY_SE3_BIT_6  (0x01U << 6U)

#define BM_SW_STICKY_SE3_BIT_5  (0x01U << 5U)

#define BM_SW_STICKY_SE3_BIT_4  (0x01U << 4U)

#define BM_SW_STICKY_SE3_BIT_3  (0x01U << 3U)

#define BM_SW_STICKY_SE3_BIT_2  (0x01U << 2U)

#define BM_SW_STICKY_SE3_BIT_1  (0x01U << 1U)

#define BM_SW_STICKY_SE3_BIT_0  (0x01U << 0U)

#define SW_STICKY_AP0_OFF   (0x510U)

#define BM_SW_STICKY_AP0_BIT_31 (0x01U << 31U)

#define BM_SW_STICKY_AP0_BIT_30 (0x01U << 30U)

#define BM_SW_STICKY_AP0_BIT_29 (0x01U << 29U)

#define BM_SW_STICKY_AP0_BIT_28 (0x01U << 28U)

#define BM_SW_STICKY_AP0_BIT_27 (0x01U << 27U)

#define BM_SW_STICKY_AP0_BIT_26 (0x01U << 26U)

#define BM_SW_STICKY_AP0_BIT_25 (0x01U << 25U)

#define BM_SW_STICKY_AP0_BIT_24 (0x01U << 24U)

#define BM_SW_STICKY_AP0_BIT_23 (0x01U << 23U)

#define BM_SW_STICKY_AP0_BIT_22 (0x01U << 22U)

#define BM_SW_STICKY_AP0_BIT_21 (0x01U << 21U)

#define BM_SW_STICKY_AP0_BIT_20 (0x01U << 20U)

#define BM_SW_STICKY_AP0_BIT_19 (0x01U << 19U)

#define BM_SW_STICKY_AP0_BIT_18 (0x01U << 18U)

#define BM_SW_STICKY_AP0_BIT_17 (0x01U << 17U)

#define BM_SW_STICKY_AP0_BIT_16 (0x01U << 16U)

#define BM_SW_STICKY_AP0_BIT_15 (0x01U << 15U)

#define BM_SW_STICKY_AP0_BIT_14 (0x01U << 14U)

#define BM_SW_STICKY_AP0_BIT_13 (0x01U << 13U)

#define BM_SW_STICKY_AP0_BIT_12 (0x01U << 12U)

#define BM_SW_STICKY_AP0_BIT_11 (0x01U << 11U)

#define BM_SW_STICKY_AP0_BIT_10 (0x01U << 10U)

#define BM_SW_STICKY_AP0_BIT_9  (0x01U << 9U)

#define BM_SW_STICKY_AP0_BIT_8  (0x01U << 8U)

#define BM_SW_STICKY_AP0_BIT_7  (0x01U << 7U)

#define BM_SW_STICKY_AP0_BIT_6  (0x01U << 6U)

#define BM_SW_STICKY_AP0_BIT_5  (0x01U << 5U)

#define BM_SW_STICKY_AP0_BIT_4  (0x01U << 4U)

#define BM_SW_STICKY_AP0_BIT_3  (0x01U << 3U)

#define BM_SW_STICKY_AP0_BIT_2  (0x01U << 2U)

#define BM_SW_STICKY_AP0_BIT_1  (0x01U << 1U)

#define BM_SW_STICKY_AP0_BIT_0  (0x01U << 0U)

#define SW_STICKY_AP1_OFF   (0x514U)

#define BM_SW_STICKY_AP1_BIT_31 (0x01U << 31U)

#define BM_SW_STICKY_AP1_BIT_30 (0x01U << 30U)

#define BM_SW_STICKY_AP1_BIT_29 (0x01U << 29U)

#define BM_SW_STICKY_AP1_BIT_28 (0x01U << 28U)

#define BM_SW_STICKY_AP1_BIT_27 (0x01U << 27U)

#define BM_SW_STICKY_AP1_BIT_26 (0x01U << 26U)

#define BM_SW_STICKY_AP1_BIT_25 (0x01U << 25U)

#define BM_SW_STICKY_AP1_BIT_24 (0x01U << 24U)

#define BM_SW_STICKY_AP1_BIT_23 (0x01U << 23U)

#define BM_SW_STICKY_AP1_BIT_22 (0x01U << 22U)

#define BM_SW_STICKY_AP1_BIT_21 (0x01U << 21U)

#define BM_SW_STICKY_AP1_BIT_20 (0x01U << 20U)

#define BM_SW_STICKY_AP1_BIT_19 (0x01U << 19U)

#define BM_SW_STICKY_AP1_BIT_18 (0x01U << 18U)

#define BM_SW_STICKY_AP1_BIT_17 (0x01U << 17U)

#define BM_SW_STICKY_AP1_BIT_16 (0x01U << 16U)

#define BM_SW_STICKY_AP1_BIT_15 (0x01U << 15U)

#define BM_SW_STICKY_AP1_BIT_14 (0x01U << 14U)

#define BM_SW_STICKY_AP1_BIT_13 (0x01U << 13U)

#define BM_SW_STICKY_AP1_BIT_12 (0x01U << 12U)

#define BM_SW_STICKY_AP1_BIT_11 (0x01U << 11U)

#define BM_SW_STICKY_AP1_BIT_10 (0x01U << 10U)

#define BM_SW_STICKY_AP1_BIT_9  (0x01U << 9U)

#define BM_SW_STICKY_AP1_BIT_8  (0x01U << 8U)

#define BM_SW_STICKY_AP1_BIT_7  (0x01U << 7U)

#define BM_SW_STICKY_AP1_BIT_6  (0x01U << 6U)

#define BM_SW_STICKY_AP1_BIT_5  (0x01U << 5U)

#define BM_SW_STICKY_AP1_BIT_4  (0x01U << 4U)

#define BM_SW_STICKY_AP1_BIT_3  (0x01U << 3U)

#define BM_SW_STICKY_AP1_BIT_2  (0x01U << 2U)

#define BM_SW_STICKY_AP1_BIT_1  (0x01U << 1U)

#define BM_SW_STICKY_AP1_BIT_0  (0x01U << 0U)

#define SW_STICKY_AP2_OFF   (0x518U)

#define BM_SW_STICKY_AP2_BIT_31 (0x01U << 31U)

#define BM_SW_STICKY_AP2_BIT_30 (0x01U << 30U)

#define BM_SW_STICKY_AP2_BIT_29 (0x01U << 29U)

#define BM_SW_STICKY_AP2_BIT_28 (0x01U << 28U)

#define BM_SW_STICKY_AP2_BIT_27 (0x01U << 27U)

#define BM_SW_STICKY_AP2_BIT_26 (0x01U << 26U)

#define BM_SW_STICKY_AP2_BIT_25 (0x01U << 25U)

#define BM_SW_STICKY_AP2_BIT_24 (0x01U << 24U)

#define BM_SW_STICKY_AP2_BIT_23 (0x01U << 23U)

#define BM_SW_STICKY_AP2_BIT_22 (0x01U << 22U)

#define BM_SW_STICKY_AP2_BIT_21 (0x01U << 21U)

#define BM_SW_STICKY_AP2_BIT_20 (0x01U << 20U)

#define BM_SW_STICKY_AP2_BIT_19 (0x01U << 19U)

#define BM_SW_STICKY_AP2_BIT_18 (0x01U << 18U)

#define BM_SW_STICKY_AP2_BIT_17 (0x01U << 17U)

#define BM_SW_STICKY_AP2_BIT_16 (0x01U << 16U)

#define BM_SW_STICKY_AP2_BIT_15 (0x01U << 15U)

#define BM_SW_STICKY_AP2_BIT_14 (0x01U << 14U)

#define BM_SW_STICKY_AP2_BIT_13 (0x01U << 13U)

#define BM_SW_STICKY_AP2_BIT_12 (0x01U << 12U)

#define BM_SW_STICKY_AP2_BIT_11 (0x01U << 11U)

#define BM_SW_STICKY_AP2_BIT_10 (0x01U << 10U)

#define BM_SW_STICKY_AP2_BIT_9  (0x01U << 9U)

#define BM_SW_STICKY_AP2_BIT_8  (0x01U << 8U)

#define BM_SW_STICKY_AP2_BIT_7  (0x01U << 7U)

#define BM_SW_STICKY_AP2_BIT_6  (0x01U << 6U)

#define BM_SW_STICKY_AP2_BIT_5  (0x01U << 5U)

#define BM_SW_STICKY_AP2_BIT_4  (0x01U << 4U)

#define BM_SW_STICKY_AP2_BIT_3  (0x01U << 3U)

#define BM_SW_STICKY_AP2_BIT_2  (0x01U << 2U)

#define BM_SW_STICKY_AP2_BIT_1  (0x01U << 1U)

#define BM_SW_STICKY_AP2_BIT_0  (0x01U << 0U)

#define SW_STICKY_AP3_OFF   (0x51cU)

#define BM_SW_STICKY_AP3_BIT_31 (0x01U << 31U)

#define BM_SW_STICKY_AP3_BIT_30 (0x01U << 30U)

#define BM_SW_STICKY_AP3_BIT_29 (0x01U << 29U)

#define BM_SW_STICKY_AP3_BIT_28 (0x01U << 28U)

#define BM_SW_STICKY_AP3_BIT_27 (0x01U << 27U)

#define BM_SW_STICKY_AP3_BIT_26 (0x01U << 26U)

#define BM_SW_STICKY_AP3_BIT_25 (0x01U << 25U)

#define BM_SW_STICKY_AP3_BIT_24 (0x01U << 24U)

#define BM_SW_STICKY_AP3_BIT_23 (0x01U << 23U)

#define BM_SW_STICKY_AP3_BIT_22 (0x01U << 22U)

#define BM_SW_STICKY_AP3_BIT_21 (0x01U << 21U)

#define BM_SW_STICKY_AP3_BIT_20 (0x01U << 20U)

#define BM_SW_STICKY_AP3_BIT_19 (0x01U << 19U)

#define BM_SW_STICKY_AP3_BIT_18 (0x01U << 18U)

#define BM_SW_STICKY_AP3_BIT_17 (0x01U << 17U)

#define BM_SW_STICKY_AP3_BIT_16 (0x01U << 16U)

#define BM_SW_STICKY_AP3_BIT_15 (0x01U << 15U)

#define BM_SW_STICKY_AP3_BIT_14 (0x01U << 14U)

#define BM_SW_STICKY_AP3_BIT_13 (0x01U << 13U)

#define BM_SW_STICKY_AP3_BIT_12 (0x01U << 12U)

#define BM_SW_STICKY_AP3_BIT_11 (0x01U << 11U)

#define BM_SW_STICKY_AP3_BIT_10 (0x01U << 10U)

#define BM_SW_STICKY_AP3_BIT_9  (0x01U << 9U)

#define BM_SW_STICKY_AP3_BIT_8  (0x01U << 8U)

#define BM_SW_STICKY_AP3_BIT_7  (0x01U << 7U)

#define BM_SW_STICKY_AP3_BIT_6  (0x01U << 6U)

#define BM_SW_STICKY_AP3_BIT_5  (0x01U << 5U)

#define BM_SW_STICKY_AP3_BIT_4  (0x01U << 4U)

#define BM_SW_STICKY_AP3_BIT_3  (0x01U << 3U)

#define BM_SW_STICKY_AP3_BIT_2  (0x01U << 2U)

#define BM_SW_STICKY_AP3_BIT_1  (0x01U << 1U)

#define BM_SW_STICKY_AP3_BIT_0  (0x01U << 0U)

#define LOCK_FUSE_OFF   (0x1000U)

#define FM_LOCK_FUSE_LOCK   (0xffffffffU << 0U)
#define FV_LOCK_FUSE_LOCK(v) \
    (((v) << 0U) & FM_LOCK_FUSE_LOCK)
#define GFV_LOCK_FUSE_LOCK(v) \
    (((v) & FM_LOCK_FUSE_LOCK) >> 0U)

#define FUSE_WORD_OFF   (0x1020U)

#define FM_FUSE_WORD_DATA   (0xffffffffU << 0U)
#define FV_FUSE_WORD_DATA(v) \
    (((v) << 0U) & FM_FUSE_WORD_DATA)
#define GFV_FUSE_WORD_DATA(v) \
    (((v) & FM_FUSE_WORD_DATA) >> 0U)

typedef struct {
    volatile U32 fuse_ctrl;  /* offset: 0x0 */
    volatile U32 prog_data;  /* offset: 0x4 */
    volatile U32 fuse_trig;  /* offset: 0x8 */
    volatile U32 read_fuse_data;  /* offset: 0xc */
    volatile U32 fuse_timing_0;  /* offset: 0x10 */
    volatile U32 fuse_timing_1;  /* offset: 0x14 */
    volatile U32 check_fuse_addr;  /* offset: 0x18 */
    volatile U32 sema_lock;  /* offset: 0x1c */
    volatile U32 int_sta;  /* offset: 0x20 */
    volatile U32 int_sta_en;  /* offset: 0x24 */
    volatile U32 int_sig_en;  /* offset: 0x28 */
    U8 rsvd0[212];
    volatile U32 ecc_sig_error0;  /* offset: 0x100 */
    volatile U32 ecc_sig_error1;  /* offset: 0x104 */
    volatile U32 ecc_sig_error2;  /* offset: 0x108 */
    volatile U32 ecc_sig_error3;  /* offset: 0x10c */
    volatile U32 ecc_sig_error4;  /* offset: 0x110 */
    volatile U32 ecc_mul_error0;  /* offset: 0x114 */
    volatile U32 ecc_mul_error1;  /* offset: 0x118 */
    volatile U32 ecc_mul_error2;  /* offset: 0x11c */
    volatile U32 ecc_mul_error3;  /* offset: 0x120 */
    volatile U32 ecc_mul_error4;  /* offset: 0x124 */
    volatile U32 red_error0;  /* offset: 0x128 */
    volatile U32 lock_red_error;  /* offset: 0x12c */
    U8 rsvd1[208];
    volatile U32 ecc_data_corr_0;  /* offset: 0x200 */
    volatile U32 ecc_corr_0;  /* offset: 0x204 */
    volatile U32 ecc_data_corr_1;  /* offset: 0x208 */
    volatile U32 ecc_corr_1;  /* offset: 0x20c */
    volatile U32 ecc_data_corr_2;  /* offset: 0x210 */
    volatile U32 ecc_corr_2;  /* offset: 0x214 */
    volatile U32 ecc_data_corr_3;  /* offset: 0x218 */
    volatile U32 ecc_corr_3;  /* offset: 0x21c */
    volatile U32 red_data_corr;  /* offset: 0x220 */
    volatile U32 red_corr;  /* offset: 0x224 */
    U8 rsvd2[216];
    volatile U32 se_glb_lock;  /* offset: 0x300 */
    volatile U32 se_bank_lock0;  /* offset: 0x304 */
    volatile U32 se_bank_lock1;  /* offset: 0x308 */
    volatile U32 se_bank_lock2;  /* offset: 0x30c */
    volatile U32 se_bank_lock3;  /* offset: 0x310 */
    volatile U32 ap_glb_lock;  /* offset: 0x314 */
    volatile U32 ap_bank_lock0;  /* offset: 0x318 */
    volatile U32 ap_bank_lock1;  /* offset: 0x31c */
    volatile U32 ap_bank_lock2;  /* offset: 0x320 */
    volatile U32 ap_bank_lock3;  /* offset: 0x324 */
    U8 rsvd3[216];
    volatile U32 data_inj;  /* offset: 0x400 */
    volatile U32 ecc_inj;  /* offset: 0x404 */
    U8 rsvd4[248];
    volatile U32 sw_sticky_se0;  /* offset: 0x500 */
    volatile U32 sw_sticky_se1;  /* offset: 0x504 */
    volatile U32 sw_sticky_se2;  /* offset: 0x508 */
    volatile U32 sw_sticky_se3;  /* offset: 0x50c */
    volatile U32 sw_sticky_ap0;  /* offset: 0x510 */
    volatile U32 sw_sticky_ap1;  /* offset: 0x514 */
    volatile U32 sw_sticky_ap2;  /* offset: 0x518 */
    volatile U32 sw_sticky_ap3;  /* offset: 0x51c */
    U8 rsvd5[2784];
    volatile U32 lock_fuse[8];  /* offset: 0x1000 */
    volatile U32 fuse_word[248];  /* offset: 0x1020 */
} fuse_ctrl_t;

#endif  /* __FUSE_CTRL_REG_H__ */
