// Seed: 732303144
module module_0 (
    output wand id_0,
    input wire id_1,
    input supply1 id_2,
    input tri id_3,
    input wire id_4,
    input wor id_5,
    output tri1 id_6,
    output supply1 id_7,
    output tri1 id_8,
    output tri0 id_9,
    output supply0 id_10,
    output tri id_11,
    input supply1 id_12,
    output wire id_13,
    output tri1 id_14,
    input uwire id_15,
    input wand id_16,
    input supply0 id_17,
    output wor id_18,
    input wire id_19,
    output supply0 id_20,
    output uwire id_21,
    input tri id_22,
    input tri1 id_23,
    output wor id_24
);
  if ({1{id_16}} == id_16 - id_17) begin
    wire id_26;
  end
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    input tri id_2,
    output wand id_3,
    output supply0 id_4
);
  wire id_6;
  buf (id_3, id_2);
  module_0(
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4,
      id_0,
      id_1,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_4,
      id_1,
      id_3,
      id_4,
      id_1,
      id_1,
      id_3
  );
  uwire id_7 = 1;
endmodule
