Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap ats_switch_v1_0_1 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/ats_switch_v1_0_1 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 10:59:01 on Jun 21,2019
vlog -64 "+incdir+/home/dmonk/.cxl.ip/incl" -work ats_switch_v1_0_1 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/ats_switch_v1_0_1/.cxl.verilog.ats_switch_v1_0_1.ats_switch_v1_0_1.lin64.cmf 
-- Compiling module ats_switch_v1_0_1_axilite
-- Compiling module ats_switch_v1_0_1_cc
-- Compiling module ats_switch_v1_0_1_cq
-- Compiling module ats_switch_v1_0_1_header_extract
-- Compiling module ats_switch_v1_0_1_straddle_header_extract
-- Compiling module ats_switch_v1_0_1_rc
-- Compiling module ats_switch_v1_0_1_reg
-- Compiling module ats_switch_v1_0_1_rq
-- Compiling module ats_switch_v1_0_1_tdest_cq
-- Compiling module ats_switch_v1_0_1_tdest_rc
-- Compiling module ats_switch_v1_0_1_tdest_rc_straddle
-- Compiling module ats_switch_v1_0_1_straddle_header_extract_512
-- Compiling module ats_switch_v1_0_1_tdest_rc_straddle_512
-- Compiling module ats_switch_v1_0_1_top

Top level modules:
	ats_switch_v1_0_1_top
End time: 10:59:01 on Jun 21,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
