+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D|
|               clk_fpga_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D|
|               clk_fpga_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D|
|               clk_fpga_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
