Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
data_addr_o[0]
data_addr_o[1]
data_addr_o[2]
data_addr_o[3]
data_addr_o[4]
data_addr_o[5]
data_addr_o[6]
data_addr_o[7]
data_addr_o[8]
data_addr_o[9]
data_addr_o[10]
data_addr_o[11]
data_o[0]
data_o[1]
data_o[2]
data_o[3]
data_o[4]
data_o[5]
data_o[6]
data_o[7]
data_o[8]
data_o[9]
data_o[10]
data_o[11]
data_o[12]
data_o[13]
data_o[14]
data_o[15]
data_o[16]
data_o[17]
data_o[18]
data_o[19]
data_o[20]
data_o[21]
data_o[22]
data_o[23]
data_o[24]
data_o[25]
data_o[26]
data_o[27]
data_o[28]
data_o[29]
data_o[30]
data_o[31]
ebreak_o
i_ifu/branch_condition_reg/data_in
mem_wr_o[0]
mem_wr_o[1]
mem_wr_o[2]
mem_wr_o[3]
pc_o[0]
pc_o[1]
pc_o[2]
pc_o[3]
pc_o[4]
pc_o[5]
pc_o[6]
pc_o[7]
pc_o[8]
pc_o[9]
pc_o[10]
pc_o[11]
pc_o[12]
pc_o[13]
pc_o[14]
pc_o[15]
pc_o[16]
pc_o[17]
pc_o[18]
pc_o[19]
pc_o[20]
pc_o[21]
pc_o[22]
pc_o[23]
pc_o[24]
pc_o[25]
pc_o[26]
pc_o[27]
pc_o[28]
pc_o[29]
pc_o[30]
pc_o[31]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
