
*** Running vivado
    with args -log mult_8x8.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mult_8x8.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mult_8x8.tcl -notrace
Command: link_design -top mult_8x8 -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.152 ; gain = 0.000 ; free physical = 2095 ; free virtual = 6892
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.035 ; gain = 0.000 ; free physical = 2000 ; free virtual = 6802
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2311.035 ; gain = 24.012 ; free physical = 2000 ; free virtual = 6802
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2343.051 ; gain = 32.016 ; free physical = 1991 ; free virtual = 6793

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 107108874

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2531.059 ; gain = 188.008 ; free physical = 1566 ; free virtual = 6379

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 107108874

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 1399 ; free virtual = 6212
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 107108874

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 1399 ; free virtual = 6212
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 107108874

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 1399 ; free virtual = 6212
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 107108874

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 1399 ; free virtual = 6212
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 107108874

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 1399 ; free virtual = 6212
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 107108874

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 1399 ; free virtual = 6212
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 1399 ; free virtual = 6212
Ending Logic Optimization Task | Checksum: 107108874

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 1399 ; free virtual = 6212

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 107108874

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 1398 ; free virtual = 6212

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 107108874

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 1398 ; free virtual = 6212

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 1398 ; free virtual = 6212
Ending Netlist Obfuscation Task | Checksum: 107108874

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 1398 ; free virtual = 6212
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2702.027 ; gain = 390.992 ; free physical = 1398 ; free virtual = 6212
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/impl_1/mult_8x8_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mult_8x8_drc_opted.rpt -pb mult_8x8_drc_opted.pb -rpx mult_8x8_drc_opted.rpx
Command: report_drc -file mult_8x8_drc_opted.rpt -pb mult_8x8_drc_opted.pb -rpx mult_8x8_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/matiaspc/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/impl_1/mult_8x8_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1324 ; free virtual = 6139
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d2603a3e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1324 ; free virtual = 6139
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1324 ; free virtual = 6139

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15d1f7959

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1345 ; free virtual = 6162

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16b5de335

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1343 ; free virtual = 6161

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16b5de335

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1343 ; free virtual = 6161
Phase 1 Placer Initialization | Checksum: 16b5de335

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1340 ; free virtual = 6158

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16b5de335

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1338 ; free virtual = 6156

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16b5de335

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1338 ; free virtual = 6156

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 1d3228537

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1303 ; free virtual = 6123
Phase 2 Global Placement | Checksum: 1d3228537

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1303 ; free virtual = 6123

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d3228537

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1303 ; free virtual = 6123

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d787df0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1301 ; free virtual = 6122

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1edec4450

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1299 ; free virtual = 6119

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1edec4450

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2809.418 ; gain = 0.000 ; free physical = 1301 ; free virtual = 6121

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b8a29053

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.422 ; gain = 1.004 ; free physical = 1295 ; free virtual = 6116

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b8a29053

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.422 ; gain = 1.004 ; free physical = 1295 ; free virtual = 6116

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b8a29053

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.422 ; gain = 1.004 ; free physical = 1295 ; free virtual = 6116
Phase 3 Detail Placement | Checksum: 1b8a29053

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.422 ; gain = 1.004 ; free physical = 1295 ; free virtual = 6116

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1b8a29053

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.422 ; gain = 1.004 ; free physical = 1295 ; free virtual = 6116

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b8a29053

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.422 ; gain = 1.004 ; free physical = 1299 ; free virtual = 6120

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b8a29053

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.422 ; gain = 1.004 ; free physical = 1299 ; free virtual = 6120
Phase 4.3 Placer Reporting | Checksum: 1b8a29053

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.422 ; gain = 1.004 ; free physical = 1299 ; free virtual = 6120

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.422 ; gain = 0.000 ; free physical = 1299 ; free virtual = 6120

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.422 ; gain = 1.004 ; free physical = 1299 ; free virtual = 6120
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b8a29053

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.422 ; gain = 1.004 ; free physical = 1299 ; free virtual = 6120
Ending Placer Task | Checksum: 10fff9b6f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.422 ; gain = 1.004 ; free physical = 1299 ; free virtual = 6120
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2818.426 ; gain = 0.000 ; free physical = 1335 ; free virtual = 6156
INFO: [Common 17-1381] The checkpoint '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/impl_1/mult_8x8_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mult_8x8_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2818.426 ; gain = 0.000 ; free physical = 1320 ; free virtual = 6141
INFO: [runtcl-4] Executing : report_utilization -file mult_8x8_utilization_placed.rpt -pb mult_8x8_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mult_8x8_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2818.426 ; gain = 0.000 ; free physical = 1333 ; free virtual = 6154
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2818.426 ; gain = 0.000 ; free physical = 1300 ; free virtual = 6123
INFO: [Common 17-1381] The checkpoint '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/impl_1/mult_8x8_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 3d9f6131 ConstDB: 0 ShapeSum: d2603a3e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 102056e47

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2996.352 ; gain = 170.086 ; free physical = 1069 ; free virtual = 5899
Post Restoration Checksum: NetGraph: cc551b07 NumContArr: 35b05340 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 102056e47

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 3007.348 ; gain = 181.082 ; free physical = 1048 ; free virtual = 5878

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 102056e47

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 3007.348 ; gain = 181.082 ; free physical = 1048 ; free virtual = 5878
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: d930cc46

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3036.848 ; gain = 210.582 ; free physical = 1045 ; free virtual = 5875

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 130
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 130
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d930cc46

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3040.848 ; gain = 214.582 ; free physical = 1045 ; free virtual = 5875
Phase 3 Initial Routing | Checksum: 169ae841c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 3040.848 ; gain = 214.582 ; free physical = 1032 ; free virtual = 5858

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: f4582a63

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 3040.848 ; gain = 214.582 ; free physical = 1038 ; free virtual = 5864
Phase 4 Rip-up And Reroute | Checksum: f4582a63

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 3040.848 ; gain = 214.582 ; free physical = 1038 ; free virtual = 5863

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: f4582a63

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 3040.848 ; gain = 214.582 ; free physical = 1038 ; free virtual = 5863

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: f4582a63

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 3040.848 ; gain = 214.582 ; free physical = 1038 ; free virtual = 5863
Phase 6 Post Hold Fix | Checksum: f4582a63

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 3040.848 ; gain = 214.582 ; free physical = 1038 ; free virtual = 5863

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00896852 %
  Global Horizontal Routing Utilization  = 0.00717118 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: f4582a63

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 3040.848 ; gain = 214.582 ; free physical = 1036 ; free virtual = 5862

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f4582a63

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 3040.848 ; gain = 214.582 ; free physical = 1035 ; free virtual = 5861

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14b3c2bd3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 3040.848 ; gain = 214.582 ; free physical = 1036 ; free virtual = 5861
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 3040.848 ; gain = 214.582 ; free physical = 1064 ; free virtual = 5890

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 3040.848 ; gain = 222.422 ; free physical = 1064 ; free virtual = 5890
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3048.852 ; gain = 0.000 ; free physical = 1061 ; free virtual = 5888
INFO: [Common 17-1381] The checkpoint '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/impl_1/mult_8x8_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mult_8x8_drc_routed.rpt -pb mult_8x8_drc_routed.pb -rpx mult_8x8_drc_routed.rpx
Command: report_drc -file mult_8x8_drc_routed.rpt -pb mult_8x8_drc_routed.pb -rpx mult_8x8_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/impl_1/mult_8x8_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mult_8x8_methodology_drc_routed.rpt -pb mult_8x8_methodology_drc_routed.pb -rpx mult_8x8_methodology_drc_routed.rpx
Command: report_methodology -file mult_8x8_methodology_drc_routed.rpt -pb mult_8x8_methodology_drc_routed.pb -rpx mult_8x8_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/impl_1/mult_8x8_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mult_8x8_power_routed.rpt -pb mult_8x8_power_summary_routed.pb -rpx mult_8x8_power_routed.rpx
Command: report_power -file mult_8x8_power_routed.rpt -pb mult_8x8_power_summary_routed.pb -rpx mult_8x8_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mult_8x8_route_status.rpt -pb mult_8x8_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mult_8x8_timing_summary_routed.rpt -pb mult_8x8_timing_summary_routed.pb -rpx mult_8x8_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mult_8x8_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mult_8x8_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mult_8x8_bus_skew_routed.rpt -pb mult_8x8_bus_skew_routed.pb -rpx mult_8x8_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Feb  9 15:24:44 2021...

*** Running vivado
    with args -log mult_config.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mult_config.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mult_config.tcl -notrace
Command: link_design -top mult_config -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.152 ; gain = 0.000 ; free physical = 997 ; free virtual = 6733
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.035 ; gain = 0.000 ; free physical = 904 ; free virtual = 6642
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2311.035 ; gain = 24.012 ; free physical = 904 ; free virtual = 6641
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2343.051 ; gain = 32.016 ; free physical = 880 ; free virtual = 6623

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bcb22101

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2531.059 ; gain = 188.008 ; free physical = 457 ; free virtual = 6220

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bcb22101

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 290 ; free virtual = 6051
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bcb22101

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 290 ; free virtual = 6051
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bcb22101

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 290 ; free virtual = 6051
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bcb22101

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 290 ; free virtual = 6051
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: bcb22101

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 290 ; free virtual = 6051
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bcb22101

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 290 ; free virtual = 6051
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 290 ; free virtual = 6051
Ending Logic Optimization Task | Checksum: bcb22101

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 290 ; free virtual = 6051

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: bcb22101

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 289 ; free virtual = 6050

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bcb22101

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 289 ; free virtual = 6050

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 289 ; free virtual = 6050
Ending Netlist Obfuscation Task | Checksum: bcb22101

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.027 ; gain = 0.000 ; free physical = 289 ; free virtual = 6050
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2702.027 ; gain = 390.992 ; free physical = 289 ; free virtual = 6050
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/impl_1/mult_config_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mult_config_drc_opted.rpt -pb mult_config_drc_opted.pb -rpx mult_config_drc_opted.rpx
Command: report_drc -file mult_config_drc_opted.rpt -pb mult_config_drc_opted.pb -rpx mult_config_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/matiaspc/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/impl_1/mult_config_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 217 ; free virtual = 5979
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7342871f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 217 ; free virtual = 5979
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 217 ; free virtual = 5979

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1684e0504

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 233 ; free virtual = 5999

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18ec59acc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 232 ; free virtual = 5998

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18ec59acc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 232 ; free virtual = 5998
Phase 1 Placer Initialization | Checksum: 18ec59acc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 229 ; free virtual = 5995

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18ec59acc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 226 ; free virtual = 5993

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18ec59acc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 226 ; free virtual = 5993

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 254243c3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 191 ; free virtual = 5959
Phase 2 Global Placement | Checksum: 254243c3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 192 ; free virtual = 5960

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 254243c3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 192 ; free virtual = 5960

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dc56c30e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 191 ; free virtual = 5959

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22bb49e31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 190 ; free virtual = 5959

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22bb49e31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 190 ; free virtual = 5959

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12b66f1f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 184 ; free virtual = 5953

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12b66f1f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 184 ; free virtual = 5953

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12b66f1f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 184 ; free virtual = 5953
Phase 3 Detail Placement | Checksum: 12b66f1f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 184 ; free virtual = 5953

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 12b66f1f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 184 ; free virtual = 5953

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12b66f1f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 188 ; free virtual = 5957

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12b66f1f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 188 ; free virtual = 5957
Phase 4.3 Placer Reporting | Checksum: 12b66f1f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 188 ; free virtual = 5957

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 188 ; free virtual = 5957

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 188 ; free virtual = 5957
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12b66f1f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 188 ; free virtual = 5957
Ending Placer Task | Checksum: 10545f6ab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.453 ; gain = 0.000 ; free physical = 188 ; free virtual = 5957
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2815.457 ; gain = 0.000 ; free physical = 223 ; free virtual = 5993
INFO: [Common 17-1381] The checkpoint '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/impl_1/mult_config_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mult_config_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2815.457 ; gain = 0.000 ; free physical = 208 ; free virtual = 5977
INFO: [runtcl-4] Executing : report_utilization -file mult_config_utilization_placed.rpt -pb mult_config_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mult_config_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2815.457 ; gain = 0.000 ; free physical = 222 ; free virtual = 5992
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2815.457 ; gain = 0.000 ; free physical = 187 ; free virtual = 5957
INFO: [Common 17-1381] The checkpoint '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/impl_1/mult_config_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 92036f8c ConstDB: 0 ShapeSum: 7342871f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13986dd39

Time (s): cpu = 00:01:10 ; elapsed = 00:00:57 . Memory (MB): peak = 2998.445 ; gain = 176.148 ; free physical = 218 ; free virtual = 5858
Post Restoration Checksum: NetGraph: f60ed9eb NumContArr: 4378034e Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13986dd39

Time (s): cpu = 00:01:10 ; elapsed = 00:00:57 . Memory (MB): peak = 3009.441 ; gain = 187.145 ; free physical = 197 ; free virtual = 5838

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13986dd39

Time (s): cpu = 00:01:10 ; elapsed = 00:00:57 . Memory (MB): peak = 3009.441 ; gain = 187.145 ; free physical = 197 ; free virtual = 5838
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: d61a2042

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 3038.941 ; gain = 216.645 ; free physical = 195 ; free virtual = 5836

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 133
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 133
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d61a2042

Time (s): cpu = 00:01:12 ; elapsed = 00:00:58 . Memory (MB): peak = 3042.941 ; gain = 220.645 ; free physical = 195 ; free virtual = 5837
Phase 3 Initial Routing | Checksum: 9a36c788

Time (s): cpu = 00:01:12 ; elapsed = 00:00:58 . Memory (MB): peak = 3042.941 ; gain = 220.645 ; free physical = 189 ; free virtual = 5830

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 14dbdd25e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:58 . Memory (MB): peak = 3042.941 ; gain = 220.645 ; free physical = 191 ; free virtual = 5832
Phase 4 Rip-up And Reroute | Checksum: 14dbdd25e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:58 . Memory (MB): peak = 3042.941 ; gain = 220.645 ; free physical = 191 ; free virtual = 5832

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 14dbdd25e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:58 . Memory (MB): peak = 3042.941 ; gain = 220.645 ; free physical = 191 ; free virtual = 5832

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 14dbdd25e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:58 . Memory (MB): peak = 3042.941 ; gain = 220.645 ; free physical = 191 ; free virtual = 5832
Phase 6 Post Hold Fix | Checksum: 14dbdd25e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:58 . Memory (MB): peak = 3042.941 ; gain = 220.645 ; free physical = 191 ; free virtual = 5832

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00937342 %
  Global Horizontal Routing Utilization  = 0.0191011 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 14dbdd25e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:58 . Memory (MB): peak = 3042.941 ; gain = 220.645 ; free physical = 189 ; free virtual = 5831

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14dbdd25e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:58 . Memory (MB): peak = 3042.941 ; gain = 220.645 ; free physical = 187 ; free virtual = 5829

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ea3146b8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:58 . Memory (MB): peak = 3042.941 ; gain = 220.645 ; free physical = 187 ; free virtual = 5829
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:58 . Memory (MB): peak = 3042.941 ; gain = 220.645 ; free physical = 215 ; free virtual = 5857

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:00 . Memory (MB): peak = 3042.941 ; gain = 227.484 ; free physical = 215 ; free virtual = 5857
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3050.945 ; gain = 0.000 ; free physical = 210 ; free virtual = 5853
INFO: [Common 17-1381] The checkpoint '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/impl_1/mult_config_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mult_config_drc_routed.rpt -pb mult_config_drc_routed.pb -rpx mult_config_drc_routed.rpx
Command: report_drc -file mult_config_drc_routed.rpt -pb mult_config_drc_routed.pb -rpx mult_config_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/impl_1/mult_config_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mult_config_methodology_drc_routed.rpt -pb mult_config_methodology_drc_routed.pb -rpx mult_config_methodology_drc_routed.rpx
Command: report_methodology -file mult_config_methodology_drc_routed.rpt -pb mult_config_methodology_drc_routed.pb -rpx mult_config_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/impl_1/mult_config_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mult_config_power_routed.rpt -pb mult_config_power_summary_routed.pb -rpx mult_config_power_routed.rpx
Command: report_power -file mult_config_power_routed.rpt -pb mult_config_power_summary_routed.pb -rpx mult_config_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mult_config_route_status.rpt -pb mult_config_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mult_config_timing_summary_routed.rpt -pb mult_config_timing_summary_routed.pb -rpx mult_config_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mult_config_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mult_config_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mult_config_bus_skew_routed.rpt -pb mult_config_bus_skew_routed.pb -rpx mult_config_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Feb 19 12:04:51 2021...
