
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /openlane/designs/adder/src/adder.v
Parsing SystemVerilog input from `/openlane/designs/adder/src/adder.v' to AST representation.
Storing AST representation for module `$abstract\adder'.
Storing AST representation for module `$abstract\fa'.
Storing AST representation for module `$abstract\mux21'.
Storing AST representation for module `$abstract\P'.
Storing AST representation for module `$abstract\and4'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\adder'.
Generating RTLIL representation for module `\adder'.

4.1. Analyzing design hierarchy..
Top module:  \adder

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\and4'.
Generating RTLIL representation for module `\and4'.

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\P'.
Generating RTLIL representation for module `\P'.

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\mux21'.
Generating RTLIL representation for module `\mux21'.

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\fa'.
Generating RTLIL representation for module `\fa'.

4.6. Analyzing design hierarchy..
Top module:  \adder
Used module:     \and4
Used module:     \P
Used module:     \mux21
Used module:     \fa

4.7. Analyzing design hierarchy..
Top module:  \adder
Used module:     \and4
Used module:     \P
Used module:     \mux21
Used module:     \fa
Removing unused module `$abstract\and4'.
Removing unused module `$abstract\P'.
Removing unused module `$abstract\mux21'.
Removing unused module `$abstract\fa'.
Removing unused module `$abstract\adder'.
Removed 5 unused modules.

5. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/adder/runs/auto_pnr/tmp/synthesis/hierarchy.dot'.
Dumping module adder to page 1.
Renaming module adder to adder.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \adder
Used module:     \and4
Used module:     \P
Used module:     \mux21
Used module:     \fa

7.2. Analyzing design hierarchy..
Top module:  \adder
Used module:     \and4
Used module:     \P
Used module:     \mux21
Used module:     \fa
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 50 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.

15. Executing PROC_DLATCH pass (convert process syncs to latches).

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\adder.\rg_a1' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$9' with positive edge clock.
Creating register for signal `\adder.\rg_b1' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$10' with positive edge clock.
Creating register for signal `\adder.\rg_a2' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$11' with positive edge clock.
Creating register for signal `\adder.\rg_b2' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$12' with positive edge clock.
Creating register for signal `\adder.\rg_a3' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$13' with positive edge clock.
Creating register for signal `\adder.\rg_b3' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$14' with positive edge clock.
Creating register for signal `\adder.\rg_a4' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$15' with positive edge clock.
Creating register for signal `\adder.\rg_b4' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$16' with positive edge clock.
Creating register for signal `\adder.\rg_a5' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$17' with positive edge clock.
Creating register for signal `\adder.\rg_b5' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$18' with positive edge clock.
Creating register for signal `\adder.\rg_a6' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$19' with positive edge clock.
Creating register for signal `\adder.\rg_b6' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$20' with positive edge clock.
Creating register for signal `\adder.\rg_a7' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$21' with positive edge clock.
Creating register for signal `\adder.\rg_b7' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$22' with positive edge clock.
Creating register for signal `\adder.\rg_a8' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$23' with positive edge clock.
Creating register for signal `\adder.\rg_b8' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$24' with positive edge clock.
Creating register for signal `\adder.\rg_a9' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$25' with positive edge clock.
Creating register for signal `\adder.\rg_b9' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$26' with positive edge clock.
Creating register for signal `\adder.\rg_a10' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$27' with positive edge clock.
Creating register for signal `\adder.\rg_b10' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$28' with positive edge clock.
Creating register for signal `\adder.\rg_a11' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$29' with positive edge clock.
Creating register for signal `\adder.\rg_b11' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$30' with positive edge clock.
Creating register for signal `\adder.\rg_a12' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$31' with positive edge clock.
Creating register for signal `\adder.\rg_b12' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$32' with positive edge clock.
Creating register for signal `\adder.\rg_a13' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$33' with positive edge clock.
Creating register for signal `\adder.\rg_b13' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$34' with positive edge clock.
Creating register for signal `\adder.\rg_a14' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$35' with positive edge clock.
Creating register for signal `\adder.\rg_b14' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$36' with positive edge clock.
Creating register for signal `\adder.\rg_a15' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$37' with positive edge clock.
Creating register for signal `\adder.\rg_b15' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$38' with positive edge clock.
Creating register for signal `\adder.\rg_a16' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$39' with positive edge clock.
Creating register for signal `\adder.\rg_b16' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$40' with positive edge clock.
Creating register for signal `\adder.\rg_cin' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$41' with positive edge clock.
Creating register for signal `\adder.\rg_s1' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$42' with positive edge clock.
Creating register for signal `\adder.\rg_s2' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\adder.\rg_s3' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\adder.\rg_s4' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$45' with positive edge clock.
Creating register for signal `\adder.\rg_s5' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$46' with positive edge clock.
Creating register for signal `\adder.\rg_s6' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$47' with positive edge clock.
Creating register for signal `\adder.\rg_s7' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$48' with positive edge clock.
Creating register for signal `\adder.\rg_s8' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$49' with positive edge clock.
Creating register for signal `\adder.\rg_s9' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$50' with positive edge clock.
Creating register for signal `\adder.\rg_s10' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$51' with positive edge clock.
Creating register for signal `\adder.\rg_s11' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$52' with positive edge clock.
Creating register for signal `\adder.\rg_s12' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$53' with positive edge clock.
Creating register for signal `\adder.\rg_s13' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$54' with positive edge clock.
Creating register for signal `\adder.\rg_s14' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$55' with positive edge clock.
Creating register for signal `\adder.\rg_s15' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$56' with positive edge clock.
Creating register for signal `\adder.\rg_s16' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$57' with positive edge clock.
Creating register for signal `\adder.\rg_cout' using process `\adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
  created $dff cell `$procdff$58' with positive edge clock.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `adder.$proc$/openlane/designs/adder/src/adder.v:125$1'.
Cleaned up 0 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module adder...
Checking module mux21...
Checking module P...
Checking module and4...
Checking module fa...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.
Optimizing module mux21.
Optimizing module P.
Optimizing module and4.
Optimizing module fa.

21. Executing FLATTEN pass (flatten design).
Deleting now unused module mux21.
Deleting now unused module P.
Deleting now unused module and4.
Deleting now unused module fa.
<suppressed ~40 debug messages>

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..
Removed 0 unused cells and 90 unused wires.
<suppressed ~1 debug messages>

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

24.9. Finished OPT passes. (There is nothing left to do.)

25. Executing FSM pass (extract and optimize FSM).

25.1. Executing FSM_DETECT pass (finding FSMs in design).

25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

26. Executing OPT pass (performing simple optimizations).

26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder.
Performed a total of 0 changes.

26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

26.6. Executing OPT_DFF pass (perform DFF optimizations).

26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

26.9. Finished OPT passes. (There is nothing left to do.)

27. Executing WREDUCE pass (reducing word size of cells).

28. Executing PEEPOPT pass (run peephole optimizers).

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

30. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module adder:
  creating $macc model for $flatten\x1.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x1.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x11.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x11.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x12.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x12.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x13.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x13.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x14.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x14.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x16.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x16.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x17.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x17.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x18.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x18.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x19.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x19.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x2.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x2.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x3.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x3.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x4.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x4.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x6.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x6.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x7.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x7.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x8.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x8.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  creating $macc model for $flatten\x9.$add$/openlane/designs/adder/src/adder.v:510$7 ($add).
  creating $macc model for $flatten\x9.$add$/openlane/designs/adder/src/adder.v:510$8 ($add).
  merging $macc model for $flatten\x9.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x9.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x8.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x8.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x7.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x7.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x6.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x6.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x4.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x4.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x3.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x3.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x2.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x2.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x19.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x19.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x18.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x18.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x17.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x17.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x16.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x16.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x14.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x14.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x13.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x13.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x12.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x12.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x11.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x11.$add$/openlane/designs/adder/src/adder.v:510$8.
  merging $macc model for $flatten\x1.$add$/openlane/designs/adder/src/adder.v:510$7 into $flatten\x1.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x18.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x2.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x17.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x6.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x16.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x3.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x14.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x7.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x13.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x19.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x12.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x8.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x11.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x4.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x1.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu model for $macc $flatten\x9.$add$/openlane/designs/adder/src/adder.v:510$8.
  creating $alu cell for $flatten\x9.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$59
  creating $alu cell for $flatten\x1.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$62
  creating $alu cell for $flatten\x4.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$65
  creating $alu cell for $flatten\x11.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$68
  creating $alu cell for $flatten\x8.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$71
  creating $alu cell for $flatten\x12.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$74
  creating $alu cell for $flatten\x19.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$77
  creating $alu cell for $flatten\x13.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$80
  creating $alu cell for $flatten\x7.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$83
  creating $alu cell for $flatten\x14.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$86
  creating $alu cell for $flatten\x3.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$89
  creating $alu cell for $flatten\x16.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$92
  creating $alu cell for $flatten\x6.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$95
  creating $alu cell for $flatten\x17.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$98
  creating $alu cell for $flatten\x2.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$101
  creating $alu cell for $flatten\x18.$add$/openlane/designs/adder/src/adder.v:510$8: $auto$alumacc.cc:485:replace_alu$104
  created 16 $alu and 0 $macc cells.

31. Executing SHARE pass (SAT-based resource sharing).

32. Executing OPT pass (performing simple optimizations).

32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder.
Performed a total of 0 changes.

32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

32.6. Executing OPT_DFF pass (perform DFF optimizations).

32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..
Removed 16 unused cells and 16 unused wires.
<suppressed ~17 debug messages>

32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

32.9. Rerunning OPT passes. (Maybe there is more to do..)

32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder.
Performed a total of 0 changes.

32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

32.13. Executing OPT_DFF pass (perform DFF optimizations).

32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

32.16. Finished OPT passes. (There is nothing left to do.)

33. Executing MEMORY pass.

33.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

33.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

33.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

33.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

33.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

33.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

33.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

33.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

33.10. Executing MEMORY_COLLECT pass (generating $mem cells).

34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

35.3. Executing OPT_DFF pass (perform DFF optimizations).

35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

35.5. Finished fast OPT passes.

36. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder.
Performed a total of 0 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

37.6. Executing OPT_SHARE pass.

37.7. Executing OPT_DFF pass (perform DFF optimizations).

37.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

37.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

37.10. Finished OPT passes. (There is nothing left to do.)

38. Executing TECHMAP pass (map to technology primitives).

38.1. Executing Verilog-2005 frontend: /nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

38.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~489 debug messages>

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.
<suppressed ~144 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..
Removed 16 unused cells and 416 unused wires.
<suppressed ~17 debug messages>

39.5. Finished fast OPT passes.

40. Executing ABC pass (technology mapping using ABC).

40.1. Extracting gate netlist of module `\adder' to `<abc-temp-dir>/input.blif'..
Extracted 112 gates and 146 wires to a netlist network with 34 inputs and 17 outputs.

40.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

40.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:                OR cells:        1
ABC RESULTS:               XOR cells:       19
ABC RESULTS:            ANDNOT cells:       44
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              XNOR cells:       29
ABC RESULTS:        internal signals:       95
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       17
Removing temp directory.

41. Executing OPT pass (performing simple optimizations).

41.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

41.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

41.3. Executing OPT_DFF pass (perform DFF optimizations).

41.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..
Removed 0 unused cells and 107 unused wires.
<suppressed ~1 debug messages>

41.5. Finished fast OPT passes.

42. Executing HIERARCHY pass (managing design hierarchy).

42.1. Analyzing design hierarchy..
Top module:  \adder

42.2. Analyzing design hierarchy..
Top module:  \adder
Removed 0 unused modules.

43. Printing statistics.

=== adder ===

   Number of wires:                418
   Number of wire bits:            418
   Number of public wires:         321
   Number of public wire bits:     321
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                164
     $_ANDNOT_                      44
     $_DFF_P_                       50
     $_MUX_                          4
     $_NAND_                         1
     $_NOT_                          2
     $_ORNOT_                       14
     $_OR_                           1
     $_XNOR_                        29
     $_XOR_                         19

44. Executing CHECK pass (checking for obvious problems).
Checking module adder...
Found and reported 0 problems.

45. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/adder/runs/auto_pnr/tmp/synthesis/post_techmap.dot'.
Dumping module adder to page 1.

46. Executing SHARE pass (SAT-based resource sharing).

47. Executing OPT pass (performing simple optimizations).

47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder.
Performed a total of 0 changes.

47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

47.6. Executing OPT_DFF pass (perform DFF optimizations).

47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

47.9. Finished OPT passes. (There is nothing left to do.)

48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..
Removed 0 unused cells and 220 unused wires.
<suppressed ~220 debug messages>

49. Printing statistics.

=== adder ===

   Number of wires:                198
   Number of wire bits:            198
   Number of public wires:         101
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                164
     $_ANDNOT_                      44
     $_DFF_P_                       50
     $_MUX_                          4
     $_NAND_                         1
     $_NOT_                          2
     $_ORNOT_                       14
     $_OR_                           1
     $_XNOR_                        29
     $_XOR_                         19

mapping tbuf

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing TECHMAP pass (map to technology primitives).

52.1. Executing Verilog-2005 frontend: /volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

52.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

53. Executing SIMPLEMAP pass (map simple cells to gate primitives).

54. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

54.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\adder':
  mapped 50 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

55. Printing statistics.

=== adder ===

   Number of wires:                198
   Number of wire bits:            198
   Number of public wires:         101
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                164
     $_ANDNOT_                      44
     $_MUX_                          4
     $_NAND_                         1
     $_NOT_                          2
     $_ORNOT_                       14
     $_OR_                           1
     $_XNOR_                        29
     $_XOR_                         19
     sky130_fd_sc_hd__dfxtp_2       50

[INFO]: USING STRATEGY AREA 0

56. Executing ABC pass (technology mapping using ABC).

56.1. Extracting gate netlist of module `\adder' to `/tmp/yosys-abc-CR14Pw/input.blif'..
Extracted 114 gates and 148 wires to a netlist network with 34 inputs and 17 outputs.

56.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-CR14Pw/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-CR14Pw/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-CR14Pw/input.blif 
ABC: + read_lib -w /openlane/designs/adder/runs/auto_pnr/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/adder/runs/auto_pnr/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.04 sec
ABC: Memory =    9.54 MB. Time =     0.04 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/adder/runs/auto_pnr/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/adder/runs/auto_pnr/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 3000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 3000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 3000 
ABC: + dnsize -D 3000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     77 (  3.9 %)   Cap = 13.8 ff ( 11.5 %)   Area =      993.45 ( 74.0 %)   Delay =  6030.01 ps  ( 54.5 %)               
ABC: Path  0 --       2 : 0    3 pi                        A =   0.00  Df =  53.6  -29.9 ps  S =  80.5 ps  Cin =  0.0 ff  Cout =  16.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      54 : 2    2 sky130_fd_sc_hd__or2_4    A =   8.76  Df = 254.2  -73.7 ps  S =  53.8 ps  Cin =  2.4 ff  Cout =   9.6 ff  Cmax = 514.5 ff  G =  385  
ABC: Path  2 --      56 : 3    2 sky130_fd_sc_hd__a21bo_4  A =  16.27  Df = 480.8 -167.9 ps  S =  59.0 ps  Cin =  3.9 ff  Cout =  13.1 ff  Cmax = 475.2 ff  G =  325  
ABC: Path  3 --      58 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df = 623.9 -162.6 ps  S = 128.5 ps  Cin =  8.6 ff  Cout =   6.1 ff  Cmax = 130.0 ff  G =   67  
ABC: Path  4 --      59 : 2    3 sky130_fd_sc_hd__nand2_2  A =   6.26  Df = 711.2 -163.0 ps  S =  77.1 ps  Cin =  4.4 ff  Cout =  11.2 ff  Cmax = 295.7 ff  G =  241  
ABC: Path  5 --      60 : 3    2 sky130_fd_sc_hd__nand3b_2 A =  11.26  Df = 799.6 -158.2 ps  S =  77.6 ps  Cin =  3.5 ff  Cout =   6.7 ff  Cmax = 263.7 ff  G =  184  
ABC: Path  6 --      62 : 3    2 sky130_fd_sc_hd__a21o_4   A =  15.01  Df =1029.6 -212.9 ps  S =  46.1 ps  Cin =  4.5 ff  Cout =  11.0 ff  Cmax = 568.6 ff  G =  232  
ABC: Path  7 --      69 : 3    1 sky130_fd_sc_hd__a21bo_2  A =  10.01  Df =1239.3 -297.9 ps  S =  42.8 ps  Cin =  2.0 ff  Cout =   4.8 ff  Cmax = 288.4 ff  G =  217  
ABC: Path  8 --      70 : 3    2 sky130_fd_sc_hd__a21o_4   A =  15.01  Df =1418.4 -243.0 ps  S =  37.7 ps  Cin =  4.5 ff  Cout =   7.1 ff  Cmax = 568.6 ff  G =  149  
ABC: Path  9 --      72 : 3    2 sky130_fd_sc_hd__a21o_4   A =  15.01  Df =1625.0 -327.5 ps  S =  54.7 ps  Cin =  4.5 ff  Cout =  14.5 ff  Cmax = 568.6 ff  G =  304  
ABC: Path 10 --      74 : 3    2 sky130_fd_sc_hd__a21oi_4  A =  16.27  Df =1784.7 -386.7 ps  S = 127.3 ps  Cin =  8.8 ff  Cout =  10.1 ff  Cmax = 221.6 ff  G =  111  
ABC: Path 11 --      75 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =1971.3 -373.8 ps  S = 224.3 ps  Cin =  8.5 ff  Cout =  13.5 ff  Cmax = 121.8 ff  G =  153  
ABC: Path 12 --      77 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =2164.5 -459.3 ps  S = 157.6 ps  Cin =  4.6 ff  Cout =  10.1 ff  Cmax = 128.2 ff  G =  215  
ABC: Path 13 --      78 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =2362.6 -449.0 ps  S = 224.3 ps  Cin =  8.5 ff  Cout =  13.5 ff  Cmax = 121.8 ff  G =  153  
ABC: Path 14 --      80 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =2556.5 -535.1 ps  S = 157.6 ps  Cin =  4.6 ff  Cout =  10.1 ff  Cmax = 128.2 ff  G =  215  
ABC: Path 15 --      81 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =2754.3 -524.8 ps  S = 224.0 ps  Cin =  8.5 ff  Cout =  13.5 ff  Cmax = 121.8 ff  G =  153  
ABC: Path 16 --      83 : 3    2 sky130_fd_sc_hd__a21o_4   A =  15.01  Df =3005.1 -587.1 ps  S =  72.0 ps  Cin =  4.5 ff  Cout =  20.9 ff  Cmax = 568.6 ff  G =  448  
ABC: Path 17 --      84 : 2    2 sky130_fd_sc_hd__xnor2_4  A =  27.53  Df =3170.3 -609.7 ps  S = 164.9 ps  Cin = 16.3 ff  Cout =  13.2 ff  Cmax = 211.5 ff  G =   77  
ABC: Path 18 --      86 : 3    2 sky130_fd_sc_hd__o21a_4   A =  15.01  Df =3321.7 -555.7 ps  S =  49.2 ps  Cin =  4.6 ff  Cout =  10.0 ff  Cmax = 510.0 ff  G =  211  
ABC: Path 19 --      87 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =3475.3 -511.5 ps  S = 224.3 ps  Cin =  8.5 ff  Cout =  13.5 ff  Cmax = 121.8 ff  G =  153  
ABC: Path 20 --      89 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =3668.3 -596.7 ps  S = 157.6 ps  Cin =  4.6 ff  Cout =  10.1 ff  Cmax = 128.2 ff  G =  215  
ABC: Path 21 --      90 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =3866.3 -586.3 ps  S = 224.3 ps  Cin =  8.5 ff  Cout =  13.5 ff  Cmax = 121.8 ff  G =  153  
ABC: Path 22 --      92 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =4060.2 -672.5 ps  S = 157.6 ps  Cin =  4.6 ff  Cout =  10.1 ff  Cmax = 128.2 ff  G =  215  
ABC: Path 23 --      93 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =4258.1 -662.1 ps  S = 224.0 ps  Cin =  8.5 ff  Cout =  13.5 ff  Cmax = 121.8 ff  G =  153  
ABC: Path 24 --      95 : 3    2 sky130_fd_sc_hd__a21o_4   A =  15.01  Df =4508.8 -724.5 ps  S =  72.0 ps  Cin =  4.5 ff  Cout =  20.9 ff  Cmax = 568.6 ff  G =  448  
ABC: Path 25 --      96 : 2    2 sky130_fd_sc_hd__xnor2_4  A =  27.53  Df =4674.0 -747.1 ps  S = 164.9 ps  Cin = 16.3 ff  Cout =  13.2 ff  Cmax = 211.5 ff  G =   77  
ABC: Path 26 --      98 : 3    2 sky130_fd_sc_hd__o21a_4   A =  15.01  Df =4825.5 -693.1 ps  S =  49.2 ps  Cin =  4.6 ff  Cout =  10.0 ff  Cmax = 510.0 ff  G =  211  
ABC: Path 27 --      99 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =4979.1 -648.8 ps  S = 224.3 ps  Cin =  8.5 ff  Cout =  13.5 ff  Cmax = 121.8 ff  G =  153  
ABC: Path 28 --     101 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =5172.1 -734.1 ps  S = 157.6 ps  Cin =  4.6 ff  Cout =  10.1 ff  Cmax = 128.2 ff  G =  215  
ABC: Path 29 --     102 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =5370.1 -723.7 ps  S = 224.3 ps  Cin =  8.5 ff  Cout =  13.5 ff  Cmax = 121.8 ff  G =  153  
ABC: Path 30 --     104 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =5564.0 -809.9 ps  S = 157.6 ps  Cin =  4.6 ff  Cout =  10.1 ff  Cmax = 128.2 ff  G =  215  
ABC: Path 31 --     105 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =5761.8 -799.5 ps  S = 224.0 ps  Cin =  8.5 ff  Cout =  13.5 ff  Cmax = 121.8 ff  G =  153  
ABC: Path 32 --     107 : 3    1 sky130_fd_sc_hd__a21o_4   A =  15.01  Df =6030.0 -855.4 ps  S = 103.8 ps  Cin =  4.5 ff  Cout =  33.4 ff  Cmax = 568.6 ff  G =  737  
ABC: Start-point = pi1 (\x1.a).  End-point = po0 (\x20.out).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   34/   17  lat =    0  nd =    77  edge =    173  area =993.62  delay =32.00  lev = 32
ABC: + write_blif /tmp/yosys-abc-CR14Pw/output.blif 

56.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__bufinv_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21a_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2b_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21o_4 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       13
ABC RESULTS:        internal signals:       97
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       17
Removing temp directory.

57. Executing SETUNDEF pass (replace undef values with defined constants).

58. Executing HILOMAP pass (mapping to constant drivers).

59. Executing SPLITNETS pass (splitting up multi-bit signals).

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..
Removed 0 unused cells and 148 unused wires.
<suppressed ~1 debug messages>

61. Executing INSBUF pass (insert buffer cells for connected wires).

62. Executing CHECK pass (checking for obvious problems).
Checking module adder...
Found and reported 0 problems.

63. Printing statistics.

=== adder ===

   Number of wires:                161
   Number of wire bits:            161
   Number of public wires:         101
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                127
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21bo_4        1
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_4         6
     sky130_fd_sc_hd__a21oi_2        6
     sky130_fd_sc_hd__a21oi_4        1
     sky130_fd_sc_hd__and2_2         1
     sky130_fd_sc_hd__and2b_2        8
     sky130_fd_sc_hd__and2b_4        2
     sky130_fd_sc_hd__and3_4         1
     sky130_fd_sc_hd__buf_1          1
     sky130_fd_sc_hd__bufinv_8       1
     sky130_fd_sc_hd__dfxtp_2       50
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__nand2_2        6
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__o21a_4         2
     sky130_fd_sc_hd__or2_2          2
     sky130_fd_sc_hd__or2_4          1
     sky130_fd_sc_hd__or4_4          1
     sky130_fd_sc_hd__xnor2_2       17
     sky130_fd_sc_hd__xnor2_4        2
     sky130_fd_sc_hd__xor2_2        13

   Chip area for module '\adder': 2056.972800

64. Executing Verilog backend.
Dumping module `\adder'.

65. Executing JSON backend.

End of script. Logfile hash: 711a6d8997, CPU: user 0.28s system 0.01s, MEM: 42.38 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)
Time spent: 32% 2x abc (0 sec), 22% 2x read_liberty (0 sec), ...
