m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Eavalon_32_stimuli
Z0 w1565210432
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench
Z5 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_32_stimuli.vhd
Z6 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_32_stimuli.vhd
l0
L5
VMFc=0=W79`aP4HC:aen7z1
!s100 UDKhN0`ZLaBAAJ;6^0SlL1
Z7 OV;C;10.5b;63
32
Z8 !s110 1565222477
!i10b 1
Z9 !s108 1565222477.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_32_stimuli.vhd|
Z11 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_32_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 17 avalon_32_stimuli 0 22 MFc=0=W79`aP4HC:aen7z1
l39
L22
V>mI9<mM13AAWKbG>K=kfE2
!s100 G2GRH^R5CSm93BJ^ELk610
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eavalon_64_stimuli
Z15 w1565208952
R1
R2
R3
R4
Z16 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_64_stimuli.vhd
Z17 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_64_stimuli.vhd
l0
L5
V>X8XdFe?WRdL7c<fP6Wh53
!s100 :YL<d<PBU=9Oa;=fEH6Lg3
R7
32
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_64_stimuli.vhd|
Z19 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_64_stimuli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z20 DEx4 work 17 avalon_64_stimuli 0 22 >X8XdFe?WRdL7c<fP6Wh53
l58
L20
ViWI5Y8^bHCmZQgWKR?RAM0
!s100 aji?5O?[miagGEiXDAC1h3
R7
32
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
Pavalon_mm_256_pkg
R1
R2
R3
w1565221435
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap256/AVALON_256/avalon_mm_256_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap256/AVALON_256/avalon_mm_256_pkg.vhd
l0
L5
VgGFX^`Zb^4PWkiHjc??[=2
!s100 =MlZ?>[_Oi@X5EhRLla;41
R7
32
Z21 !s110 1565222476
!i10b 1
Z22 !s108 1565222476.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap256/AVALON_256/avalon_mm_256_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap256/AVALON_256/avalon_mm_256_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_256_write_ent
Z23 w1565221407
Z24 DPx4 work 26 avalon_mm_32_registers_pkg 0 22 AiO1Fe?LlYNY;GZkl`[CF0
Z25 DPx4 work 17 avalon_mm_256_pkg 0 22 gGFX^`Zb^4PWkiHjc??[=2
R1
R2
R3
R4
Z26 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap256/AVALON_256/avalon_mm_256_write_ent.vhd
Z27 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap256/AVALON_256/avalon_mm_256_write_ent.vhd
l0
L8
VbBX[57O9NSbU7TM?@KWfe0
!s100 SmQfzTlYa:eHZnfINdePg2
R7
32
R21
!i10b 1
R22
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap256/AVALON_256/avalon_mm_256_write_ent.vhd|
Z29 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap256/AVALON_256/avalon_mm_256_write_ent.vhd|
!i113 1
R12
R13
Artl
R24
R25
R1
R2
R3
Z30 DEx4 work 23 avalon_mm_256_write_ent 0 22 bBX[57O9NSbU7TM?@KWfe0
l23
L19
VNe@b5i3K:3AX`ANVi:QJ^0
!s100 TNF><n=l>kf:MHOYIZP1_0
R7
32
R21
!i10b 1
R22
R28
R29
!i113 1
R12
R13
Pavalon_mm_32_pkg
R1
R2
R3
Z31 w1565201209
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_pkg.vhd
l0
L5
VcDhM7zCCbA3jR_BD2@Zh82
!s100 ][SO3bY=[OYfJR9eGS5F<0
R7
32
R21
!i10b 1
R22
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_32_read_ent
Z32 w1565201542
R24
Z33 DPx4 work 16 avalon_mm_32_pkg 0 22 cDhM7zCCbA3jR_BD2@Zh82
R1
R2
R3
R4
Z34 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_read_ent.vhd
Z35 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_read_ent.vhd
l0
L8
V4e^eYl4Xz<^V_Q^PKhMUN2
!s100 AS3YTb<>[16@3NL:DYXb72
R7
32
R21
!i10b 1
R22
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_read_ent.vhd|
Z37 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_read_ent.vhd|
!i113 1
R12
R13
Artl
R24
R33
R1
R2
R3
Z38 DEx4 work 21 avalon_mm_32_read_ent 0 22 4e^eYl4Xz<^V_Q^PKhMUN2
l21
L19
Vo=YF2e;C]6lDfbmeNCCa31
!s100 Fd::4GnZm0L?8nQ?@=ZZD3
R7
32
R21
!i10b 1
R22
R36
R37
!i113 1
R12
R13
Pavalon_mm_32_registers_pkg
R1
R2
R3
Z39 w1565214906
R4
Z40 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/REGISTERS/avalon_mm_32_registers_pkg.vhd
Z41 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/REGISTERS/avalon_mm_32_registers_pkg.vhd
l0
L5
VAiO1Fe?LlYNY;GZkl`[CF0
!s100 1FYbmg14@]Nh]fCh=_a:G1
R7
32
R21
!i10b 1
R22
Z42 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/REGISTERS/avalon_mm_32_registers_pkg.vhd|
Z43 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/REGISTERS/avalon_mm_32_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R24
R1
R2
R3
l0
L29
V3LfOR9aKYPE9`PQlV[2B11
!s100 06JzX0Me`0CbH8<VLBj1c0
R7
32
R21
!i10b 1
R22
R42
R43
!i113 1
R12
R13
Eavalon_mm_32_write_ent
R31
R24
R33
R1
R2
R3
R4
Z44 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_write_ent.vhd
Z45 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_write_ent.vhd
l0
L8
VYGNo^@FWLEaX>PTM_7P=V3
!s100 kE6@5]blL59G?BnmK_MmM0
R7
32
R21
!i10b 1
R22
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_write_ent.vhd|
Z47 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_write_ent.vhd|
!i113 1
R12
R13
Artl
R24
R33
R1
R2
R3
Z48 DEx4 work 22 avalon_mm_32_write_ent 0 22 YGNo^@FWLEaX>PTM_7P=V3
l22
L18
V>7I5^6ma]e=QOCnX:gcAf0
!s100 `OPH29ZQ8ek2?;A2WGb9j3
R7
32
R21
!i10b 1
R22
R46
R47
!i113 1
R12
R13
Pavalon_mm_64_pkg
R1
R2
R3
R31
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_pkg.vhd
l0
L5
Vc_<^G>1@Q3G[lY<R`_?lD3
!s100 YVlKg@zI;L_SAB1APd[bX3
R7
32
R21
!i10b 1
R22
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_64_write_ent
Z49 w1565201577
R24
Z50 DPx4 work 16 avalon_mm_64_pkg 0 22 c_<^G>1@Q3G[lY<R`_?lD3
R1
R2
R3
R4
Z51 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_write_ent.vhd
Z52 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_write_ent.vhd
l0
L8
VHRFa[S_0W`Jj4O`>`AbR`0
!s100 X68nSdT8FYmAIUJd5cehd3
R7
32
R21
!i10b 1
R22
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_write_ent.vhd|
Z54 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_write_ent.vhd|
!i113 1
R12
R13
Artl
R24
R50
R1
R2
R3
Z55 DEx4 work 22 avalon_mm_64_write_ent 0 22 HRFa[S_0W`Jj4O`>`AbR`0
l23
L19
VFzzVGJk_gF<TNQLZk8mS61
!s100 kTAh<63UfH=C56WLDU14K0
R7
32
R21
!i10b 1
R22
R53
R54
!i113 1
R12
R13
Eavstap256_top
Z56 w1565222406
R24
R33
R25
R1
R2
R3
R4
Z57 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap256/avstap256_top.vhd
Z58 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap256/avstap256_top.vhd
l0
L19
V9jNA@76jHMGD`^Zj5>Rd73
!s100 BzBIZe>Bf2FV`0^SLz9fF3
R7
32
R8
!i10b 1
R22
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap256/avstap256_top.vhd|
Z60 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap256/avstap256_top.vhd|
!i113 1
R12
R13
Artl
R30
R48
R38
R24
R33
R25
R1
R2
R3
DEx4 work 13 avstap256_top 0 22 9jNA@76jHMGD`^Zj5>Rd73
l52
L36
VCfU>NeM1K@f:lX9XB?En^1
!s100 YT9OWDon`eWEFHVCkXn:f1
R7
32
R8
!i10b 1
R22
R59
R60
!i113 1
R12
R13
Eavstap64_top
Z61 w1565209174
R24
R33
R50
R1
R2
R3
R4
Z62 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/avstap64_top.vhd
Z63 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/avstap64_top.vhd
l0
L19
V6?2MnCMY_5AI85Q<V[CPH2
!s100 lIC^bn4d;SVMokjjk2f>f2
R7
32
R21
!i10b 1
R22
Z64 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/avstap64_top.vhd|
Z65 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/avstap64_top.vhd|
!i113 1
R12
R13
Artl
R55
R48
R38
R24
R33
R50
R1
R2
R3
Z66 DEx4 work 12 avstap64_top 0 22 6?2MnCMY_5AI85Q<V[CPH2
l52
L36
VA[KOTXW[^a5O9;@lA6mhW3
!s100 lL47d`:QhZCiQoG`_FK>21
R7
32
R21
!i10b 1
R22
R64
R65
!i113 1
R12
R13
Etestbench_top
Z67 w1565208604
R1
R2
R3
R4
Z68 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/testbench_top.vhd
Z69 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/testbench_top.vhd
l0
L5
V8PLe2HbY:2XZhzjO2JGIG0
!s100 G?5U7^R@6KQZzZA7M_nJY1
R7
32
R8
!i10b 1
R9
Z70 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/testbench_top.vhd|
Z71 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/testbench_top.vhd|
!i113 1
R12
R13
Artl
R24
R33
R50
R66
R20
R14
R1
R2
R3
Z72 DEx4 work 13 testbench_top 0 22 8PLe2HbY:2XZhzjO2JGIG0
l30
L8
Z73 VHfYXWhZc194ZCOPdi39n40
Z74 !s100 _CMa[^e?STbjeDDkACX6U1
R7
32
R8
!i10b 1
R9
R70
R71
!i113 1
R12
R13
