<?xml version='1.0' encoding='utf-8'?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
  <id>https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom</id>
  <title>GitHub Trending - systemverilog (daily)</title>
  <link href="https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom" rel="self" />
  <link href="https://aazw.github.io/github-trending-feeds/" rel="alternate" />
  <icon>https://github.githubassets.com/favicons/favicon.svg</icon>
  <updated>2025-02-12T00:00:00</updated>
  <author>
    <name>aazw</name>
  </author>
  <entry>
    <id>https://github.com/adam-maj/tiny-gpu#1739318400</id>
    <title>https://github.com/adam-maj/tiny-gpu</title>
    <link href="https://github.com/adam-maj/tiny-gpu" />
    <updated>2025-02-12T00:00:00</updated>
    <content type="text">A minimal GPU design in Verilog to learn how GPUs work from the ground up</content>
  </entry>
  <entry>
    <id>https://github.com/bespoke-silicon-group/basejump_stl#1739318400</id>
    <title>https://github.com/bespoke-silicon-group/basejump_stl</title>
    <link href="https://github.com/bespoke-silicon-group/basejump_stl" />
    <updated>2025-02-12T00:00:00</updated>
    <content type="text">BaseJump STL: A Standard Template Library for SystemVerilog</content>
  </entry>
  <entry>
    <id>https://github.com/lowRISC/opentitan#1739318400</id>
    <title>https://github.com/lowRISC/opentitan</title>
    <link href="https://github.com/lowRISC/opentitan" />
    <updated>2025-02-12T00:00:00</updated>
    <content type="text">OpenTitan: Open source silicon root of trust</content>
  </entry>
  <entry>
    <id>https://github.com/openhwgroup/cvw#1739318400</id>
    <title>https://github.com/openhwgroup/cvw</title>
    <link href="https://github.com/openhwgroup/cvw" />
    <updated>2025-02-12T00:00:00</updated>
    <content type="text">CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/riscv-dbg#1739318400</id>
    <title>https://github.com/pulp-platform/riscv-dbg</title>
    <link href="https://github.com/pulp-platform/riscv-dbg" />
    <updated>2025-02-12T00:00:00</updated>
    <content type="text">RISC-V Debug Support for our PULP RISC-V Cores</content>
  </entry>
</feed>