{
    "code": "```verilog\nmodule TopModule (\n  input  [99:0] a,\n  input  [99:0] b,\n  input         sel,\n  output [99:0] out\n);\n  assign out = (sel == 1'b0) ? a : b;\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}