 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 15:03:36 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          1.51
  Critical Path Slack:          -0.65
  Critical Path Clk Period:      1.00
  Total Negative Slack:       -632.30
  No. of Violating Paths:     1101.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               7067
  Buf/Inv Cell Count:            1456
  Buf Cell Count:                 103
  Inv Cell Count:                1353
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      5875
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    31759.208957
  Noncombinational Area: 24424.674562
  Buf/Inv Area:           5929.436642
  Total Buffer Area:           663.14
  Total Inverter Area:        5266.30
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             56183.883519
  Design Area:           56183.883519


  Design Rules
  -----------------------------------
  Total Number of Nets:          7075
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                 30.41
  Mapping Optimization:               43.18
  -----------------------------------------
  Overall Compile Time:               91.70
  Overall Compile Wall Clock Time:    93.48

  --------------------------------------------------------------------

  Design  WNS: 0.65  TNS: 632.30  Number of Violating Paths: 1101


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
