<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_U_U_71d4a65e</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_71d4a65e'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_U_U_71d4a65e')">rsnoc_z_H_R_G_G2_U_U_71d4a65e</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.06</td>
<td class="s10 cl rt"><a href="mod3331.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod3331.html#Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod3331.html#Toggle" > 20.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3331.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3331.html#inst_tag_248835"  onclick="showContent('inst_tag_248835')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_main.GenericToTransport</a></td>
<td class="s8 cl rt"> 80.06</td>
<td class="s10 cl rt"><a href="mod3331.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod3331.html#Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod3331.html#Toggle" > 20.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3331.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_U_U_71d4a65e'>
<hr>
<a name="inst_tag_248835"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_248835" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_main.GenericToTransport</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.06</td>
<td class="s10 cl rt"><a href="mod3331.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod3331.html#Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod3331.html#Toggle" > 20.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3331.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.49</td>
<td class="s8 cl rt"> 84.45</td>
<td class="s5 cl rt"> 58.93</td>
<td class="s2 cl rt"> 23.58</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 35.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1207.html#inst_tag_73600" >service_socket_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod562.html#inst_tag_30441" id="tag_urg_inst_30441">Ia</a></td>
<td class="s6 cl rt"> 63.38</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 33.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.75</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2961.html#inst_tag_213932" id="tag_urg_inst_213932">Id</a></td>
<td class="s6 cl rt"> 60.22</td>
<td class="s9 cl rt"> 94.59</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 17.73</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod839.html#inst_tag_38116" id="tag_urg_inst_38116">Igc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1542.html#inst_tag_80595" id="tag_urg_inst_80595">Ip1</a></td>
<td class="s2 cl rt"> 21.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3548.html#inst_tag_260362" id="tag_urg_inst_260362">Ip2</a></td>
<td class="s2 cl rt"> 20.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod867.html#inst_tag_39204" id="tag_urg_inst_39204">Ip3</a></td>
<td class="s1 cl rt"> 19.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod951.html#inst_tag_47543" id="tag_urg_inst_47543">Ir</a></td>
<td class="s5 cl rt"> 59.52</td>
<td class="s8 cl rt"> 81.63</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 36.88</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod524.html#inst_tag_30007" id="tag_urg_inst_30007">Irspfp</a></td>
<td class="s3 cl rt"> 32.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1520.html#inst_tag_80453" id="tag_urg_inst_80453">Is</a></td>
<td class="s7 cl rt"> 73.31</td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 16.84</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1453.html#inst_tag_77897" id="tag_urg_inst_77897">Ist</a></td>
<td class="s6 cl rt"> 61.22</td>
<td class="s9 cl rt"> 97.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 18.95</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.18</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1191.html#inst_tag_70879" id="tag_urg_inst_70879">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1191.html#inst_tag_70880" id="tag_urg_inst_70880">ud373</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1191.html#inst_tag_70881" id="tag_urg_inst_70881">ud389</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1191.html#inst_tag_70878" id="tag_urg_inst_70878">ud414</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1191.html#inst_tag_70877" id="tag_urg_inst_70877">ud421</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1191.html#inst_tag_70872" id="tag_urg_inst_70872">ud526</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3231_4.html#inst_tag_236684" id="tag_urg_inst_236684">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod220_1.html#inst_tag_12173" id="tag_urg_inst_12173">ursrserdx01g</a></td>
<td class="s8 cl rt"> 82.83</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2513.html#inst_tag_182975" id="tag_urg_inst_182975">uu760145e4e5</a></td>
<td class="s1 cl rt"> 19.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_71d4a65e'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod3331.html" >rsnoc_z_H_R_G_G2_U_U_71d4a65e</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>47</td><td>47</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>262824</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>262831</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>263004</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>263119</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>263125</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>263130</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>263139</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>263144</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>263152</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>263156</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>263160</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>263219</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>263226</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>263240</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>263254</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>263268</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>263282</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
262823                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
262824     1/1          		if ( ! Sys_Clk_RstN )
262825     1/1          			u_dbb5 &lt;= #1.0 ( 1'b0 );
262826     1/1          		else if ( CxtEn_Load )
262827     1/1          			u_dbb5 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
262828                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud373( .O( u_6796 ) );
262829                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud389( .O( u_dceb ) );
262830                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
262831     1/1          		if ( ! Sys_Clk_RstN )
262832     1/1          			u_e44a &lt;= #1.0 ( 7'b1111111 );
262833     1/1          		else if ( u_27c7 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_dceb ) )
262834     1/1          			u_e44a &lt;= #1.0 ( u_27c7 ? Cxt_0 [6:0] + 7'b0000001 : Cxt_0 [6:0] - 7'b0000001 );
                        MISSING_ELSE
262835                  	rsnoc_z_H_R_G_G2_A_U_d2e580d9 Ia(
262836                  		.CmdRx_BurstAEndSubWord( Cmd2P_BurstAEndSubWord )
262837                  	,	.CmdRx_MatchId( Cmd2P_MatchId )
262838                  	,	.CmdRx_Split( Cmd2P_Split )
262839                  	,	.CmdRx_SubWord( Cmd2P_SubWord )
262840                  	,	.CmdRx_Vld( Cmd2P_Vld )
262841                  	,	.CmdTx_ApertureId( Cmd3_ApertureId )
262842                  	,	.CmdTx_MatchId( Cmd3_MatchId )
262843                  	,	.CmdTx_Split( Cmd3_Split )
262844                  	,	.CmdTx_Vld( Cmd3_Vld )
262845                  	,	.Cxt_OrdPtr( CxtReq_OrdPtr )
262846                  	,	.Cxt_Update_BufId( CxtReq_Update_BufId )
262847                  	,	.Cxt_Update_PktCnt1( CxtReq_Update_PktCnt1 )
262848                  	,	.Cxt_Used( CxtReq_Used )
262849                  	,	.Cxt_Write( CxtReq_Write )
262850                  	,	.CxtEmpty( u_2393 == 7'b1111111 )
262851                  	,	.CxtOpen( CxtOpen )
262852                  	,	.DbgStall( Dbg_Stall )
262853                  	,	.GenRx_Req_Addr( Gen3P_Req_Addr )
262854                  	,	.GenRx_Req_Be( Gen3P_Req_Be )
262855                  	,	.GenRx_Req_BurstType( Gen3P_Req_BurstType )
262856                  	,	.GenRx_Req_Data( Gen3P_Req_Data )
262857                  	,	.GenRx_Req_Last( Gen3P_Req_Last )
262858                  	,	.GenRx_Req_Len1( Gen3P_Req_Len1 )
262859                  	,	.GenRx_Req_Lock( Gen3P_Req_Lock )
262860                  	,	.GenRx_Req_Opc( Gen3P_Req_Opc )
262861                  	,	.GenRx_Req_Rdy( Gen3P_Req_Rdy )
262862                  	,	.GenRx_Req_SeqUnOrdered( Gen3P_Req_SeqUnOrdered )
262863                  	,	.GenRx_Req_SeqUnique( Gen3P_Req_SeqUnique )
262864                  	,	.GenRx_Req_Vld( Gen3P_Req_Vld )
262865                  	,	.GenTx_Req_Addr( Gen4_Req_Addr )
262866                  	,	.GenTx_Req_Be( Gen4_Req_Be )
262867                  	,	.GenTx_Req_BurstType( Gen4_Req_BurstType )
262868                  	,	.GenTx_Req_Data( Gen4_Req_Data )
262869                  	,	.GenTx_Req_Last( Gen4_Req_Last )
262870                  	,	.GenTx_Req_Len1( Gen4_Req_Len1 )
262871                  	,	.GenTx_Req_Lock( Gen4_Req_Lock )
262872                  	,	.GenTx_Req_Opc( Gen4_Req_Opc )
262873                  	,	.GenTx_Req_Rdy( Gen4_Req_Rdy )
262874                  	,	.GenTx_Req_SeqUnOrdered( Gen4_Req_SeqUnOrdered )
262875                  	,	.GenTx_Req_SeqUnique( Gen4_Req_SeqUnique )
262876                  	,	.GenTx_Req_Vld( Gen4_Req_Vld )
262877                  	,	.IdInfo_AddrMask( IdInfo_0_AddrMask )
262878                  	,	.IdInfo_Id( IdInfo_0_Id )
262879                  	,	.Rsp_ErrCode( Rsp_ErrCode )
262880                  	,	.Rsp_GenLast( Rsp_GenLast )
262881                  	,	.Rsp_GenNext( Rsp_GenNext )
262882                  	,	.Rsp_HeadVld( Rsp_HeadVld )
262883                  	,	.Rsp_IsErr( Rsp_IsErr )
262884                  	,	.Rsp_IsWr( Rsp_IsWr )
262885                  	,	.Rsp_LastFrag( Rsp_LastFrag )
262886                  	,	.Rsp_Opc( Rsp_Opc )
262887                  	,	.Rsp_OrdPtr( Rsp_OrdPtr )
262888                  	,	.Rsp_PktLast( Rsp_PktLast )
262889                  	,	.Rsp_PktNext( Rsp_PktNext )
262890                  	,	.RspDlyLastNext( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
262891                  	,	.Shortage( Shortage_Allocate )
262892                  	,	.Stall_Ordering_Id( Stall_Ordering_Id )
262893                  	,	.Stall_Ordering_On( Stall_Ordering_On )
262894                  	,	.Sys_Clk( Sys_Clk )
262895                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
262896                  	,	.Sys_Clk_En( Sys_Clk_En )
262897                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
262898                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
262899                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
262900                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
262901                  	,	.Sys_Pwr_Idle( Pwr_Stage3_Idle )
262902                  	,	.Sys_Pwr_WakeUp( Pwr_Stage3_WakeUp )
262903                  	);
262904                  	rsnoc_z_H_R_G_G2_P_U_86e7a483_A000101005101 Ip2(
262905                  		.CmdBwd_BurstAEndSubWord( Cmd2PBwd_BurstAEndSubWord )
262906                  	,	.CmdBwd_MatchId( Cmd2PBwd_MatchId )
262907                  	,	.CmdBwd_Split( Cmd2PBwd_Split )
262908                  	,	.CmdBwd_SubWord( Cmd2PBwd_SubWord )
262909                  	,	.CmdBwd_Vld( Cmd2PBwd_Vld )
262910                  	,	.CmdRx_BurstAEndSubWord( Cmd2_BurstAEndSubWord )
262911                  	,	.CmdRx_MatchId( Cmd2_MatchId )
262912                  	,	.CmdRx_Split( Cmd2_Split )
262913                  	,	.CmdRx_SubWord( Cmd2_SubWord )
262914                  	,	.CmdRx_Vld( Cmd2_Vld )
262915                  	,	.CmdTx_BurstAEndSubWord( Cmd2P_BurstAEndSubWord )
262916                  	,	.CmdTx_MatchId( Cmd2P_MatchId )
262917                  	,	.CmdTx_Split( Cmd2P_Split )
262918                  	,	.CmdTx_SubWord( Cmd2P_SubWord )
262919                  	,	.CmdTx_Vld( Cmd2P_Vld )
262920                  	,	.CoutBwdVld( Cmd2PBwdVld )
262921                  	,	.Empty( Sys_Pwr_Idle )
262922                  	,	.Rx_Req_Addr( Gen3_Req_Addr )
262923                  	,	.Rx_Req_Be( Gen3_Req_Be )
262924                  	,	.Rx_Req_BurstType( Gen3_Req_BurstType )
262925                  	,	.Rx_Req_Data( Gen3_Req_Data )
262926                  	,	.Rx_Req_Last( Gen3_Req_Last )
262927                  	,	.Rx_Req_Len1( Gen3_Req_Len1 )
262928                  	,	.Rx_Req_Lock( Gen3_Req_Lock )
262929                  	,	.Rx_Req_Opc( Gen3_Req_Opc )
262930                  	,	.Rx_Req_Rdy( Gen3_Req_Rdy )
262931                  	,	.Rx_Req_SeqUnOrdered( Gen3_Req_SeqUnOrdered )
262932                  	,	.Rx_Req_SeqUnique( Gen3_Req_SeqUnique )
262933                  	,	.Rx_Req_Vld( Gen3_Req_Vld )
262934                  	,	.Sys_Clk( Sys_Clk )
262935                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
262936                  	,	.Sys_Clk_En( Sys_Clk_En )
262937                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
262938                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
262939                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
262940                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
262941                  	,	.Sys_Pwr_Idle( Pwr_Pipe2_Idle )
262942                  	,	.Sys_Pwr_WakeUp( Pwr_Pipe2_WakeUp )
262943                  	,	.Tx_Req_Addr( Gen3P_Req_Addr )
262944                  	,	.Tx_Req_Be( Gen3P_Req_Be )
262945                  	,	.Tx_Req_BurstType( Gen3P_Req_BurstType )
262946                  	,	.Tx_Req_Data( Gen3P_Req_Data )
262947                  	,	.Tx_Req_Last( Gen3P_Req_Last )
262948                  	,	.Tx_Req_Len1( Gen3P_Req_Len1 )
262949                  	,	.Tx_Req_Lock( Gen3P_Req_Lock )
262950                  	,	.Tx_Req_Opc( Gen3P_Req_Opc )
262951                  	,	.Tx_Req_Rdy( Gen3P_Req_Rdy )
262952                  	,	.Tx_Req_SeqUnOrdered( Gen3P_Req_SeqUnOrdered )
262953                  	,	.Tx_Req_SeqUnique( Gen3P_Req_SeqUnique )
262954                  	,	.Tx_Req_Vld( Gen3P_Req_Vld )
262955                  	);
262956                  	assign Sys_Pwr_Idle = Pwr_Pipe1_Idle &amp; Pwr_Pipe2_Idle &amp; Pwr_Pipe3_Idle &amp; Pwr_Response_Idle &amp; Pwr_Stage1_Idle &amp; Pwr_Stage2_Idle &amp; Pwr_Stage3_Idle;
262957                  	rsnoc_z_H_R_G_G2_P_U_4ea69220_A0000005011 Ip1(
262958                  		.CmdBwd_MatchId( )
262959                  	,	.CmdBwd_Split( )
262960                  	,	.CmdBwd_Vld( )
262961                  	,	.CmdRx_MatchId( Cmd1_MatchId )
262962                  	,	.CmdRx_Split( Cmd1_Split )
262963                  	,	.CmdRx_Vld( Cmd1_Vld )
262964                  	,	.CmdTx_MatchId( Cmd1P_MatchId )
262965                  	,	.CmdTx_Split( Cmd1P_Split )
262966                  	,	.CmdTx_Vld( Cmd1P_Vld )
262967                  	,	.CoutBwdVld( )
262968                  	,	.Empty( Sys_Pwr_Idle )
262969                  	,	.Rx_Req_Addr( Gen2_Req_Addr )
262970                  	,	.Rx_Req_Be( Gen2_Req_Be )
262971                  	,	.Rx_Req_BurstType( Gen2_Req_BurstType )
262972                  	,	.Rx_Req_Data( Gen2_Req_Data )
262973                  	,	.Rx_Req_Last( Gen2_Req_Last )
262974                  	,	.Rx_Req_Len1( Gen2_Req_Len1 )
262975                  	,	.Rx_Req_Lock( Gen2_Req_Lock )
262976                  	,	.Rx_Req_Opc( Gen2_Req_Opc )
262977                  	,	.Rx_Req_Rdy( Gen2_Req_Rdy )
262978                  	,	.Rx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
262979                  	,	.Rx_Req_SeqUnique( Gen2_Req_SeqUnique )
262980                  	,	.Rx_Req_Vld( Gen2_Req_Vld )
262981                  	,	.Sys_Clk( Sys_Clk )
262982                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
262983                  	,	.Sys_Clk_En( Sys_Clk_En )
262984                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
262985                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
262986                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
262987                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
262988                  	,	.Sys_Pwr_Idle( Pwr_Pipe1_Idle )
262989                  	,	.Sys_Pwr_WakeUp( Pwr_Pipe1_WakeUp )
262990                  	,	.Tx_Req_Addr( Gen2P_Req_Addr )
262991                  	,	.Tx_Req_Be( Gen2P_Req_Be )
262992                  	,	.Tx_Req_BurstType( Gen2P_Req_BurstType )
262993                  	,	.Tx_Req_Data( Gen2P_Req_Data )
262994                  	,	.Tx_Req_Last( Gen2P_Req_Last )
262995                  	,	.Tx_Req_Len1( Gen2P_Req_Len1 )
262996                  	,	.Tx_Req_Lock( Gen2P_Req_Lock )
262997                  	,	.Tx_Req_Opc( Gen2P_Req_Opc )
262998                  	,	.Tx_Req_Rdy( Gen2P_Req_Rdy )
262999                  	,	.Tx_Req_SeqUnOrdered( Gen2P_Req_SeqUnOrdered )
263000                  	,	.Tx_Req_SeqUnique( Gen2P_Req_SeqUnique )
263001                  	,	.Tx_Req_Vld( Gen2P_Req_Vld )
263002                  	);
263003                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
263004     1/1          		if ( ! Sys_Clk_RstN )
263005     1/1          			u_921 &lt;= #1.0 ( 1'b1 );
263006     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
263007     1/1          			u_921 &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
263008                  	rsnoc_z_H_R_G_G2_D_U_d2e580d9 Id(
263009                  		.CmdRx_Vld( Cmd0_Vld )
263010                  	,	.CmdTx_MatchId( Cmd1_MatchId )
263011                  	,	.CmdTx_Split( Cmd1_Split )
263012                  	,	.CmdTx_Vld( Cmd1_Vld )
263013                  	,	.GenRx_Req_Addr( Gen0_Req_Addr )
263014                  	,	.GenRx_Req_Be( Gen0_Req_Be )
263015                  	,	.GenRx_Req_BurstType( Gen0_Req_BurstType )
263016                  	,	.GenRx_Req_Data( Gen0_Req_Data )
263017                  	,	.GenRx_Req_Last( Gen0_Req_Last )
263018                  	,	.GenRx_Req_Len1( Gen0_Req_Len1 )
263019                  	,	.GenRx_Req_Lock( Gen0_Req_Lock )
263020                  	,	.GenRx_Req_Opc( Gen0_Req_Opc )
263021                  	,	.GenRx_Req_Rdy( Gen0_Req_Rdy )
263022                  	,	.GenRx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
263023                  	,	.GenRx_Req_SeqUnique( Gen0_Req_SeqUnique )
263024                  	,	.GenRx_Req_Vld( Gen0_Req_Vld )
263025                  	,	.GenTx_Req_Addr( Gen2_Req_Addr )
263026                  	,	.GenTx_Req_Be( Gen2_Req_Be )
263027                  	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
263028                  	,	.GenTx_Req_Data( Gen2_Req_Data )
263029                  	,	.GenTx_Req_Last( Gen2_Req_Last )
263030                  	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
263031                  	,	.GenTx_Req_Lock( Gen2_Req_Lock )
263032                  	,	.GenTx_Req_Opc( Gen2_Req_Opc )
263033                  	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
263034                  	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
263035                  	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
263036                  	,	.GenTx_Req_Vld( Gen2_Req_Vld )
263037                  	,	.Sys_Clk( Sys_Clk )
263038                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
263039                  	,	.Sys_Clk_En( Sys_Clk_En )
263040                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
263041                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
263042                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
263043                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
263044                  	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
263045                  	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
263046                  	,	.Translation_Found( Translation_0_Found )
263047                  	,	.Translation_Key( Translation_0_Key )
263048                  	,	.Translation_MatchId( Translation_0_MatchId )
263049                  	);
263050                  	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
263051                  	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
263052                  	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
263053                  	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
263054                  	rsnoc_z_H_R_G_U_Q_U_760145e4e5 uu760145e4e5(
263055                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
263056                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
263057                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
263058                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
263059                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
263060                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
263061                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
263062                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
263063                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
263064                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
263065                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
263066                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
263067                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
263068                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
263069                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
263070                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
263071                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
263072                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
263073                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
263074                  	,	.GenPrt_Req_Be( Gen_Req_Be )
263075                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
263076                  	,	.GenPrt_Req_Data( Gen_Req_Data )
263077                  	,	.GenPrt_Req_Last( Gen_Req_Last )
263078                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
263079                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
263080                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
263081                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
263082                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
263083                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
263084                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
263085                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
263086                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
263087                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
263088                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
263089                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
263090                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
263091                  	,	.Sys_Clk( Sys_Clk )
263092                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
263093                  	,	.Sys_Clk_En( Sys_Clk_En )
263094                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
263095                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
263096                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
263097                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
263098                  	,	.Sys_Pwr_Idle( u_Idle )
263099                  	,	.Sys_Pwr_WakeUp( u_WakeUp )
263100                  	);
263101                  	assign ReqPending = u_8993 &amp; Gen0_Req_Vld;
263102                  	assign ReqRdPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
263103                  	assign RdPendCntInc = ReqRdPending &amp; Gen0_Req_Rdy;
263104                  	assign Gen0RspOpc = Gen1RspOpc;
263105                  	assign GenLclRspOpc = Gen0RspOpc;
263106                  	assign RspOpc1F = GenLclRspOpc;
263107                  	assign RdPendCntDec =
263108                  				GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( RspOpc1F == 3'b000 | RspOpc1F == 3'b001 | RspOpc1F == 3'b010 );
263109                  	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
263110                  	assign u_76e9 = RdPendCnt + 1'b1;
263111                  	assign u_2ee2 = RdPendCnt - 1'b1;
263112                  	assign ReqWrPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
263113                  	assign WrPendCntInc = ReqWrPending &amp; Gen0_Req_Rdy;
263114                  	assign WrPendCntDec = GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( RspOpc1F == 3'b100 | RspOpc1F == 3'b101 );
263115                  	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
263116                  	assign u_9fa6 = WrPendCnt + 1'b1;
263117                  	assign u_9a19 = WrPendCnt - 1'b1;
263118                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
263119     1/1          		if ( ! Sys_Clk_RstN )
263120     1/1          			u_8993 &lt;= #1.0 ( 1'b1 );
263121     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
263122     1/1          			u_8993 &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
263123                  	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc &amp; RdPendCntDec , RdPendCntInc &amp; ~ RdPendCntDec } ;
263124                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
263125     1/1          		if ( ! Sys_Clk_RstN )
263126     1/1          			RdPendCnt &lt;= #1.0 ( 1'b0 );
263127     1/1          		else if ( RdPendCntEn )
263128     1/1          			RdPendCnt &lt;= #1.0 ( RdPendCntNext );
                        MISSING_ELSE
263129                  	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
263130     1/1          		case ( uRdPendCntNext_caseSel )
263131     1/1          			2'b01   : RdPendCntNext = u_76e9 ;
263132     1/1          			2'b10   : RdPendCntNext = u_2ee2 ;
263133     1/1          			2'b0    : RdPendCntNext = RdPendCnt ;
263134     1/1          			default : RdPendCntNext = 1'b0 ;
263135                  		endcase
263136                  	end
263137                  	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc &amp; WrPendCntDec , WrPendCntInc &amp; ~ WrPendCntDec } ;
263138                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
263139     1/1          		if ( ! Sys_Clk_RstN )
263140     1/1          			WrPendCnt &lt;= #1.0 ( 1'b0 );
263141     1/1          		else if ( WrPendCntEn )
263142     1/1          			WrPendCnt &lt;= #1.0 ( WrPendCntNext );
                        MISSING_ELSE
263143                  	always @( WrPendCnt or uWrPendCntNext_caseSel or u_9a19 or u_9fa6 ) begin
263144     1/1          		case ( uWrPendCntNext_caseSel )
263145     1/1          			2'b01   : WrPendCntNext = u_9fa6 ;
263146     1/1          			2'b10   : WrPendCntNext = u_9a19 ;
263147     1/1          			2'b0    : WrPendCntNext = WrPendCnt ;
263148     1/1          			default : WrPendCntNext = 1'b0 ;
263149                  		endcase
263150                  	end
263151                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
263152     1/1          		if ( ! Sys_Clk_RstN )
263153     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
263154     1/1          		else	NoPendingTrans &lt;= #1.0 ( RdPendCntNext == 1'b0 &amp; WrPendCntNext == 1'b0 &amp; ~ ReqPending );
263155                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
263156     1/1          		if ( ! Sys_Clk_RstN )
263157     1/1          			NoRdPendingTrans &lt;= #1.0 ( 1'b1 );
263158     1/1          		else	NoRdPendingTrans &lt;= #1.0 ( RdPendCntNext == 1'b0 &amp; ~ ReqRdPending );
263159                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
263160     1/1          		if ( ! Sys_Clk_RstN )
263161     1/1          			NoWrPendingTrans &lt;= #1.0 ( 1'b1 );
263162     1/1          		else	NoWrPendingTrans &lt;= #1.0 ( WrPendCntNext == 1'b0 &amp; ~ ReqWrPending );
263163                  	assign RxEcc_Rdy = Rx1_Rdy;
263164                  	assign Rx_Rdy = RxEcc_Rdy;
263165                  	assign WakeUp_Gen = Gen_Req_Vld;
263166                  	assign Sys_Pwr_WakeUp = WakeUp_Gen;
263167                  	assign Tx2Data = Tx1_Data [36:0];
263168                  	assign TxEcc_Data =
263169                  		{	{ Tx1_Data [76] , Tx1_Data [75:65] , Tx1_Data [64:61] , Tx1_Data [60:59] , Tx1_Data [58:57] , Tx1_Data [56:37] }
263170                  		,
263171                  		Tx2Data
263172                  		};
263173                  	assign Tx_Data = { TxEcc_Data [76:37] , TxEcc_Data [36:0] };
263174                  	assign TxEcc_Head = Tx1_Head;
263175                  	assign Tx_Head = TxEcc_Head;
263176                  	assign TxEcc_Tail = Tx1_Tail;
263177                  	assign Tx_Tail = TxEcc_Tail;
263178                  	assign TxEcc_Vld = Tx1_Vld;
263179                  	assign Tx_Vld = TxEcc_Vld;
263180                  	assign Dbg_Rx_Data_Err = Rx1_Data [36];
263181                  	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
263182                  	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
263183                  	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
263184                  	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
263185                  	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
263186                  	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
263187                  	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
263188                  	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
263189                  	assign Dbg_Rx_Hdr_Status = Rx1_Data [60:59];
263190                  	assign Dbg_Rx_Hdr_Addr = Rx1_Data [56:37];
263191                  	assign Dbg_Rx_Hdr_Lock = Rx1_Data [76];
263192                  	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [58:57];
263193                  	assign Dbg_Rx_Hdr_Opc = Rx1_Data [64:61];
263194                  	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [75:65];
263195                  	assign Dbg_Tx_Data_Err = Tx_Data [36];
263196                  	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
263197                  	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
263198                  	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
263199                  	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
263200                  	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
263201                  	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
263202                  	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
263203                  	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
263204                  	assign Dbg_Tx_Hdr_Status = Tx_Data [60:59];
263205                  	assign Dbg_Tx_Hdr_Addr = Tx_Data [56:37];
263206                  	assign Dbg_Tx_Hdr_Lock = Tx_Data [76];
263207                  	assign Dbg_Tx_Hdr_Len1 = Tx_Data [58:57];
263208                  	assign Dbg_Tx_Hdr_Opc = Tx_Data [64:61];
263209                  	assign Dbg_Tx_Hdr_RouteId = Tx_Data [75:65];
263210                  	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
263211                  	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
263212                  	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
263213                  	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
263214                  	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
263215                  	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
263216                  	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
263217                  	assign GenReqXfer = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy;
263218                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
263219     1/1          			if ( ! Sys_Clk_RstN )
263220     1/1          				GenReqHead &lt;= #1.0 ( 1'b1 );
263221     1/1          			else if ( GenReqXfer )
263222     1/1          				GenReqHead &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
263223                  	// synopsys translate_off
263224                  	// synthesis translate_off
263225                  	always @( posedge Sys_Clk )
263226     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
263227     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( GenLcl_Req_Vld &amp; GenReqHead &amp; GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
263228     <font color = "grey">unreachable  </font>				dontStop = 0;
263229     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
263230     <font color = "grey">unreachable  </font>				if (!dontStop) begin
263231     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
263232     <font color = "grey">unreachable  </font>					$stop;
263233                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
263234                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
263235                  	// synthesis translate_on
263236                  	// synopsys translate_on
263237                  	// synopsys translate_off
263238                  	// synthesis translate_off
263239                  	always @( posedge Sys_Clk )
263240     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
263241     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 1'b1 &amp; RdPendCntInc &amp; ~ RdPendCntDec ) !== 1'b0 ) begin
263242     <font color = "grey">unreachable  </font>				dontStop = 0;
263243     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
263244     <font color = "grey">unreachable  </font>				if (!dontStop) begin
263245     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt overflow.&quot; );
263246     <font color = "grey">unreachable  </font>					$stop;
263247                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
263248                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
263249                  	// synthesis translate_on
263250                  	// synopsys translate_on
263251                  	// synopsys translate_off
263252                  	// synthesis translate_off
263253                  	always @( posedge Sys_Clk )
263254     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
263255     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 1'b0 &amp; ~ RdPendCntInc &amp; RdPendCntDec ) !== 1'b0 ) begin
263256     <font color = "grey">unreachable  </font>				dontStop = 0;
263257     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
263258     <font color = "grey">unreachable  </font>				if (!dontStop) begin
263259     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt underflow.&quot; );
263260     <font color = "grey">unreachable  </font>					$stop;
263261                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
263262                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
263263                  	// synthesis translate_on
263264                  	// synopsys translate_on
263265                  	// synopsys translate_off
263266                  	// synthesis translate_off
263267                  	always @( posedge Sys_Clk )
263268     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
263269     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 1'b1 &amp; WrPendCntInc &amp; ~ WrPendCntDec ) !== 1'b0 ) begin
263270     <font color = "grey">unreachable  </font>				dontStop = 0;
263271     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
263272     <font color = "grey">unreachable  </font>				if (!dontStop) begin
263273     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt overflow.&quot; );
263274     <font color = "grey">unreachable  </font>					$stop;
263275                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
263276                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
263277                  	// synthesis translate_on
263278                  	// synopsys translate_on
263279                  	// synopsys translate_off
263280                  	// synthesis translate_off
263281                  	always @( posedge Sys_Clk )
263282     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
263283     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 1'b0 &amp; ~ WrPendCntInc &amp; WrPendCntDec ) !== 1'b0 ) begin
263284     <font color = "grey">unreachable  </font>				dontStop = 0;
263285     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
263286     <font color = "grey">unreachable  </font>				if (!dontStop) begin
263287     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt underflow.&quot; );
263288     <font color = "grey">unreachable  </font>					$stop;
263289                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
263290                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod3331.html" >rsnoc_z_H_R_G_G2_U_U_71d4a65e</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       262834
 EXPRESSION (u_27c7 ? ((Cxt_0[6:0] + 7'b1)) : ((Cxt_0[6:0] - 7'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod3331.html" >rsnoc_z_H_R_G_G2_U_U_71d4a65e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">22</td>
<td class="rt">44.90 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">806</td>
<td class="rt">163</td>
<td class="rt">20.22 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">403</td>
<td class="rt">94</td>
<td class="rt">23.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">403</td>
<td class="rt">69</td>
<td class="rt">17.12 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">22</td>
<td class="rt">44.90 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">806</td>
<td class="rt">163</td>
<td class="rt">20.22 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">403</td>
<td class="rt">94</td>
<td class="rt">23.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">403</td>
<td class="rt">69</td>
<td class="rt">17.12 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[9:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[30:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[15:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[20:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_Id[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_Id[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoRdPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoWrPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[18:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[22:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[34:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[41:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[43]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[45:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[58:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[62:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Key[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Key[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Key[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Key[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Key[28:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_MatchId[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_MatchId[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Key[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[28:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_MatchId[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_MatchId[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[34:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[38:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[41:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[58:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[69:68]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[76:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod3331.html" >rsnoc_z_H_R_G_G2_U_U_71d4a65e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">36</td>
<td class="rt">36</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">262824</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">262831</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">263004</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">263119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">263125</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">263130</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">263139</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">263144</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">263152</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">263156</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">263160</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">263219</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
262824     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
262825     			u_dbb5 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
262826     		else if ( CxtEn_Load )
           		     <font color = "green">-2-</font>  
262827     			u_dbb5 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
262831     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
262832     			u_e44a <= #1.0 ( 7'b1111111 );
           <font color = "green">			==></font>
262833     		else if ( u_27c7 ^ ( Rsp_PktLast & Rsp_PktNext & u_dceb ) )
           		     <font color = "green">-2-</font>  
262834     			u_e44a <= #1.0 ( u_27c7 ? Cxt_0 [6:0] + 7'b0000001 : Cxt_0 [6:0] - 7'b0000001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263004     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
263005     			u_921 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
263006     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
263007     			u_921 <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263119     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
263120     			u_8993 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
263121     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
263122     			u_8993 <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263125     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
263126     			RdPendCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
263127     		else if ( RdPendCntEn )
           		     <font color = "green">-2-</font>  
263128     			RdPendCnt <= #1.0 ( RdPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263130     		case ( uRdPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
263131     			2'b01   : RdPendCntNext = u_76e9 ;
           <font color = "green">			==></font>
263132     			2'b10   : RdPendCntNext = u_2ee2 ;
           <font color = "green">			==></font>
263133     			2'b0    : RdPendCntNext = RdPendCnt ;
           <font color = "green">			==></font>
263134     			default : RdPendCntNext = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263139     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
263140     			WrPendCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
263141     		else if ( WrPendCntEn )
           		     <font color = "green">-2-</font>  
263142     			WrPendCnt <= #1.0 ( WrPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263144     		case ( uWrPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
263145     			2'b01   : WrPendCntNext = u_9fa6 ;
           <font color = "green">			==></font>
263146     			2'b10   : WrPendCntNext = u_9a19 ;
           <font color = "green">			==></font>
263147     			2'b0    : WrPendCntNext = WrPendCnt ;
           <font color = "green">			==></font>
263148     			default : WrPendCntNext = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263152     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
263153     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
263154     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 1'b0 & WrPendCntNext == 1'b0 & ~ ReqPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263156     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
263157     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
263158     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 1'b0 & ~ ReqRdPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263160     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
263161     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
263162     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 1'b0 & ~ ReqWrPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263219     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
263220     				GenReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
263221     			else if ( GenReqXfer )
           			     <font color = "green">-2-</font>  
263222     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_248835">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_U_U_71d4a65e">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
