Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/writeback_test2_isim_beh.exe" -prj "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/writeback_test2_beh.prj" "work.writeback_test2" "work.glbl" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/writeback.v" into library work
Analyzing Verilog file "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/rom.v" into library work
Analyzing Verilog file "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/regbanknpc.v" into library work
Analyzing Verilog file "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/ram.v" into library work
Analyzing Verilog file "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/memory.v" into library work
Analyzing Verilog file "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/issuer.v" into library work
Analyzing Verilog file "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/fetch.v" into library work
Analyzing Verilog file "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/decode.v" into library work
Analyzing Verilog file "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/alu.v" into library work
Analyzing Verilog file "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/writeback_test2.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/writeback_test2.v" Line 231: Size mismatch in connection of port <addrw>. Formal port size is 4-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module writeback
Compiling module memory
Compiling module ram
Compiling module alu
Compiling module decode
Compiling module issuer
Compiling module fetch
Compiling module rom
Compiling module regbank
Compiling module writeback_test2
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable C:/Users/pravinkumar/Documents/GitHub/AsyncARM/writeback_test2_isim_beh.exe
Fuse Memory Usage: 29260 KB
Fuse CPU Usage: 795 ms
