{"vcs1":{"timestamp_begin":1730103690.402511506, "rt":0.44, "ut":0.13, "st":0.12}}
{"vcselab":{"timestamp_begin":1730103690.958287201, "rt":0.43, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1730103691.478946844, "rt":0.50, "ut":0.13, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730103689.974243384}
{"VCS_COMP_START_TIME": 1730103689.974243384}
{"VCS_COMP_END_TIME": 1730103692.244352452}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all -timescale=1ps/1ps -f ../00_src/flist.f"}
{"vcs1": {"peak_mem": 376876}}
{"vcselab": {"peak_mem": 254896}}
