<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_c9246d1a_A10110</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_c9246d1a_A10110'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_c9246d1a_A10110')">rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177509"  onclick="showContent('inst_tag_177509')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177509_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177509_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177509_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177509_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177510"  onclick="showContent('inst_tag_177510')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177510_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177510_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177510_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177510_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177511"  onclick="showContent('inst_tag_177511')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177511_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177511_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177511_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177511_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177512"  onclick="showContent('inst_tag_177512')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177512_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177512_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177512_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177512_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177513"  onclick="showContent('inst_tag_177513')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177513_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177513_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177513_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177513_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177514"  onclick="showContent('inst_tag_177514')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177514_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177514_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177514_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177514_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177515"  onclick="showContent('inst_tag_177515')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_arm_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177515_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177515_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177515_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177515_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177516"  onclick="showContent('inst_tag_177516')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177516_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177516_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177516_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177516_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177517"  onclick="showContent('inst_tag_177517')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177517_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177517_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177517_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177517_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177518"  onclick="showContent('inst_tag_177518')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177518_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177518_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177518_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177518_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177519"  onclick="showContent('inst_tag_177519')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177519_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177519_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177519_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177519_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177520"  onclick="showContent('inst_tag_177520')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177520_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177520_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177520_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177520_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177521"  onclick="showContent('inst_tag_177521')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177521_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177521_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177521_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177521_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177522"  onclick="showContent('inst_tag_177522')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177522_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177522_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177522_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177522_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177523"  onclick="showContent('inst_tag_177523')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177523_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177523_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177523_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177523_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177524"  onclick="showContent('inst_tag_177524')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177524_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177524_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177524_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177524_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177525"  onclick="showContent('inst_tag_177525')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177525_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177525_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177525_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177525_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177526"  onclick="showContent('inst_tag_177526')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_arm_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177526_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177526_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177526_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177526_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177527"  onclick="showContent('inst_tag_177527')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177527_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177527_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177527_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177527_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177528"  onclick="showContent('inst_tag_177528')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177528_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177528_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177528_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177528_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177529"  onclick="showContent('inst_tag_177529')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177529_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177529_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177529_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177529_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2033.html#inst_tag_177530"  onclick="showContent('inst_tag_177530')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177530_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177530_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177530_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177530_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_177509'>
<hr>
<a name="inst_tag_177509"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177509" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177509_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177509_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177509_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177509_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62155" >SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177510'>
<hr>
<a name="inst_tag_177510"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177510" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177510_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177510_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177510_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177510_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62156" >SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177511'>
<hr>
<a name="inst_tag_177511"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177511" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177511_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177511_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177511_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177511_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62157" >SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177512'>
<hr>
<a name="inst_tag_177512"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177512" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177512_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177512_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177512_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177512_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62158" >SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177513'>
<hr>
<a name="inst_tag_177513"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177513" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177513_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177513_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177513_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177513_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62159" >SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177514'>
<hr>
<a name="inst_tag_177514"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177514" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177514_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177514_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177514_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177514_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62160" >SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177515'>
<hr>
<a name="inst_tag_177515"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177515" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_arm_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177515_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177515_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177515_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177515_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62161" >SrvRxClkAdapt_arm_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177516'>
<hr>
<a name="inst_tag_177516"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177516" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177516_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177516_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177516_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177516_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62162" >SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177517'>
<hr>
<a name="inst_tag_177517"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177517" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177517_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177517_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177517_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177517_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62163" >SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177518'>
<hr>
<a name="inst_tag_177518"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177518" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177518_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177518_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177518_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177518_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62164" >SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177519'>
<hr>
<a name="inst_tag_177519"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177519" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177519_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177519_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177519_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177519_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62165" >SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177520'>
<hr>
<a name="inst_tag_177520"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177520" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177520_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177520_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177520_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177520_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62166" >SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177521'>
<hr>
<a name="inst_tag_177521"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177521" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177521_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177521_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177521_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177521_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62167" >SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177522'>
<hr>
<a name="inst_tag_177522"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177522" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177522_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177522_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177522_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177522_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62168" >SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177523'>
<hr>
<a name="inst_tag_177523"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177523" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177523_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177523_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177523_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177523_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62169" >SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177524'>
<hr>
<a name="inst_tag_177524"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177524" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177524_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177524_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177524_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177524_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62170" >SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177525'>
<hr>
<a name="inst_tag_177525"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177525" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177525_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177525_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177525_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177525_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62171" >SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177526'>
<hr>
<a name="inst_tag_177526"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177526" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_arm_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177526_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177526_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177526_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177526_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62172" >SrvTxClkAdapt_arm_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177527'>
<hr>
<a name="inst_tag_177527"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177527" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177527_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177527_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177527_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177527_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62173" >SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177528'>
<hr>
<a name="inst_tag_177528"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177528" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177528_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177528_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177528_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177528_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62174" >SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177529'>
<hr>
<a name="inst_tag_177529"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177529" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177529_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177529_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177529_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177529_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62175" >SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_177530'>
<hr>
<a name="inst_tag_177530"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_177530" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2033.html#inst_tag_177530_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2033.html#inst_tag_177530_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2033.html#inst_tag_177530_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2033.html#inst_tag_177530_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod862.html#inst_tag_62176" >SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_c9246d1a_A10110'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2033.html" >rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2033.html" >rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2033.html" >rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2033.html" >rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177509'>
<a name="inst_tag_177509_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177509" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177509_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177509" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177509_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177509" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177509_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177509" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177510'>
<a name="inst_tag_177510_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177510" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177510_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177510" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177510_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177510" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177510_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177510" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177511'>
<a name="inst_tag_177511_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177511" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177511_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177511" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177511_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177511" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177511_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177511" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177512'>
<a name="inst_tag_177512_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177512" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177512_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177512" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177512_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177512" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177512_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177512" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177513'>
<a name="inst_tag_177513_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177513" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177513_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177513" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177513_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177513" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177513_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177513" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177514'>
<a name="inst_tag_177514_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177514" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177514_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177514" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177514_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177514" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177514_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177514" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177515'>
<a name="inst_tag_177515_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177515" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_arm_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177515_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177515" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_arm_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177515_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177515" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_arm_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177515_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177515" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_arm_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177516'>
<a name="inst_tag_177516_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177516" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177516_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177516" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177516_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177516" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177516_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177516" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177517'>
<a name="inst_tag_177517_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177517" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177517_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177517" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177517_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177517" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177517_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177517" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177518'>
<a name="inst_tag_177518_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177518" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177518_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177518" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177518_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177518" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177518_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177518" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177519'>
<a name="inst_tag_177519_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177519" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177519_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177519" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177519_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177519" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177519_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177519" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177520'>
<a name="inst_tag_177520_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177520" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177520_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177520" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177520_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177520" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177520_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177520" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177521'>
<a name="inst_tag_177521_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177521" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177521_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177521" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177521_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177521" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177521_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177521" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177522'>
<a name="inst_tag_177522_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177522" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177522_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177522" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177522_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177522" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177522_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177522" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177523'>
<a name="inst_tag_177523_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177523" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177523_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177523" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177523_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177523" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177523_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177523" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177524'>
<a name="inst_tag_177524_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177524" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177524_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177524" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177524_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177524" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177524_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177524" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177525'>
<a name="inst_tag_177525_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177525" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177525_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177525" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177525_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177525" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177525_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177525" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177526'>
<a name="inst_tag_177526_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177526" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_arm_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177526_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177526" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_arm_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177526_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177526" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_arm_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177526_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177526" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_arm_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177527'>
<a name="inst_tag_177527_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177527" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177527_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177527" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177527_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177527" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177527_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177527" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177528'>
<a name="inst_tag_177528_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177528" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177528_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177528" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177528_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177528" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177528_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177528" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177529'>
<a name="inst_tag_177529_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177529" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177529_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177529" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177529_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177529" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177529_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177529" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_177530'>
<a name="inst_tag_177530_Line"></a>
<b>Line Coverage for Instance : <a href="mod2033.html#inst_tag_177530" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_177530_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2033.html#inst_tag_177530" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_177530_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2033.html#inst_tag_177530" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_177530_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2033.html#inst_tag_177530" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_177509">
    <li>
      <a href="#inst_tag_177509_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177509_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177509_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177509_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177510">
    <li>
      <a href="#inst_tag_177510_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177510_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177510_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177510_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177511">
    <li>
      <a href="#inst_tag_177511_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177511_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177511_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177511_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177512">
    <li>
      <a href="#inst_tag_177512_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177512_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177512_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177512_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177513">
    <li>
      <a href="#inst_tag_177513_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177513_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177513_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177513_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177514">
    <li>
      <a href="#inst_tag_177514_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177514_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177514_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177514_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177515">
    <li>
      <a href="#inst_tag_177515_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177515_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177515_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177515_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177516">
    <li>
      <a href="#inst_tag_177516_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177516_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177516_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177516_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177517">
    <li>
      <a href="#inst_tag_177517_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177517_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177517_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177517_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177518">
    <li>
      <a href="#inst_tag_177518_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177518_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177518_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177518_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177519">
    <li>
      <a href="#inst_tag_177519_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177519_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177519_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177519_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177520">
    <li>
      <a href="#inst_tag_177520_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177520_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177520_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177520_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177521">
    <li>
      <a href="#inst_tag_177521_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177521_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177521_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177521_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177522">
    <li>
      <a href="#inst_tag_177522_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177522_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177522_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177522_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177523">
    <li>
      <a href="#inst_tag_177523_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177523_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177523_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177523_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177524">
    <li>
      <a href="#inst_tag_177524_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177524_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177524_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177524_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177525">
    <li>
      <a href="#inst_tag_177525_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177525_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177525_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177525_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177526">
    <li>
      <a href="#inst_tag_177526_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177526_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177526_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177526_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177527">
    <li>
      <a href="#inst_tag_177527_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177527_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177527_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177527_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177528">
    <li>
      <a href="#inst_tag_177528_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177528_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177528_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177528_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177529">
    <li>
      <a href="#inst_tag_177529_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177529_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177529_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177529_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_177530">
    <li>
      <a href="#inst_tag_177530_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_177530_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_177530_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_177530_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_c9246d1a_A10110">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
