<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>uiSensorRGB565</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rstn_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rstn_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>cmos_clk_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cmos_clk_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CMOS_CLK_I.ASSOCIATED_RESET">rstn_i</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>cmos_pclk_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cmos_pclk_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CMOS_PCLK_I.ASSOCIATED_RESET">rstn_i</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>cmos_xclk_o</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cmos_xclk_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>svidout</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>de_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vs_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rgb_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hs_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SVIDOUT.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SVIDOUT.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>uiSensorRGB565</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>138316af</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>uiSensorRGB565</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>138316af</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8a5a2f44</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>rstn_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_pclk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_href_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_vsync_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_data_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_xclk_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgb_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>de_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vs_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hs_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>FRAM_FREE_CNT</spirit:name>
        <spirit:displayName>Fram Free Cnt</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FRAM_FREE_CNT">30</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>uiSensorRGB565.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_138316af</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>uiSensorRGB565.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/uiSensorRGB565_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8a5a2f44</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>uiSensorRGB565_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>FRAM_FREE_CNT</spirit:name>
      <spirit:displayName>Fram Free Cnt</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FRAM_FREE_CNT">30</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">uiSensorRGB565_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>uiSensorRGB565_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-01-26T10:43:37Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e907292_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed206bb_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35aabaa7_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c553ffe_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2c4956_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15896a14_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4691e4fd_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7103f2a8_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65cada41_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417d6d41_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c8d5dd_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@113db439_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3f169d_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4ff491_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7adf836a_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5144ce20_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed6cd8f_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616b4b48_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a1021b_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3a73ca_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369f5df4_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4f47e_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db108bc_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b14d98_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c262a53_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9210d80_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438732a9_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca7f1cd_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d0df1e_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f152c0e_ARCHIVE_LOCATION">g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="fd337c88"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="20df1fb3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2d8ff28a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="420e0f45"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a9d62957"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
