// Generated by CIRCT firtool-1.62.0
module CounterUp(
  input  clock,
         reset,
  output io_tick
);

  reg  [3:0] counterReg;
  wire       io_tick_0 = counterReg == 4'h9;
  always @(posedge clock) begin
    if (reset)
      counterReg <= 4'h0;
    else if (io_tick_0)
      counterReg <= 4'h0;
    else
      counterReg <= counterReg + 4'h1;
  end // always @(posedge)
  assign io_tick = io_tick_0;
endmodule

