-- Project:   C:\Users\214016586\Documents\PSoC Creator\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO.cyprj
-- Generated: 06/28/2016 15:35:27
-- PSoC Creator  3.3 CP2

ENTITY \Dual-PSoC-DCO\ IS
    PORT(
        OSC1_Square_Out(0)_PAD : OUT std_ulogic;
        OSC1_Soft_Sync(0)_PAD : IN std_ulogic;
        OSC1_Pulse_Out(0)_PAD : OUT std_ulogic;
        OSC1_Saw_Reset(0)_PAD : OUT std_ulogic;
        OSC1_Hard_Sync(0)_PAD : IN std_ulogic;
        OSC1_Saw_Preset(0)_PAD : OUT std_ulogic;
        OSC2_Square_Out_1(0)_PAD : OUT std_ulogic;
        OSC2_Pulse_Out_1(0)_PAD : OUT std_ulogic;
        OSC2_Saw_Reset_1(0)_PAD : OUT std_ulogic;
        OSC2_Hard_Sync_1(0)_PAD : IN std_ulogic;
        OSC2_Soft_Sync_1(0)_PAD : IN std_ulogic;
        OSC2_Saw_Preset_1(0)_PAD : OUT std_ulogic;
        Pin_1(0)_PAD : OUT std_ulogic;
        OSC1_LFO_SW(0)_PAD : IN std_ulogic;
        test_pin(0)_PAD : OUT std_ulogic;
        OSC1_Tri_Reset(0)_PAD : OUT std_ulogic;
        OSC1_Tri_Preset(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END \Dual-PSoC-DCO\;

ARCHITECTURE __DEFAULT__ OF \Dual-PSoC-DCO\ IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Net_1270 : bit;
    SIGNAL Net_1306 : bit;
    ATTRIBUTE POWER OF Net_1306 : SIGNAL IS true;
    SIGNAL Net_138 : bit;
    ATTRIBUTE placement_force OF Net_138 : SIGNAL IS "U(2,1,B)3";
    SIGNAL Net_1538 : bit;
    SIGNAL Net_191 : bit;
    ATTRIBUTE placement_force OF Net_191 : SIGNAL IS "U(3,4,A)1";
    SIGNAL Net_191__SYNC_OUT : bit;
    SIGNAL Net_191__SYNC_OUT_1 : bit;
    SIGNAL Net_2732 : bit;
    ATTRIBUTE global_signal OF Net_2732 : SIGNAL IS true;
    SIGNAL Net_2732_local : bit;
    SIGNAL Net_2742 : bit;
    ATTRIBUTE placement_force OF Net_2742 : SIGNAL IS "U(0,1,A)2";
    SIGNAL Net_2792 : bit;
    SIGNAL Net_2795 : bit;
    ATTRIBUTE placement_force OF Net_2795 : SIGNAL IS "U(3,1,A)3";
    SIGNAL Net_2805 : bit;
    ATTRIBUTE placement_force OF Net_2805 : SIGNAL IS "U(2,2,A)0";
    SIGNAL Net_2810 : bit;
    ATTRIBUTE placement_force OF Net_2810 : SIGNAL IS "U(0,2,B)3";
    SIGNAL Net_2875 : bit;
    ATTRIBUTE placement_force OF Net_2875 : SIGNAL IS "U(3,2,A)3";
    SIGNAL Net_2878 : bit;
    ATTRIBUTE placement_force OF Net_2878 : SIGNAL IS "U(3,5,A)0";
    SIGNAL Net_2882 : bit;
    SIGNAL Net_2884 : bit;
    ATTRIBUTE placement_force OF Net_2884 : SIGNAL IS "U(2,4,B)3";
    SIGNAL Net_2885 : bit;
    ATTRIBUTE placement_force OF Net_2885 : SIGNAL IS "U(2,4,A)0";
    SIGNAL Net_2889 : bit;
    SIGNAL Net_2896 : bit;
    ATTRIBUTE placement_force OF Net_2896 : SIGNAL IS "U(3,5,B)1";
    SIGNAL Net_2897 : bit;
    ATTRIBUTE global_signal OF Net_2897 : SIGNAL IS true;
    SIGNAL Net_2897_local : bit;
    SIGNAL Net_2899 : bit;
    ATTRIBUTE placement_force OF Net_2899 : SIGNAL IS "U(3,2,B)2";
    SIGNAL Net_2902 : bit;
    SIGNAL Net_2904 : bit;
    ATTRIBUTE placement_force OF Net_2904 : SIGNAL IS "U(2,4,A)2";
    SIGNAL Net_4411 : bit;
    SIGNAL Net_4412 : bit;
    ATTRIBUTE placement_force OF Net_4412 : SIGNAL IS "U(1,1,B)0";
    SIGNAL Net_4547 : bit;
    SIGNAL Net_4556 : bit;
    ATTRIBUTE global_signal OF Net_4556 : SIGNAL IS true;
    SIGNAL Net_4556_local : bit;
    SIGNAL Net_4557 : bit;
    ATTRIBUTE global_signal OF Net_4557 : SIGNAL IS true;
    SIGNAL Net_4557_local : bit;
    SIGNAL Net_4559 : bit;
    SIGNAL Net_460 : bit;
    SIGNAL Net_4603 : bit;
    ATTRIBUTE placement_force OF Net_4603 : SIGNAL IS "U(1,1,A)1";
    SIGNAL Net_4614 : bit;
    ATTRIBUTE placement_force OF Net_4614 : SIGNAL IS "U(2,2,A)3";
    SIGNAL Net_4616 : bit;
    ATTRIBUTE placement_force OF Net_4616 : SIGNAL IS "U(1,2,A)3";
    SIGNAL Net_4617 : bit;
    ATTRIBUTE placement_force OF Net_4617 : SIGNAL IS "U(2,2,A)2";
    SIGNAL Net_4622 : bit;
    ATTRIBUTE placement_force OF Net_4622 : SIGNAL IS "U(2,1,A)0";
    SIGNAL Net_4623 : bit;
    ATTRIBUTE placement_force OF Net_4623 : SIGNAL IS "U(1,1,B)3";
    SIGNAL OSC1_CV_IN(0)__PA : bit;
    SIGNAL OSC1_Coarse(0)__PA : bit;
    SIGNAL OSC1_FM_Input(0)__PA : bit;
    SIGNAL OSC1_FM_Sign : bit;
    SIGNAL OSC1_Fine(0)__PA : bit;
    SIGNAL OSC1_Hard_Sync(0)__PA : bit;
    SIGNAL OSC1_LFO_SW(0)__PA : bit;
    SIGNAL OSC1_PW_In(0)__PA : bit;
    SIGNAL OSC1_Pulse_Out(0)__PA : bit;
    SIGNAL OSC1_RANGE(0)__PA : bit;
    SIGNAL OSC1_Saw_Out(0)__PA : bit;
    SIGNAL OSC1_Saw_Out_Cap(0)__PA : bit;
    SIGNAL OSC1_Saw_Preset(0)__PA : bit;
    SIGNAL OSC1_Saw_Reset(0)__PA : bit;
    SIGNAL OSC1_Soft_Sync(0)__PA : bit;
    SIGNAL OSC1_Square_Out(0)__PA : bit;
    SIGNAL OSC1_Tri_Cap(0)__PA : bit;
    SIGNAL OSC1_Tri_Out(0)__PA : bit;
    SIGNAL OSC1_Tri_Preset(0)__PA : bit;
    SIGNAL OSC1_Tri_Reset(0)__PA : bit;
    SIGNAL OSC2_FM_Input(0)__PA : bit;
    SIGNAL OSC2_FM_Sign : bit;
    SIGNAL OSC2_Hard_Sync_1(0)__PA : bit;
    SIGNAL OSC2_PW_In_1(0)__PA : bit;
    SIGNAL OSC2_Pulse_Out_1(0)__PA : bit;
    SIGNAL OSC2_Saw_Out_1(0)__PA : bit;
    SIGNAL OSC2_Saw_Out_Cap_1(0)__PA : bit;
    SIGNAL OSC2_Saw_Preset_1(0)__PA : bit;
    SIGNAL OSC2_Saw_Reset_1(0)__PA : bit;
    SIGNAL OSC2_Soft_Sync_1(0)__PA : bit;
    SIGNAL OSC2_Square_Out_1(0)__PA : bit;
    SIGNAL OSC2_Tri_Cap_1(0)__PA : bit;
    SIGNAL OSC2_Tri_Out_1(0)__PA : bit;
    SIGNAL Pin_1(0)__PA : bit;
    SIGNAL \ADC_DelSig_1:Net_245_0\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_1\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_2\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_3\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_4\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_5\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_6\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_7\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig_1:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig_1:Net_488_adig\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488_adig_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig_1:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig_1:Net_93_local\ : bit;
    SIGNAL \ADC_DelSig_1:aclock\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_0\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_1\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_2\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_3\ : bit;
    SIGNAL \ADC_DelSig_1:mod_reset\ : bit;
    SIGNAL \EdgeDetect_1:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_1:last\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \EdgeDetect_3:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_3:last\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ : SIGNAL IS "U(0,4,B)1";
    ATTRIBUTE soft OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ : SIGNAL IS 1;
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ : SIGNAL IS "U(0,3,B)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ : SIGNAL IS "U(0,3,A)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\ : SIGNAL IS "U(0,4,B)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\ : SIGNAL IS "U(3,0,A)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\ : SIGNAL IS "U(0,0,B)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\ : SIGNAL IS "U(1,4,A)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\ : SIGNAL IS "U(1,3,A)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\ : SIGNAL IS "U(3,4,B)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\ : SIGNAL IS "U(0,4,B)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \OSC1_ADC_SAR:Net_3698\ : bit;
    SIGNAL \OSC1_ADC_SAR:Net_3830\ : bit;
    SIGNAL \OSC1_ADC_SAR:Net_3935\ : bit;
    SIGNAL \OSC1_ADC_SAR:SAR:Net_207_0\ : bit;
    SIGNAL \OSC1_ADC_SAR:SAR:Net_207_10\ : bit;
    SIGNAL \OSC1_ADC_SAR:SAR:Net_207_11\ : bit;
    SIGNAL \OSC1_ADC_SAR:SAR:Net_207_1\ : bit;
    SIGNAL \OSC1_ADC_SAR:SAR:Net_207_2\ : bit;
    SIGNAL \OSC1_ADC_SAR:SAR:Net_207_3\ : bit;
    SIGNAL \OSC1_ADC_SAR:SAR:Net_207_4\ : bit;
    SIGNAL \OSC1_ADC_SAR:SAR:Net_207_5\ : bit;
    SIGNAL \OSC1_ADC_SAR:SAR:Net_207_6\ : bit;
    SIGNAL \OSC1_ADC_SAR:SAR:Net_207_7\ : bit;
    SIGNAL \OSC1_ADC_SAR:SAR:Net_207_8\ : bit;
    SIGNAL \OSC1_ADC_SAR:SAR:Net_207_9\ : bit;
    SIGNAL \OSC1_ADC_SAR:SAR:Net_252\ : bit;
    SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:cnt_tc\ : bit;
    SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:control_2\ : bit;
    SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:control_3\ : bit;
    SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:control_4\ : bit;
    SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:control_5\ : bit;
    SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:control_6\ : bit;
    SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:control_7\ : bit;
    SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:count_6\ : bit;
    SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:enable\ : bit;
    SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:load_period\ : bit;
    SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\ : bit;
    ATTRIBUTE placement_force OF \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \OSC1_ADC_SAR:ch_addr_0\ : bit;
    SIGNAL \OSC1_ADC_SAR:ch_addr_1\ : bit;
    SIGNAL \OSC1_ADC_SAR:ch_addr_2\ : bit;
    SIGNAL \OSC1_ADC_SAR:ch_addr_3\ : bit;
    SIGNAL \OSC1_ADC_SAR:ch_addr_4\ : bit;
    SIGNAL \OSC1_ADC_SAR:ch_addr_5\ : bit;
    SIGNAL \OSC1_ADC_SAR:clock\ : bit;
    ATTRIBUTE udbclken_assigned OF \OSC1_ADC_SAR:clock\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \OSC1_ADC_SAR:clock\ : SIGNAL IS true;
    SIGNAL \OSC1_ADC_SAR:clock_local\ : bit;
    SIGNAL \OSC1_ADC_SAR:nrq\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \OSC1_Freq_Timer:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \OSC1_Freq_Timer:TimerUDB:capture_last\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_0\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_1\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.ce0__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \OSC1_Freq_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \OSC2_Freq_Timer_1:TimerUDB:capture_last\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_0\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_1\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_2\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_3\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_4\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_5\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_6\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_7\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:per_zero\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.ce0__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:status_2\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:status_3\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \OSC2_Freq_Timer_1:TimerUDB:status_tc\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \PulseConvert_1:in_sample\ : bit;
    ATTRIBUTE placement_force OF \PulseConvert_1:in_sample\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \PulseConvert_1:out_sample\ : bit;
    ATTRIBUTE placement_force OF \PulseConvert_1:out_sample\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \PulseConvert_2:in_sample\ : bit;
    ATTRIBUTE placement_force OF \PulseConvert_2:in_sample\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \PulseConvert_2:out_sample\ : bit;
    ATTRIBUTE placement_force OF \PulseConvert_2:out_sample\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \PulseConvert_3:in_sample\ : bit;
    ATTRIBUTE placement_force OF \PulseConvert_3:in_sample\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \PulseConvert_3:out_sample\ : bit;
    ATTRIBUTE placement_force OF \PulseConvert_3:out_sample\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \\\USBMIDI_1:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBMIDI_1:Dp(0)\\__PA\ : bit;
    SIGNAL \USBMIDI_1:Net_1010\ : bit;
    SIGNAL \USBMIDI_1:Net_1876\ : bit;
    SIGNAL \USBMIDI_1:Net_1889\ : bit;
    SIGNAL \USBMIDI_1:Net_95\ : bit;
    SIGNAL \USBMIDI_1:dma_request_0\ : bit;
    SIGNAL \USBMIDI_1:dma_request_1\ : bit;
    SIGNAL \USBMIDI_1:dma_request_2\ : bit;
    SIGNAL \USBMIDI_1:dma_request_3\ : bit;
    SIGNAL \USBMIDI_1:dma_request_4\ : bit;
    SIGNAL \USBMIDI_1:dma_request_5\ : bit;
    SIGNAL \USBMIDI_1:dma_request_6\ : bit;
    SIGNAL \USBMIDI_1:dma_request_7\ : bit;
    SIGNAL \USBMIDI_1:dma_terminate\ : bit;
    SIGNAL \USBMIDI_1:ep_int_0\ : bit;
    SIGNAL \USBMIDI_1:ep_int_1\ : bit;
    SIGNAL \USBMIDI_1:ep_int_2\ : bit;
    SIGNAL \USBMIDI_1:ep_int_3\ : bit;
    SIGNAL \USBMIDI_1:ep_int_4\ : bit;
    SIGNAL \USBMIDI_1:ep_int_5\ : bit;
    SIGNAL \USBMIDI_1:ep_int_6\ : bit;
    SIGNAL \USBMIDI_1:ep_int_7\ : bit;
    SIGNAL \USBMIDI_1:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,1,B)2";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL test_pin(0)__PA : bit;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.z0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.z1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.sor__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.z0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.z1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.sor__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.cl0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.z0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.ff0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.ce1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.cl1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.z1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.ff1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.sol_msb__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.cfbo__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3.sor__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3.cmsbo__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.z0__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.z1__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.sor__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.z0__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.z1__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.sor__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.cl0__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.z0__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.ff0__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.ce1__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.cl1__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.z1__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.ff1__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.co_msb__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.sol_msb__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.cfbo__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3.sor__sig\ : bit;
    SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF OSC1_Square_Out(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF OSC1_Square_Out(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF OSC1_Soft_Sync(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF OSC1_Soft_Sync(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF \USBMIDI_1:Dm(0)\ : LABEL IS "iocell3";
    ATTRIBUTE Location OF \USBMIDI_1:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBMIDI_1:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBMIDI_1:Dp(0)\ : LABEL IS "iocell4";
    ATTRIBUTE Location OF \USBMIDI_1:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF OSC1_Tri_Out(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF OSC1_Tri_Out(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF OSC1_CV_IN(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF OSC1_CV_IN(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF OSC1_PW_In(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF OSC1_PW_In(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF OSC1_Pulse_Out(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF OSC1_Pulse_Out(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF OSC1_Tri_Cap(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF OSC1_Tri_Cap(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF OSC1_Saw_Out_Cap(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF OSC1_Saw_Out_Cap(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF OSC1_Saw_Reset(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF OSC1_Saw_Reset(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF OSC1_Saw_Out(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF OSC1_Saw_Out(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF OSC1_Hard_Sync(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF OSC1_Hard_Sync(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF OSC1_FM_Input(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF OSC1_FM_Input(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF OSC1_Saw_Preset(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF OSC1_Saw_Preset(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF OSC2_FM_Input(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF OSC2_FM_Input(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF OSC2_Square_Out_1(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF OSC2_Square_Out_1(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF OSC2_Tri_Out_1(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF OSC2_Tri_Out_1(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF OSC2_Pulse_Out_1(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF OSC2_Pulse_Out_1(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF OSC2_PW_In_1(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF OSC2_PW_In_1(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF OSC2_Saw_Out_Cap_1(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF OSC2_Saw_Out_Cap_1(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF OSC2_Tri_Cap_1(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF OSC2_Tri_Cap_1(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF OSC2_Saw_Reset_1(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF OSC2_Saw_Reset_1(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF OSC2_Saw_Out_1(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF OSC2_Saw_Out_1(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF OSC2_Hard_Sync_1(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF OSC2_Hard_Sync_1(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF OSC2_Soft_Sync_1(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF OSC2_Soft_Sync_1(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF OSC2_Saw_Preset_1(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF OSC2_Saw_Preset_1(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF OSC1_Coarse(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF OSC1_Coarse(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF OSC1_RANGE(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF OSC1_RANGE(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF OSC1_Fine(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF OSC1_Fine(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Pin_1(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF Pin_1(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF OSC1_LFO_SW(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF OSC1_LFO_SW(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF test_pin(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF test_pin(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF OSC1_Tri_Reset(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF OSC1_Tri_Reset(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF OSC1_Tri_Preset(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF OSC1_Tri_Preset(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:status_tc\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_2795 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_2795 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_4623 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_4623 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_2742 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF Net_2742 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_2810 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF Net_2810 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \OSC2_Freq_Timer_1:TimerUDB:status_tc\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \OSC2_Freq_Timer_1:TimerUDB:status_tc\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_2878 : LABEL IS "macrocell10";
    ATTRIBUTE Location OF Net_2878 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_2899 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_2899 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_2904 : LABEL IS "macrocell12";
    ATTRIBUTE Location OF Net_2904 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_2875 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_2875 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_191 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_191 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_4603 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_4603 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_4616 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF Net_4616 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_4617 : LABEL IS "macrocell19";
    ATTRIBUTE Location OF Net_4617 : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF \OSC1_IDAC8:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \USBMIDI_1:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBMIDI_1:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBMIDI_1:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \USBMIDI_1:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \USBMIDI_1:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBMIDI_1:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBMIDI_1:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBMIDI_1:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE Location OF \ADC_DelSig_1:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC_DelSig_1:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF \ADC_DelSig_1:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \OSC1_Triangle_Follower:ABuf\ : LABEL IS "F(OpAmp,0)";
    ATTRIBUTE Location OF \OSC1_Comp:ctComp\ : LABEL IS "F(Comparator,3)";
    ATTRIBUTE Location OF \OSC1_IDAC8_SAW:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE Location OF \OSC1_Saw_Follower:ABuf\ : LABEL IS "F(OpAmp,3)";
    ATTRIBUTE Location OF \Comp_1:ctComp\ : LABEL IS "F(Comparator,0)";
    ATTRIBUTE Location OF \Comp_2:ctComp\ : LABEL IS "F(Comparator,2)";
    ATTRIBUTE Location OF \OSC2_IDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,3)";
    ATTRIBUTE lib_model OF \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \OSC2_Triangle_Follower_1:ABuf\ : LABEL IS "F(OpAmp,1)";
    ATTRIBUTE Location OF \OSC2_Comp_1:ctComp\ : LABEL IS "F(Comparator,1)";
    ATTRIBUTE Location OF \OSC2_IDAC8_SAW_1:viDAC8\ : LABEL IS "F(VIDAC,1)";
    ATTRIBUTE Location OF \OSC2_Saw_Follower_1:ABuf\ : LABEL IS "F(OpAmp,2)";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:SAR:ADC_SAR\ : LABEL IS "F(SAR,1)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:TempBuf\ : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:TempBuf\ : LABEL IS "[DrqContainer=(0)][DrqId=(1)]";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:FinalBuf\ : LABEL IS "drqcell2";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:FinalBuf\ : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:Sync:genblk1[0]:INST\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF OSC1_SIGNCHANGE_PositiveISR : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF OSC1_SIGNCHANGE_NegativeISR : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:capture_last\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:capture_last\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_138 : LABEL IS "macrocell22";
    ATTRIBUTE Location OF Net_138 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \EdgeDetect_1:last\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \EdgeDetect_1:last\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_2805 : LABEL IS "macrocell24";
    ATTRIBUTE Location OF Net_2805 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PulseConvert_1:in_sample\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \PulseConvert_1:in_sample\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PulseConvert_1:out_sample\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \PulseConvert_1:out_sample\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_4622 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_4622 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \OSC2_Freq_Timer_1:TimerUDB:capture_last\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \OSC2_Freq_Timer_1:TimerUDB:capture_last\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_2884 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF Net_2884 : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF Net_191__SYNC_1 : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF Net_191__SYNC : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_2896 : LABEL IS "macrocell30";
    ATTRIBUTE Location OF Net_2896 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \PulseConvert_2:in_sample\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \PulseConvert_2:in_sample\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \PulseConvert_2:out_sample\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \PulseConvert_2:out_sample\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_2885 : LABEL IS "macrocell33";
    ATTRIBUTE Location OF Net_2885 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \EdgeDetect_3:last\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \EdgeDetect_3:last\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\ : LABEL IS "macrocell103";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\ : LABEL IS "macrocell104";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_4412 : LABEL IS "macrocell105";
    ATTRIBUTE Location OF Net_4412 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ : LABEL IS "macrocell106";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\ : LABEL IS "macrocell107";
    ATTRIBUTE Location OF \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_4614 : LABEL IS "macrocell108";
    ATTRIBUTE Location OF Net_4614 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PulseConvert_3:in_sample\ : LABEL IS "macrocell109";
    ATTRIBUTE Location OF \PulseConvert_3:in_sample\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PulseConvert_3:out_sample\ : LABEL IS "macrocell110";
    ATTRIBUTE Location OF \PulseConvert_3:out_sample\ : LABEL IS "U(2,2)";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_2 * !main_3) + (main_4 * !main_5) + (main_6 * !main_7) + (!main_8 * main_9) + (main_8 * !main_9) + (!main_10 * main_11) + (main_10 * !main_11)",
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \OSC1_ADC_SAR:ch_addr_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:ch_addr_4\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \OSC1_ADC_SAR:ch_addr_3\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \OSC1_ADC_SAR:ch_addr_2\,
            main_8 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_9 => \OSC1_ADC_SAR:ch_addr_1\,
            main_10 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\,
            main_11 => \OSC1_ADC_SAR:ch_addr_0\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_4557,
            dclk_0 => Net_4557_local,
            dclk_glb_1 => \ADC_DelSig_1:Net_93\,
            dclk_1 => \ADC_DelSig_1:Net_93_local\,
            dclk_glb_2 => Net_4556,
            dclk_2 => Net_4556_local,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\,
            aclk_0 => \ADC_DelSig_1:Net_488_local\,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\,
            dclk_glb_3 => \OSC1_ADC_SAR:clock\,
            dclk_3 => \OSC1_ADC_SAR:clock_local\,
            dclk_glb_4 => Net_2897,
            dclk_4 => Net_2897_local,
            dclk_glb_5 => Net_2732,
            dclk_5 => Net_2732_local,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\);

    OSC1_Square_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ddd894e7-3d1f-4920-83b7-a4c0b2521eff",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Square_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Square_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_Square_Out(0)__PA,
            oe => open,
            pin_input => Net_4622,
            pad_out => OSC1_Square_Out(0)_PAD,
            pad_in => OSC1_Square_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Soft_Sync:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "89e82d9e-8bbf-495b-954f-bcf42144900f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Soft_Sync(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Soft_Sync",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_Soft_Sync(0)__PA,
            oe => open,
            fb => Net_1538,
            pad_in => OSC1_Soft_Sync(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBMIDI_1:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0d776c25-0fda-4bff-af2b-9962432af301/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBMIDI_1:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBMIDI_1:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBMIDI_1:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBMIDI_1:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0d776c25-0fda-4bff-af2b-9962432af301/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBMIDI_1:Net_1010\,
            in_clock => open);

    \USBMIDI_1:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBMIDI_1:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBMIDI_1:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Tri_Out:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Tri_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Tri_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_Tri_Out(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_CV_IN:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "67b68159-239c-44cc-8b71-2c1090bba95b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_CV_IN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_CV_IN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_CV_IN(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_PW_In:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f6f92061-7dc8-4baf-af5b-d3975d869a5b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_PW_In(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_PW_In",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_PW_In(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Pulse_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2d396488-9256-4b1f-ab8f-8ef72428f39f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Pulse_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Pulse_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_Pulse_Out(0)__PA,
            oe => open,
            pin_input => Net_460,
            pad_out => OSC1_Pulse_Out(0)_PAD,
            pad_in => OSC1_Pulse_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Tri_Cap:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cce4421a-0098-4635-95d2-3de5ae23ecc5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Tri_Cap(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Tri_Cap",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_Tri_Cap(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Saw_Out_Cap:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2e04aa2d-9b00-41ea-b059-6e859d947641",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Saw_Out_Cap(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Saw_Out_Cap",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_Saw_Out_Cap(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Saw_Reset:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "12111f7e-f0a0-4c05-a065-9731da1fa997",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Saw_Reset(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Saw_Reset",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_Saw_Reset(0)__PA,
            oe => open,
            pin_input => Net_2742,
            pad_out => OSC1_Saw_Reset(0)_PAD,
            pad_in => OSC1_Saw_Reset(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Saw_Out:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Saw_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Saw_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_Saw_Out(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Hard_Sync:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Hard_Sync(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Hard_Sync",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_Hard_Sync(0)__PA,
            oe => open,
            fb => Net_2792,
            pad_in => OSC1_Hard_Sync(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_FM_Input:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "0",
            id => "3814abba-6d92-47e1-a213-13af2e342eb9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_FM_Input(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_FM_Input",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_FM_Input(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Saw_Preset:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ef88b424-82c1-4674-97f7-042b46402f7d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Saw_Preset(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Saw_Preset",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_Saw_Preset(0)__PA,
            oe => open,
            pin_input => Net_2810,
            pad_out => OSC1_Saw_Preset(0)_PAD,
            pad_in => OSC1_Saw_Preset(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC2_FM_Input:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "98b64ce9-21b0-494b-a6e2-81886f8e3056",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC2_FM_Input(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC2_FM_Input",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC2_FM_Input(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC2_Square_Out_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d6b60402-a70d-4fba-b31a-8f7921a1540d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC2_Square_Out_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC2_Square_Out_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC2_Square_Out_1(0)__PA,
            oe => open,
            pin_input => Net_2885,
            pad_out => OSC2_Square_Out_1(0)_PAD,
            pad_in => OSC2_Square_Out_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC2_Tri_Out_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "23c593c6-ef60-4aad-bb47-19a2514993d5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC2_Tri_Out_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC2_Tri_Out_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC2_Tri_Out_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC2_Pulse_Out_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7d2ca0bf-28b0-4823-a071-135003688d32",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC2_Pulse_Out_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC2_Pulse_Out_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC2_Pulse_Out_1(0)__PA,
            oe => open,
            pin_input => Net_2889,
            pad_out => OSC2_Pulse_Out_1(0)_PAD,
            pad_in => OSC2_Pulse_Out_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC2_PW_In_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "4943aa4e-a5a4-40d2-818e-6c71731b0e2a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC2_PW_In_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC2_PW_In_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC2_PW_In_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC2_Saw_Out_Cap_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "965b22ad-c7d3-4831-a5e9-cf3e437a11d1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC2_Saw_Out_Cap_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC2_Saw_Out_Cap_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC2_Saw_Out_Cap_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC2_Tri_Cap_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "86370006-68da-4c41-90cb-968fa7d980e3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC2_Tri_Cap_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC2_Tri_Cap_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC2_Tri_Cap_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC2_Saw_Reset_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0f1f954b-dd42-4a0b-a76e-cb1ad053277a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC2_Saw_Reset_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC2_Saw_Reset_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC2_Saw_Reset_1(0)__PA,
            oe => open,
            pin_input => Net_2899,
            pad_out => OSC2_Saw_Reset_1(0)_PAD,
            pad_in => OSC2_Saw_Reset_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC2_Saw_Out_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "c4bdcd6c-ebc1-430a-a798-746b60cd2fc9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC2_Saw_Out_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC2_Saw_Out_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC2_Saw_Out_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC2_Hard_Sync_1:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "3aa50fc8-8c4a-45d1-a2d7-df9222dd7405",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC2_Hard_Sync_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC2_Hard_Sync_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC2_Hard_Sync_1(0)__PA,
            oe => open,
            fb => Net_2902,
            pad_in => OSC2_Hard_Sync_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC2_Soft_Sync_1:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "738adc42-e843-419f-8724-ec486a31a3ed",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC2_Soft_Sync_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC2_Soft_Sync_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC2_Soft_Sync_1(0)__PA,
            oe => open,
            fb => Net_2882,
            pad_in => OSC2_Soft_Sync_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC2_Saw_Preset_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "56db4266-d7b8-4937-95db-a30243e69298",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC2_Saw_Preset_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC2_Saw_Preset_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC2_Saw_Preset_1(0)__PA,
            oe => open,
            pin_input => Net_2904,
            pad_out => OSC2_Saw_Preset_1(0)_PAD,
            pad_in => OSC2_Saw_Preset_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Coarse:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "8c39d67a-b716-4ba6-b4eb-f4350e315b24",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Coarse(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Coarse",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_Coarse(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_RANGE:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "6326fc3b-1792-44bb-8b78-cdb631eafd79",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_RANGE(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_RANGE",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_RANGE(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Fine:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "9112e17b-7250-42b0-bdd6-5482644388c7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Fine(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Fine",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_Fine(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f9cee7a4-108e-428d-bdee-5a9960aa27ea",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_1(0)__PA,
            oe => open,
            pin_input => OSC1_FM_Sign,
            pad_out => Pin_1(0)_PAD,
            pad_in => Pin_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_LFO_SW:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "03806295-2ab5-4785-8125-45acd3773959",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_LFO_SW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_LFO_SW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_LFO_SW(0)__PA,
            oe => open,
            fb => Net_4559,
            pad_in => OSC1_LFO_SW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    test_pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    test_pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "test_pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => test_pin(0)__PA,
            oe => open,
            pad_in => test_pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Tri_Reset:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "54f22883-7bb7-441d-b2e6-561da093864b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Tri_Reset(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Tri_Reset",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_Tri_Reset(0)__PA,
            oe => open,
            pin_input => Net_4616,
            pad_out => OSC1_Tri_Reset(0)_PAD,
            pad_in => OSC1_Tri_Reset(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Tri_Preset:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6a4d8e1f-3ae7-4024-b6b9-359e69c40666",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Tri_Preset(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Tri_Preset",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_Tri_Preset(0)__PA,
            oe => open,
            pin_input => Net_4617,
            pad_out => OSC1_Tri_Preset(0)_PAD,
            pad_in => OSC1_Tri_Preset(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
            main_0 => Net_1538,
            main_1 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            main_2 => \OSC1_Freq_Timer:TimerUDB:capture_last\);

    \OSC1_Freq_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_Freq_Timer:TimerUDB:status_tc\,
            main_0 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            main_1 => \OSC1_Freq_Timer:TimerUDB:per_zero\);

    Net_2795:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2795,
            main_0 => \EdgeDetect_1:last\,
            main_1 => Net_2792);

    Net_4623:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_4623,
            main_0 => Net_4622,
            main_1 => OSC1_FM_Sign);

    Net_2742:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2742,
            main_0 => OSC1_FM_Sign,
            main_1 => Net_2805);

    Net_2810:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2810,
            main_0 => OSC1_FM_Sign,
            main_1 => Net_2805);

    \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\,
            main_0 => \OSC2_Freq_Timer_1:TimerUDB:control_7\,
            main_1 => Net_2882,
            main_2 => \OSC2_Freq_Timer_1:TimerUDB:capture_last\);

    \OSC2_Freq_Timer_1:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \OSC2_Freq_Timer_1:TimerUDB:status_tc\,
            main_0 => \OSC2_Freq_Timer_1:TimerUDB:control_7\,
            main_1 => \OSC2_Freq_Timer_1:TimerUDB:per_zero\);

    Net_2878:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2878,
            main_0 => Net_2902,
            main_1 => \EdgeDetect_3:last\);

    Net_2899:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2899,
            main_0 => OSC2_FM_Sign,
            main_1 => Net_2896);

    Net_2904:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2904,
            main_0 => OSC2_FM_Sign,
            main_1 => Net_2896);

    Net_2875:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2875,
            main_0 => OSC2_FM_Sign,
            main_1 => Net_2885);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1) + (!main_2 * main_3) + (!main_4 * main_5) + (!main_6 * main_7) + (main_8)",
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \OSC1_ADC_SAR:ch_addr_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:ch_addr_4\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \OSC1_ADC_SAR:ch_addr_3\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \OSC1_ADC_SAR:ch_addr_2\,
            main_8 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\);

    \OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\,
            main_0 => Net_4411,
            main_1 => \OSC1_ADC_SAR:bSAR_SEQ:load_period\);

    Net_191:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_191,
            main_0 => Net_4559,
            main_1 => Net_4557_local,
            main_2 => Net_4556_local);

    Net_4603:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_4603,
            main_0 => OSC1_FM_Sign);

    Net_4616:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_4616,
            main_0 => OSC1_FM_Sign,
            main_1 => Net_4614);

    Net_4617:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_4617,
            main_0 => OSC1_FM_Sign,
            main_1 => Net_4614);

    \OSC1_IDAC8:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => Net_4623,
            ioff => open);

    \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            control_6 => \OSC1_Freq_Timer:TimerUDB:control_6\,
            control_5 => \OSC1_Freq_Timer:TimerUDB:control_5\,
            control_4 => \OSC1_Freq_Timer:TimerUDB:control_4\,
            control_3 => \OSC1_Freq_Timer:TimerUDB:control_3\,
            control_2 => \OSC1_Freq_Timer:TimerUDB:control_2\,
            control_1 => \OSC1_Freq_Timer:TimerUDB:control_1\,
            control_0 => \OSC1_Freq_Timer:TimerUDB:control_0\,
            clk_en => Net_191__SYNC_OUT_1,
            busclk => ClockBlock_BUS_CLK);

    \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '0')
        PORT MAP(
            reset => Net_2795,
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \OSC1_Freq_Timer:TimerUDB:status_3\,
            status_2 => \OSC1_Freq_Timer:TimerUDB:status_2\,
            status_1 => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
            status_0 => \OSC1_Freq_Timer:TimerUDB:status_tc\,
            clk_en => Net_191__SYNC_OUT);

    \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_2795,
            cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\,
            f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
            clk_en => Net_191__SYNC_OUT,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.ce0__sig\,
            cl0 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.cl0__sig\,
            z0 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.z0__sig\,
            ff0 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.ff0__sig\,
            ce1 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.ce1__sig\,
            cl1 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.cl1__sig\,
            z1 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.z1__sig\,
            ff1 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.ff1__sig\,
            co_msb => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.co_msb__sig\,
            sol_msb => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.sol_msb__sig\,
            cfbo => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.cfbo__sig\,
            sil => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.sor__sig\,
            cmsbi => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.cmsbo__sig\);

    \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_2795,
            cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\,
            f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_191__SYNC_OUT,
            ce0i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.ce0__sig\,
            cl0i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.cl0__sig\,
            z0i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.z0__sig\,
            ff0i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.ff0__sig\,
            ce1i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.ce1__sig\,
            cl1i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.cl1__sig\,
            z1i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.z1__sig\,
            ff1i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.ff1__sig\,
            ci => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.co_msb__sig\,
            sir => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.sol_msb__sig\,
            cfbi => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0.cfbo__sig\,
            sor => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.sor__sig\,
            cmsbo => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.cmsbo__sig\,
            ce0 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.ce0__sig\,
            cl0 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.cl0__sig\,
            z0 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.z0__sig\,
            ff0 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.ff0__sig\,
            ce1 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.ce1__sig\,
            cl1 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.cl1__sig\,
            z1 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.z1__sig\,
            ff1 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.ff1__sig\,
            co_msb => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\,
            sol_msb => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.sol_msb__sig\,
            cfbo => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.cfbo__sig\,
            sil => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.sor__sig\,
            cmsbi => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.cmsbo__sig\);

    \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_2795,
            cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\,
            f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_191__SYNC_OUT,
            ce0i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.ce0__sig\,
            cl0i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.cl0__sig\,
            z0i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.z0__sig\,
            ff0i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.ff0__sig\,
            ce1i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.ce1__sig\,
            cl1i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.cl1__sig\,
            z1i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.z1__sig\,
            ff1i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.ff1__sig\,
            ci => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\,
            sir => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.sol_msb__sig\,
            cfbi => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1.cfbo__sig\,
            sor => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.sor__sig\,
            cmsbo => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.cmsbo__sig\,
            ce0 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.ce0__sig\,
            cl0 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.cl0__sig\,
            z0 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.z0__sig\,
            ff0 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.ff0__sig\,
            ce1 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.ce1__sig\,
            cl1 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.cl1__sig\,
            z1 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.z1__sig\,
            ff1 => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.ff1__sig\,
            co_msb => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\,
            sol_msb => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.sol_msb__sig\,
            cfbo => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.cfbo__sig\,
            sil => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3.sor__sig\,
            cmsbi => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3.cmsbo__sig\);

    \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_2795,
            cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\,
            f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \OSC1_Freq_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \OSC1_Freq_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \OSC1_Freq_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_191__SYNC_OUT,
            ce0i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.ce0__sig\,
            cl0i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.cl0__sig\,
            z0i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.z0__sig\,
            ff0i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.ff0__sig\,
            ce1i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.ce1__sig\,
            cl1i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.cl1__sig\,
            z1i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.z1__sig\,
            ff1i => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.ff1__sig\,
            ci => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\,
            sir => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.sol_msb__sig\,
            cfbi => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2.cfbo__sig\,
            sor => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3.sor__sig\,
            cmsbo => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3.cmsbo__sig\);

    \USBMIDI_1:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBMIDI_1:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_4547,
            arb_int => \USBMIDI_1:Net_1889\,
            usb_int => \USBMIDI_1:Net_1876\,
            ept_int_8 => \USBMIDI_1:ep_int_8\,
            ept_int_7 => \USBMIDI_1:ep_int_7\,
            ept_int_6 => \USBMIDI_1:ep_int_6\,
            ept_int_5 => \USBMIDI_1:ep_int_5\,
            ept_int_4 => \USBMIDI_1:ep_int_4\,
            ept_int_3 => \USBMIDI_1:ep_int_3\,
            ept_int_2 => \USBMIDI_1:ep_int_2\,
            ept_int_1 => \USBMIDI_1:ep_int_1\,
            ept_int_0 => \USBMIDI_1:ep_int_0\,
            ord_int => \USBMIDI_1:Net_95\,
            dma_req_7 => \USBMIDI_1:dma_request_7\,
            dma_req_6 => \USBMIDI_1:dma_request_6\,
            dma_req_5 => \USBMIDI_1:dma_request_5\,
            dma_req_4 => \USBMIDI_1:dma_request_4\,
            dma_req_3 => \USBMIDI_1:dma_request_3\,
            dma_req_2 => \USBMIDI_1:dma_request_2\,
            dma_req_1 => \USBMIDI_1:dma_request_1\,
            dma_req_0 => \USBMIDI_1:dma_request_0\,
            dma_termin => \USBMIDI_1:dma_terminate\);

    \USBMIDI_1:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBMIDI_1:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBMIDI_1:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBMIDI_1:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBMIDI_1:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBMIDI_1:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_4547,
            clock => ClockBlock_BUS_CLK);

    \ADC_DelSig_1:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 16)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            reset_udb => open,
            reset_dec => \ADC_DelSig_1:mod_reset\,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\,
            dec_clock => \ADC_DelSig_1:aclock\,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\);

    \ADC_DelSig_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1270,
            clock => ClockBlock_BUS_CLK);

    \ADC_DelSig_1:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC_DelSig_1:aclock\,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC_DelSig_1:mod_reset\,
            interrupt => Net_1270);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \OSC1_Triangle_Follower:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \OSC1_Comp:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => Net_460);

    \OSC1_IDAC8_SAW:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => OSC1_FM_Sign,
            ioff => open);

    \OSC1_Saw_Follower:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \Comp_1:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => OSC1_FM_Sign);

    \Comp_2:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => OSC2_FM_Sign);

    \OSC2_IDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => Net_2875,
            ioff => open);

    \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \OSC2_Freq_Timer_1:TimerUDB:control_7\,
            control_6 => \OSC2_Freq_Timer_1:TimerUDB:control_6\,
            control_5 => \OSC2_Freq_Timer_1:TimerUDB:control_5\,
            control_4 => \OSC2_Freq_Timer_1:TimerUDB:control_4\,
            control_3 => \OSC2_Freq_Timer_1:TimerUDB:control_3\,
            control_2 => \OSC2_Freq_Timer_1:TimerUDB:control_2\,
            control_1 => \OSC2_Freq_Timer_1:TimerUDB:control_1\,
            control_0 => \OSC2_Freq_Timer_1:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_2878,
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \OSC2_Freq_Timer_1:TimerUDB:status_3\,
            status_2 => \OSC2_Freq_Timer_1:TimerUDB:status_2\,
            status_1 => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\,
            status_0 => \OSC2_Freq_Timer_1:TimerUDB:status_tc\);

    \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_2878,
            cs_addr_1 => \OSC2_Freq_Timer_1:TimerUDB:control_7\,
            cs_addr_0 => \OSC2_Freq_Timer_1:TimerUDB:per_zero\,
            f0_load => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.ce0__sig\,
            cl0 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.cl0__sig\,
            z0 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.z0__sig\,
            ff0 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.ff0__sig\,
            ce1 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.ce1__sig\,
            cl1 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.cl1__sig\,
            z1 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.z1__sig\,
            ff1 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.ff1__sig\,
            co_msb => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.co_msb__sig\,
            sol_msb => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.sol_msb__sig\,
            cfbo => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.cfbo__sig\,
            sil => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.sor__sig\,
            cmsbi => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.cmsbo__sig\);

    \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_2878,
            cs_addr_1 => \OSC2_Freq_Timer_1:TimerUDB:control_7\,
            cs_addr_0 => \OSC2_Freq_Timer_1:TimerUDB:per_zero\,
            f0_load => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.ce0__sig\,
            cl0i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.cl0__sig\,
            z0i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.z0__sig\,
            ff0i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.ff0__sig\,
            ce1i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.ce1__sig\,
            cl1i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.cl1__sig\,
            z1i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.z1__sig\,
            ff1i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.ff1__sig\,
            ci => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.co_msb__sig\,
            sir => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.sol_msb__sig\,
            cfbi => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0.cfbo__sig\,
            sor => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.sor__sig\,
            cmsbo => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.cmsbo__sig\,
            ce0 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.ce0__sig\,
            cl0 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.cl0__sig\,
            z0 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.z0__sig\,
            ff0 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.ff0__sig\,
            ce1 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.ce1__sig\,
            cl1 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.cl1__sig\,
            z1 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.z1__sig\,
            ff1 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.ff1__sig\,
            co_msb => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.co_msb__sig\,
            sol_msb => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.sol_msb__sig\,
            cfbo => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.cfbo__sig\,
            sil => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.sor__sig\,
            cmsbi => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.cmsbo__sig\);

    \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_2878,
            cs_addr_1 => \OSC2_Freq_Timer_1:TimerUDB:control_7\,
            cs_addr_0 => \OSC2_Freq_Timer_1:TimerUDB:per_zero\,
            f0_load => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.ce0__sig\,
            cl0i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.cl0__sig\,
            z0i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.z0__sig\,
            ff0i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.ff0__sig\,
            ce1i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.ce1__sig\,
            cl1i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.cl1__sig\,
            z1i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.z1__sig\,
            ff1i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.ff1__sig\,
            ci => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.co_msb__sig\,
            sir => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.sol_msb__sig\,
            cfbi => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1.cfbo__sig\,
            sor => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.sor__sig\,
            cmsbo => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.cmsbo__sig\,
            ce0 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.ce0__sig\,
            cl0 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.cl0__sig\,
            z0 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.z0__sig\,
            ff0 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.ff0__sig\,
            ce1 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.ce1__sig\,
            cl1 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.cl1__sig\,
            z1 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.z1__sig\,
            ff1 => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.ff1__sig\,
            co_msb => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.co_msb__sig\,
            sol_msb => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.sol_msb__sig\,
            cfbo => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.cfbo__sig\,
            sil => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3.sor__sig\,
            cmsbi => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3.cmsbo__sig\);

    \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_2878,
            cs_addr_1 => \OSC2_Freq_Timer_1:TimerUDB:control_7\,
            cs_addr_0 => \OSC2_Freq_Timer_1:TimerUDB:per_zero\,
            f0_load => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\,
            z0_comb => \OSC2_Freq_Timer_1:TimerUDB:per_zero\,
            f0_bus_stat_comb => \OSC2_Freq_Timer_1:TimerUDB:status_3\,
            f0_blk_stat_comb => \OSC2_Freq_Timer_1:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.ce0__sig\,
            cl0i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.cl0__sig\,
            z0i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.z0__sig\,
            ff0i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.ff0__sig\,
            ce1i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.ce1__sig\,
            cl1i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.cl1__sig\,
            z1i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.z1__sig\,
            ff1i => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.ff1__sig\,
            ci => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.co_msb__sig\,
            sir => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.sol_msb__sig\,
            cfbi => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2.cfbo__sig\,
            sor => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3.sor__sig\,
            cmsbo => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3.cmsbo__sig\);

    \OSC2_Triangle_Follower_1:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \OSC2_Comp_1:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => Net_2889);

    \OSC2_IDAC8_SAW_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => OSC2_FM_Sign,
            ioff => open);

    \OSC2_Saw_Follower_1:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \OSC1_ADC_SAR:SAR:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \OSC1_ADC_SAR:clock_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \OSC1_ADC_SAR:SAR:Net_252\,
            next => Net_4411,
            data_out_udb_11 => \OSC1_ADC_SAR:SAR:Net_207_11\,
            data_out_udb_10 => \OSC1_ADC_SAR:SAR:Net_207_10\,
            data_out_udb_9 => \OSC1_ADC_SAR:SAR:Net_207_9\,
            data_out_udb_8 => \OSC1_ADC_SAR:SAR:Net_207_8\,
            data_out_udb_7 => \OSC1_ADC_SAR:SAR:Net_207_7\,
            data_out_udb_6 => \OSC1_ADC_SAR:SAR:Net_207_6\,
            data_out_udb_5 => \OSC1_ADC_SAR:SAR:Net_207_5\,
            data_out_udb_4 => \OSC1_ADC_SAR:SAR:Net_207_4\,
            data_out_udb_3 => \OSC1_ADC_SAR:SAR:Net_207_3\,
            data_out_udb_2 => \OSC1_ADC_SAR:SAR:Net_207_2\,
            data_out_udb_1 => \OSC1_ADC_SAR:SAR:Net_207_1\,
            data_out_udb_0 => \OSC1_ADC_SAR:SAR:Net_207_0\,
            eof_udb => \OSC1_ADC_SAR:Net_3830\);

    \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000111",
            cy_ctrl_mode_1 => "00000110",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \OSC1_ADC_SAR:clock\,
            control_7 => \OSC1_ADC_SAR:bSAR_SEQ:control_7\,
            control_6 => \OSC1_ADC_SAR:bSAR_SEQ:control_6\,
            control_5 => \OSC1_ADC_SAR:bSAR_SEQ:control_5\,
            control_4 => \OSC1_ADC_SAR:bSAR_SEQ:control_4\,
            control_3 => \OSC1_ADC_SAR:bSAR_SEQ:control_3\,
            control_2 => \OSC1_ADC_SAR:bSAR_SEQ:control_2\,
            control_1 => \OSC1_ADC_SAR:bSAR_SEQ:load_period\,
            control_0 => \OSC1_ADC_SAR:bSAR_SEQ:enable\,
            busclk => ClockBlock_BUS_CLK);

    \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0000011",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \OSC1_ADC_SAR:clock\,
            load => \OSC1_ADC_SAR:bSAR_SEQ:load_period\,
            enable => \OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\,
            count_6 => \OSC1_ADC_SAR:bSAR_SEQ:count_6\,
            count_5 => \OSC1_ADC_SAR:ch_addr_5\,
            count_4 => \OSC1_ADC_SAR:ch_addr_4\,
            count_3 => \OSC1_ADC_SAR:ch_addr_3\,
            count_2 => \OSC1_ADC_SAR:ch_addr_2\,
            count_1 => \OSC1_ADC_SAR:ch_addr_1\,
            count_0 => \OSC1_ADC_SAR:ch_addr_0\,
            tc => \OSC1_ADC_SAR:bSAR_SEQ:cnt_tc\,
            clk_en => \OSC1_ADC_SAR:bSAR_SEQ:enable\);

    \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000001",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \OSC1_ADC_SAR:clock\,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_4412,
            clk_en => \OSC1_ADC_SAR:bSAR_SEQ:enable\);

    \OSC1_ADC_SAR:TempBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \OSC1_ADC_SAR:Net_3830\,
            termin => '0',
            termout => \OSC1_ADC_SAR:Net_3698\,
            clock => ClockBlock_BUS_CLK);

    \OSC1_ADC_SAR:FinalBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \OSC1_ADC_SAR:Net_3698\,
            termin => '0',
            termout => \OSC1_ADC_SAR:nrq\,
            clock => ClockBlock_BUS_CLK);

    \OSC1_ADC_SAR:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_4412,
            clock => ClockBlock_BUS_CLK);

    \OSC1_ADC_SAR:Sync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => \OSC1_ADC_SAR:nrq\,
            out => \OSC1_ADC_SAR:Net_3935\);

    OSC1_SIGNCHANGE_PositiveISR:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => OSC1_FM_Sign,
            clock => ClockBlock_BUS_CLK);

    OSC1_SIGNCHANGE_NegativeISR:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_4603,
            clock => ClockBlock_BUS_CLK);

    \OSC1_Freq_Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \OSC1_Freq_Timer:TimerUDB:capture_last\,
            clk_en => Net_191__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1538);

    Net_138:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_138,
            clk_en => Net_191__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            main_1 => \OSC1_Freq_Timer:TimerUDB:per_zero\);

    \EdgeDetect_1:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_1:last\,
            clk_en => open,
            clock_0 => Net_191,
            main_0 => Net_2792);

    Net_2805:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (!main_2 * main_3 * !main_5) + (main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2805,
            clock_0 => Net_2732,
            main_0 => Net_4622,
            main_1 => Net_138,
            main_2 => \EdgeDetect_1:last\,
            main_3 => Net_2792,
            main_4 => \PulseConvert_1:in_sample\,
            main_5 => \PulseConvert_1:out_sample\);

    \PulseConvert_1:in_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (!main_2 * main_3) + (main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseConvert_1:in_sample\,
            clk_en => open,
            clock_0 => Net_191,
            main_0 => Net_4622,
            main_1 => Net_138,
            main_2 => \EdgeDetect_1:last\,
            main_3 => Net_2792,
            main_4 => \PulseConvert_1:in_sample\,
            main_5 => \PulseConvert_1:out_sample\);

    \PulseConvert_1:out_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (!main_2 * main_3) + (!main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseConvert_1:out_sample\,
            clock_0 => Net_2732,
            main_0 => Net_4622,
            main_1 => Net_138,
            main_2 => \EdgeDetect_1:last\,
            main_3 => Net_2792,
            main_4 => Net_2805,
            main_5 => \PulseConvert_1:in_sample\,
            main_6 => \PulseConvert_1:out_sample\);

    Net_4622:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => Net_4622,
            clk_en => open,
            clock_0 => Net_191,
            ar_0 => Net_2795,
            main_0 => Net_138);

    \OSC2_Freq_Timer_1:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC2_Freq_Timer_1:TimerUDB:capture_last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_2882);

    Net_2884:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2884,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \OSC2_Freq_Timer_1:TimerUDB:control_7\,
            main_1 => \OSC2_Freq_Timer_1:TimerUDB:per_zero\);

    Net_191__SYNC_1:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_191,
            out => Net_191__SYNC_OUT_1,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    Net_191__SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_191,
            out => Net_191__SYNC_OUT,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    Net_2896:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_3) + (main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2896,
            clock_0 => Net_2897,
            main_0 => Net_2884,
            main_1 => Net_2885,
            main_2 => \PulseConvert_2:in_sample\,
            main_3 => \PulseConvert_2:out_sample\);

    \PulseConvert_2:in_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseConvert_2:in_sample\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_2884,
            main_1 => Net_2885,
            main_2 => \PulseConvert_2:in_sample\,
            main_3 => \PulseConvert_2:out_sample\);

    \PulseConvert_2:out_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (!main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseConvert_2:out_sample\,
            clock_0 => Net_2897,
            main_0 => Net_2884,
            main_1 => Net_2885,
            main_2 => Net_2896,
            main_3 => \PulseConvert_2:in_sample\,
            main_4 => \PulseConvert_2:out_sample\);

    Net_2885:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => Net_2885,
            clock_0 => ClockBlock_BUS_CLK,
            ar_0 => Net_2878,
            main_0 => Net_2884);

    \EdgeDetect_3:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_3:last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_2902);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:ch_addr_5\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:ch_addr_4\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:ch_addr_3\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:ch_addr_2\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:ch_addr_1\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:ch_addr_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    Net_4412:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => Net_4412,
            clk_en => \OSC1_ADC_SAR:bSAR_SEQ:enable\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\);

    \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \OSC1_ADC_SAR:Net_3935\,
            main_2 => Net_4412);

    \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\,
            clk_en => \OSC1_ADC_SAR:bSAR_SEQ:enable\,
            clock_0 => \OSC1_ADC_SAR:clock\,
            main_0 => \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\);

    Net_4614:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_3) + (main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4614,
            clock_0 => Net_2732,
            main_0 => \EdgeDetect_1:last\,
            main_1 => Net_2792,
            main_2 => \PulseConvert_3:in_sample\,
            main_3 => \PulseConvert_3:out_sample\);

    \PulseConvert_3:in_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseConvert_3:in_sample\,
            clk_en => open,
            clock_0 => Net_191,
            main_0 => \EdgeDetect_1:last\,
            main_1 => Net_2792,
            main_2 => \PulseConvert_3:in_sample\,
            main_3 => \PulseConvert_3:out_sample\);

    \PulseConvert_3:out_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseConvert_3:out_sample\,
            clock_0 => Net_2732,
            main_0 => \EdgeDetect_1:last\,
            main_1 => Net_2792,
            main_2 => Net_4614,
            main_3 => \PulseConvert_3:in_sample\,
            main_4 => \PulseConvert_3:out_sample\);

END __DEFAULT__;
