library ieee;
use ieee_std_logic_1164.all;

entity divisor is 
	port(
		a, b: IN STD_LOGIC;
		c: OUT STD_LOGIC
	)
end divisor;

architecture of divisor is
begin
	c <= a AND b;
end architecture;
	