# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project lab2_testing
# Compile of lab2_testbench.sv failed with 1 errors.
# Compile of leds_testbench.sv was successful.
# Compile of mux2_testbench.sv was successful.
# Compile of seg_disp_testbench.sv was successful.
# Compile of demux2_1.sv was successful.
# Compile of leds_lab2.sv was successful.
# Compile of mux2.sv was successful.
# Compile of seg_disp.sv was successful.
# 8 compiles, 1 failed with 1 error.
vsim -gui work.mux2_testbench -voptargs=+acc
# vsim -gui work.mux2_testbench -voptargs="+acc" 
# Start time: 16:20:42 on Sep 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.mux2_testbench(fast)
# Loading work.mux2(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'd0'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/radiant_project/lab2_wc/source/impl_1/mux2.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mux2_testbench/dut File: C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/mux2_testbench.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 's'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/radiant_project/lab2_wc/source/impl_1/mux2.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mux2_testbench/dut File: C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/mux2_testbench.sv Line: 14
add wave -position insertpoint  \
sim:/mux2_testbench/select \
sim:/mux2_testbench/switch1 \
sim:/mux2_testbench/switch2 \
sim:/mux2_testbench/switch_out \
sim:/mux2_testbench/switch_expected
run 300
# error! inputs = 1, 0000, 0000
# outputs = 0001 (0000 expected)
# error! inputs = 1, 1010, 0101
# outputs = 1010 (0101 expected)
#          4 tests completed with          2 errors
# ** Note: $stop    : C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/mux2_testbench.sv(48)
#    Time: 55 ns  Iteration: 1  Instance: /mux2_testbench
# Break in Module mux2_testbench at C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/mux2_testbench.sv line 48
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.mux2_testbench(fast)
# Loading work.mux2(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'd0'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/radiant_project/lab2_wc/source/impl_1/mux2.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mux2_testbench/dut File: C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/mux2_testbench.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 's'. The port definition is at: C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/radiant_project/lab2_wc/source/impl_1/mux2.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mux2_testbench/dut File: C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/mux2_testbench.sv Line: 14
run 400
# error! inputs = 1, 0000, 0000
# outputs = 0001 (0000 expected)
# error! inputs = 0, 1010, 0101
# outputs = 1010 (0101 expected)
#          4 tests completed with          2 errors
# ** Note: $stop    : C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/mux2_testbench.sv(48)
#    Time: 55 ns  Iteration: 1  Instance: /mux2_testbench
# Break in Module mux2_testbench at C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/mux2_testbench.sv line 48
# Compile of mux2_testbench.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.mux2_testbench(fast)
# Loading work.mux2(fast)
run 1000
# error! inputs = 1010, 0101, 0
# outputs = 1010 (0101 expected)
# error! inputs = 1010, 0101, 1
# outputs = 0101 (1010 expected)
#          4 tests completed with          2 errors
# ** Note: $stop    : C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/mux2_testbench.sv(49)
#    Time: 55 ns  Iteration: 1  Instance: /mux2_testbench
# Break in Module mux2_testbench at C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/mux2_testbench.sv line 49
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.mux2_testbench(fast)
# Loading work.mux2(fast)
run 100
# error! inputs = 1010, 0101, 0
# outputs = 1010 (0101 expected)
# error! inputs = 1010, 0101, 1
# outputs = 0101 (1010 expected)
#          4 tests completed with          2 errors
# ** Note: $stop    : C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/mux2_testbench.sv(49)
#    Time: 55 ns  Iteration: 1  Instance: /mux2_testbench
# Break in Module mux2_testbench at C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/mux2_testbench.sv line 49
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.mux2_testbench(fast)
# Loading work.mux2(fast)
run 100
#          4 tests completed with          0 errors
# ** Note: $stop    : C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/mux2_testbench.sv(49)
#    Time: 55 ns  Iteration: 1  Instance: /mux2_testbench
# Break in Module mux2_testbench at C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/mux2_testbench.sv line 49
# Compile of demux_testbench.sv failed with 2 errors.
# Compile of demux_testbench.sv was successful.
quit -sim
# End time: 16:45:04 on Sep 08,2025, Elapsed time: 0:24:22
# Errors: 0, Warnings: 5
vsim -gui -voptargs=+acc work.demux2_1
# vsim -gui -voptargs="+acc" work.demux2_1 
# Start time: 16:45:17 on Sep 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.demux2_1(fast)
quit -sim
# End time: 16:46:09 on Sep 08,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 2
# Load canceled
vlog -work C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/work -refresh -force_refresh
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:46:41 on Sep 08,2025
# vlog -reportprogress 300 -work C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/work -refresh -force_refresh 
# -- Refreshing module demux2_1
# -- Refreshing module leds_lab2
# -- Refreshing module leds_testbench
# -- Refreshing module mux2
# -- Refreshing module mux2_testbench
# -- Refreshing module seg_disp
# -- Refreshing module seg_disp_testbench
# End time: 16:46:41 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/work -refresh -force_refresh
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:46:41 on Sep 08,2025
# vcom -reportprogress 300 -work C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim/work -refresh -force_refresh 
# -- Skipping module demux2_1
# -- Skipping module leds_lab2
# -- Skipping module leds_testbench
# -- Skipping module mux2
# -- Skipping module mux2_testbench
# -- Skipping module seg_disp
# -- Skipping module seg_disp_testbench
# End time: 16:46:41 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
