Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Reading design: RACIMOStorm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RACIMOStorm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RACIMOStorm"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : RACIMOStorm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/SCL.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <arch> of entity <debounce>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Retenedor_Lectura.vhd" into library work
Parsing entity <Retenedor_Lectura>.
Parsing architecture <Behavioral> of entity <retenedor_lectura>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Retenedor_Borrado.vhd" into library work
Parsing entity <Retenedor_Borrado>.
Parsing architecture <Behavioral> of entity <retenedor_borrado>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/PWM.vhd" into library work
Parsing entity <PWM>.
Parsing architecture <Behavioral> of entity <pwm>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Maquina_Estados.vhd" into library work
Parsing entity <Maquina_Estados>.
Parsing architecture <Behavioral> of entity <maquina_estados>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/MaquinaEstados_Escritura.vhd" into library work
Parsing entity <MaquinaEstados_Escritura>.
Parsing architecture <Behavioral> of entity <maquinaestados_escritura>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/MaquinaEstados_Borrado.vhd" into library work
Parsing entity <MaquinaEstados_Borrado>.
Parsing architecture <Behavioral> of entity <maquinaestados_borrado>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/I2C_slave.vhd" into library work
Parsing entity <I2C_slave>.
Parsing architecture <arch> of entity <i2c_slave>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Div_Fre_Var.vhd" into library work
Parsing entity <Div_Fre_Var>.
Parsing architecture <Behavioral> of entity <div_fre_var>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/div_frec_lectura.vhd" into library work
Parsing entity <div_frec_lectura>.
Parsing architecture <Behavioral> of entity <div_frec_lectura>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Contador_Lectura.vhd" into library work
Parsing entity <Contador_Lectura>.
Parsing architecture <Behavioral> of entity <contador_lectura>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Contador_Dir_Esc.vhd" into library work
Parsing entity <Contador_Dir_Esc>.
Parsing architecture <Behavioral> of entity <contador_dir_esc>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Contador_Dir_Bor.vhd" into library work
Parsing entity <Contador_Dir_Bor>.
Parsing architecture <Behavioral> of entity <contador_dir_bor>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/SM_CTRL.vhd" into library work
Parsing entity <SM_CTRL>.
Parsing architecture <Behavioral> of entity <sm_ctrl>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/PWM_SIGNAL.vhd" into library work
Parsing entity <ADC>.
Parsing architecture <Behavioral> of entity <adc>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Modulo_Lectura.vhd" into library work
Parsing entity <Modulo_Lectura>.
Parsing architecture <Behavioral> of entity <modulo_lectura>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Modulo_Escritura.vhd" into library work
Parsing entity <Modulo_Escritura>.
Parsing architecture <Behavioral> of entity <modulo_escritura>.
WARNING:HDLCompiler:946 - "/home/pedro/Documents/ISE/RACIMOStorm/Modulo_Escritura.vhd" Line 92: Actual for formal port en_cnt_dir is neither a static name nor a globally static expression
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Modulo_Borrado.vhd" into library work
Parsing entity <Modulo_Borrado>.
Parsing architecture <Behavioral> of entity <modulo_borrado>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/DIV_FREQ.vhd" into library work
Parsing entity <DIV_FREQ>.
Parsing architecture <Behavioral> of entity <div_freq>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/RACIMOStorm.vhd" into library work
Parsing entity <RACIMOStorm>.
Parsing architecture <Behavioral> of entity <racimostorm>.
WARNING:HDLCompiler:946 - "/home/pedro/Documents/ISE/RACIMOStorm/RACIMOStorm.vhd" Line 155: Actual for formal port rst_sm_ctrl is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <RACIMOStorm> (architecture <Behavioral>) from library <work>.

Elaborating entity <SM_CTRL> (architecture <Behavioral>) from library <work>.

Elaborating entity <Modulo_Escritura> (architecture <Behavioral>) from library <work>.

Elaborating entity <MaquinaEstados_Escritura> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/RACIMOStorm/MaquinaEstados_Escritura.vhd" Line 95. Case statement is complete. others clause is never selected

Elaborating entity <Contador_Dir_Esc> (architecture <Behavioral>) from library <work>.

Elaborating entity <Retenedor_Lectura> (architecture <Behavioral>) from library <work>.

Elaborating entity <Modulo_Borrado> (architecture <Behavioral>) from library <work>.

Elaborating entity <MaquinaEstados_Borrado> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/RACIMOStorm/MaquinaEstados_Borrado.vhd" Line 98. Case statement is complete. others clause is never selected

Elaborating entity <Retenedor_Borrado> (architecture <Behavioral>) from library <work>.

Elaborating entity <Contador_Dir_Bor> (architecture <Behavioral>) from library <work>.

Elaborating entity <Modulo_Lectura> (architecture <Behavioral>) from library <work>.

Elaborating entity <Maquina_Estados> (architecture <Behavioral>) from library <work>.

Elaborating entity <Contador_Lectura> (architecture <Behavioral>) from library <work>.

Elaborating entity <div_frec_lectura> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2C_slave> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/pedro/Documents/ISE/RACIMOStorm/I2C_slave.vhd" Line 64: Using initial value '0' for scl_wen_reg since it is never assigned
WARNING:HDLCompiler:871 - "/home/pedro/Documents/ISE/RACIMOStorm/I2C_slave.vhd" Line 65: Using initial value '0' for scl_o_reg since it is never assigned

Elaborating entity <debounce> (architecture <arch>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/RACIMOStorm/I2C_slave.vhd" Line 264. Case statement is complete. others clause is never selected

Elaborating entity <DIV_FREQ> (architecture <Behavioral>) from library <work>.

Elaborating entity <ADC> (architecture <Behavioral>) from library <work>.

Elaborating entity <Div_Fre_Var> (architecture <Behavioral>) from library <work>.

Elaborating entity <PWM> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RACIMOStorm>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/RACIMOStorm.vhd".
INFO:Xst:3210 - "/home/pedro/Documents/ISE/RACIMOStorm/RACIMOStorm.vhd" line 147: Output port <reset> of the instance <Inst_SM_CTRL> is unconnected or connected to loadless signal.
    Found 12-bit 4-to-1 multiplexer for signal <BUS_DQ_BIDIR> created at line 236.
    Found 20-bit 4-to-1 multiplexer for signal <A> created at line 242.
    Found 1-bit 4-to-1 multiplexer for signal <CE> created at line 248.
    Found 1-bit 4-to-1 multiplexer for signal <OE> created at line 254.
    Found 1-bit 4-to-1 multiplexer for signal <WE> created at line 260.
    Found 8-bit 4-to-1 multiplexer for signal <LED> created at line 266.
    Found 1-bit tristate buffer for signal <DQ_BIDIR<11>> created at line 144
    Found 1-bit tristate buffer for signal <DQ_BIDIR<10>> created at line 144
    Found 1-bit tristate buffer for signal <DQ_BIDIR<9>> created at line 144
    Found 1-bit tristate buffer for signal <DQ_BIDIR<8>> created at line 144
    Found 1-bit tristate buffer for signal <DQ_BIDIR<7>> created at line 144
    Found 1-bit tristate buffer for signal <DQ_BIDIR<6>> created at line 144
    Found 1-bit tristate buffer for signal <DQ_BIDIR<5>> created at line 144
    Found 1-bit tristate buffer for signal <DQ_BIDIR<4>> created at line 144
    Found 1-bit tristate buffer for signal <DQ_BIDIR<3>> created at line 144
    Found 1-bit tristate buffer for signal <DQ_BIDIR<2>> created at line 144
    Found 1-bit tristate buffer for signal <DQ_BIDIR<1>> created at line 144
    Found 1-bit tristate buffer for signal <DQ_BIDIR<0>> created at line 144
    Summary:
	inferred   6 Multiplexer(s).
	inferred  12 Tristate(s).
Unit <RACIMOStorm> synthesized.

Synthesizing Unit <SM_CTRL>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/SM_CTRL.vhd".
    Found 4-bit register for signal <q_bus>.
INFO:Xst:1799 - State sin_adc is never reached in FSM <q_bus>.
    Found finite state machine <FSM_0> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 41                                             |
    | Inputs             | 8                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_sm_ctrl (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <SM_CTRL> synthesized.

Synthesizing Unit <Modulo_Escritura>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/Modulo_Escritura.vhd".
    Summary:
	no macro.
Unit <Modulo_Escritura> synthesized.

Synthesizing Unit <MaquinaEstados_Escritura>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/MaquinaEstados_Escritura.vhd".
    Found 4-bit register for signal <q_bus>.
    Found finite state machine <FSM_1> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 23                                             |
    | Inputs             | 4                                              |
    | Outputs            | 39                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MaquinaEstados_Escritura> synthesized.

Synthesizing Unit <Contador_Dir_Esc>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/Contador_Dir_Esc.vhd".
    Found 20-bit register for signal <q_bus>.
    Found 20-bit adder for signal <q_bus[19]_GND_23_o_add_5_OUT> created at line 44.
    Found 20-bit comparator greater for signal <bus_sel_INV_23_o> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Contador_Dir_Esc> synthesized.

Synthesizing Unit <Retenedor_Lectura>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/Retenedor_Lectura.vhd".
    Found 10-bit register for signal <q_bus>.
    Found 10-bit adder for signal <q_bus[9]_GND_24_o_add_5_OUT> created at line 42.
    Found 10-bit comparator lessequal for signal <bus_sel_INV_24_o> created at line 39
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Retenedor_Lectura> synthesized.

Synthesizing Unit <Modulo_Borrado>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/Modulo_Borrado.vhd".
    Summary:
	no macro.
Unit <Modulo_Borrado> synthesized.

Synthesizing Unit <MaquinaEstados_Borrado>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/MaquinaEstados_Borrado.vhd".
    Found 4-bit register for signal <q_bus>.
    Found finite state machine <FSM_2> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 28                                             |
    | Inputs             | 3                                              |
    | Outputs            | 38                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MaquinaEstados_Borrado> synthesized.

Synthesizing Unit <Retenedor_Borrado>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/Retenedor_Borrado.vhd".
    Found 10-bit register for signal <q_bus>.
    Found 10-bit adder for signal <q_bus[9]_GND_29_o_add_5_OUT> created at line 44.
    Found 10-bit comparator lessequal for signal <bus_sel_INV_26_o> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Retenedor_Borrado> synthesized.

Synthesizing Unit <Contador_Dir_Bor>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/Contador_Dir_Bor.vhd".
    Found 6-bit register for signal <q_bus>.
    Found 6-bit adder for signal <q_bus[5]_GND_31_o_add_5_OUT> created at line 46.
    Found 6-bit comparator greater for signal <bus_sel_INV_27_o> created at line 43
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Contador_Dir_Bor> synthesized.

Synthesizing Unit <Modulo_Lectura>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/Modulo_Lectura.vhd".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/pedro/Documents/ISE/RACIMOStorm/Modulo_Lectura.vhd" line 132: Output port <read_req> of the instance <i2cSlave> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <data_to_master>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Modulo_Lectura> synthesized.

Synthesizing Unit <Maquina_Estados>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/Maquina_Estados.vhd".
    Found 3-bit register for signal <q_bus>.
INFO:Xst:1799 - State s1 is never reached in FSM <q_bus>.
    Found finite state machine <FSM_3> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Maquina_Estados> synthesized.

Synthesizing Unit <Contador_Lectura>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/Contador_Lectura.vhd".
    Found 20-bit register for signal <q_bus>.
    Found 20-bit adder for signal <q_bus[19]_GND_35_o_add_5_OUT> created at line 43.
    Found 20-bit comparator greater for signal <bus_sel_INV_29_o> created at line 40
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Contador_Lectura> synthesized.

Synthesizing Unit <div_frec_lectura>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/div_frec_lectura.vhd".
    Found 4-bit register for signal <q_bus>.
    Found 4-bit comparator lessequal for signal <bus_sel_INV_30_o> created at line 38
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <div_frec_lectura> synthesized.

Synthesizing Unit <I2C_slave>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/I2C_slave.vhd".
        SLAVE_ADDR = "0001000"
Always blocking tristate driving signal <scl> is removed.
    Found 1-bit register for signal <sda_reg>.
    Found 1-bit register for signal <scl_prev_reg>.
    Found 1-bit register for signal <sda_prev_reg>.
    Found 1-bit register for signal <scl_rising_reg>.
    Found 1-bit register for signal <scl_falling_reg>.
    Found 1-bit register for signal <start_reg>.
    Found 1-bit register for signal <stop_reg>.
    Found 1-bit register for signal <sda_o_reg>.
    Found 1-bit register for signal <sda_wen_reg>.
    Found 1-bit register for signal <data_valid_reg>.
    Found 1-bit register for signal <read_req_reg>.
    Found 3-bit register for signal <state_reg>.
    Found 4-bit register for signal <bits_processed_reg>.
    Found 7-bit register for signal <addr_reg>.
    Found 1-bit register for signal <cmd_reg>.
    Found 8-bit register for signal <data_to_master_reg>.
    Found 7-bit register for signal <data_reg>.
    Found 8-bit register for signal <data_from_master_reg>.
    Found 1-bit register for signal <continue_reg>.
    Found 1-bit register for signal <scl_reg>.
    Found finite state machine <FSM_4> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 30                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | stop_reg (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bits_processed_reg[3]_GND_39_o_add_38_OUT> created at line 224.
    Found 3-bit subtractor for signal <GND_39_o_GND_39_o_sub_5_OUT<2:0>> created at line 160.
    Found 3-bit subtractor for signal <GND_39_o_GND_39_o_sub_36_OUT<2:0>> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <GND_39_o_data_to_master_reg[7]_Mux_36_o> created at line 221.
    Found 1-bit tristate buffer for signal <sda> created at line 293
    Found 4-bit comparator greater for signal <bits_processed_reg[3]_GND_39_o_LessThan_25_o> created at line 203
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  30 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <I2C_slave> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/SCL.vhd".
        WAIT_CYCLES = 4
    Found 1-bit register for signal <state_reg>.
    Found 2-bit register for signal <counter>.
    Found 1-bit register for signal <out_reg>.
    Found 1-bit register for signal <signal_in_reg>.
    Found 2-bit subtractor for signal <GND_40_o_GND_40_o_sub_3_OUT<1:0>> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <DIV_FREQ>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/DIV_FREQ.vhd".
    Found 6-bit register for signal <q_bus>.
    Found 6-bit adder for signal <q_bus[5]_GND_45_o_add_4_OUT> created at line 45.
    Found 6-bit comparator greater for signal <bus_sel_INV_62_o> created at line 42
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DIV_FREQ> synthesized.

Synthesizing Unit <ADC>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/PWM_SIGNAL.vhd".
    Summary:
	no macro.
Unit <ADC> synthesized.

Synthesizing Unit <Div_Fre_Var>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/Div_Fre_Var.vhd".
    Found 27-bit register for signal <Q_Bus>.
    Found 27-bit adder for signal <Q_Bus[26]_GND_48_o_add_4_OUT> created at line 43.
    Found 27-bit comparator greater for signal <Bus_Sel_INV_63_o> created at line 40
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Div_Fre_Var> synthesized.

Synthesizing Unit <PWM>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/PWM.vhd".
    Found 1-bit register for signal <Q_Bus>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <PWM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 2
 2-bit subtractor                                      : 2
 20-bit adder                                          : 2
 27-bit adder                                          : 1
 3-bit subtractor                                      : 2
 4-bit adder                                           : 1
 6-bit adder                                           : 2
# Registers                                            : 37
 1-bit register                                        : 21
 10-bit register                                       : 2
 2-bit register                                        : 2
 20-bit register                                       : 2
 27-bit register                                       : 1
 4-bit register                                        : 2
 6-bit register                                        : 2
 7-bit register                                        : 2
 8-bit register                                        : 3
# Comparators                                          : 9
 10-bit comparator lessequal                           : 2
 20-bit comparator greater                             : 2
 27-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 6-bit comparator greater                              : 2
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 23
 1-bit 4-to-1 multiplexer                              : 3
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 4-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 10
 20-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 13
 1-bit tristate buffer                                 : 13
# FSMs                                                 : 5
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <q_bus_0> has a constant value of 0 in block <Inst_div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_bus_1> has a constant value of 0 in block <Inst_div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_bus_2> has a constant value of 0 in block <Inst_div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_bus_3> has a constant value of 0 in block <Inst_div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Contador_Dir_Bor>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <Contador_Dir_Bor> synthesized (advanced).

Synthesizing (advanced) Unit <Contador_Dir_Esc>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <Contador_Dir_Esc> synthesized (advanced).

Synthesizing (advanced) Unit <Contador_Lectura>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <Contador_Lectura> synthesized (advanced).

Synthesizing (advanced) Unit <DIV_FREQ>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <DIV_FREQ> synthesized (advanced).

Synthesizing (advanced) Unit <Div_Fre_Var>.
The following registers are absorbed into counter <Q_Bus>: 1 register on signal <Q_Bus>.
Unit <Div_Fre_Var> synthesized (advanced).

Synthesizing (advanced) Unit <Retenedor_Borrado>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <Retenedor_Borrado> synthesized (advanced).

Synthesizing (advanced) Unit <Retenedor_Lectura>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <Retenedor_Lectura> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <debounce> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 3-bit subtractor                                      : 2
 4-bit adder                                           : 1
# Counters                                             : 9
 10-bit up counter                                     : 2
 2-bit down counter                                    : 2
 20-bit up counter                                     : 2
 27-bit up counter                                     : 1
 6-bit up counter                                      : 2
# Registers                                            : 67
 Flip-Flops                                            : 67
# Comparators                                          : 9
 10-bit comparator lessequal                           : 2
 20-bit comparator greater                             : 2
 27-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 6-bit comparator greater                              : 2
# Multiplexers                                         : 45
 1-bit 2-to-1 multiplexer                              : 23
 1-bit 4-to-1 multiplexer                              : 3
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 4-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 8
 20-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 5
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <q_bus_0> has a constant value of 0 in block <div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <q_bus_1> has a constant value of 0 in block <div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <q_bus_2> has a constant value of 0 in block <div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <q_bus_3> has a constant value of 0 in block <div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <q_bus[1:4]> with user encoding.
---------------------
 State   | Encoding
---------------------
 s0      | 0000
 s1      | 0001
 s2      | 0010
 s3      | 0011
 s4      | 0100
 s5      | 0101
 s6      | 0110
 s7      | 0111
 s8      | 1000
 sin_adc | 1001
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <q_bus[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000
 s1    | 0001
 s2    | 0010
 s3    | 0011
 s4    | 0100
 s5    | 0101
 s6    | 0110
 s7    | 0111
 s8    | 1000
 s9    | 1001
 s10   | 1010
 s11   | 1011
 s12   | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <q_bus[1:4]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 s0      | 0000
 s1      | 0010
 s2      | 0111
 s3      | 0011
 s4      | 0100
 s5      | 0001
 s6      | 1111
 s7      | 1100
 esp_esc | 0101
 esp_bor | 1110
 p_esc   | 0110
 p_bor   | 1101
 r_esc   | 1010
 r_bor   | 1011
 sin_adc | unreached
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_Modulo_Lectura/FSM_3> on signal <q_bus[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | unreached
 s2    | 001
 s3    | 011
 s4    | 010
 s5    | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_Modulo_Lectura/i2cSlave/FSM_4> on signal <state_reg[1:3]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 000
 get_address_and_cmd | 001
 answer_ack_start    | 010
 write               | 011
 read                | 100
 read_ack_start      | 101
 read_ack_got_rising | 110
 read_stop           | 111
---------------------------------
WARNING:Xst:2677 - Node <Inst_Modulo_Lectura/i2cSlave/read_req_reg> of sequential type is unconnected in block <RACIMOStorm>.

Optimizing unit <RACIMOStorm> ...

Optimizing unit <debounce> ...
WARNING:Xst:1293 - FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_14> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_15> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_16> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_17> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_18> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_19> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_20> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_21> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_22> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_23> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_24> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_25> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_26> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Lectura/Inst_Contador_Lectura/q_bus_19> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Lectura/Inst_Contador_Lectura/q_bus_18> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Lectura/Inst_Contador_Lectura/q_bus_17> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Lectura/Inst_Contador_Lectura/q_bus_16> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Lectura/Inst_Contador_Lectura/q_bus_15> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Lectura/Inst_Contador_Lectura/q_bus_14> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Lectura/Inst_Contador_Lectura/q_bus_13> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Lectura/Inst_Contador_Lectura/q_bus_12> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Lectura/Inst_Contador_Lectura/q_bus_11> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Lectura/Inst_Contador_Lectura/q_bus_10> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_10> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_11> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_12> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_13> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_14> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_15> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_16> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_17> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_18> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_19> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV_FREQ/q_bus_1> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV_FREQ/q_bus_2> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV_FREQ/q_bus_3> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV_FREQ/q_bus_4> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV_FREQ/q_bus_5> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_5> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_6> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_7> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_8> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_9> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_10> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_11> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_12> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_13> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Inst_DIV_FREQ/q_bus_0> in Unit <RACIMOStorm> is equivalent to the following FF/Latch, which will be removed : <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RACIMOStorm, actual ratio is 5.
FlipFlop Inst_DIV_FREQ/q_bus_0 has been replicated 1 time(s)
FlipFlop Inst_Modulo_Lectura/i2cSlave/SDA_debounce/out_reg has been replicated 1 time(s)
FlipFlop Inst_Modulo_Lectura/i2cSlave/bits_processed_reg_0 has been replicated 1 time(s)
FlipFlop Inst_Modulo_Lectura/i2cSlave/bits_processed_reg_1 has been replicated 2 time(s)
FlipFlop Inst_Modulo_Lectura/i2cSlave/bits_processed_reg_2 has been replicated 2 time(s)
FlipFlop Inst_Modulo_Lectura/i2cSlave/state_reg_FSM_FFd1 has been replicated 1 time(s)
FlipFlop Inst_Modulo_Lectura/i2cSlave/state_reg_FSM_FFd2 has been replicated 1 time(s)
FlipFlop Inst_SM_CTRL/q_bus_FSM_FFd1 has been replicated 1 time(s)
FlipFlop Inst_SM_CTRL/q_bus_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 146
 Flip-Flops                                            : 146

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RACIMOStorm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 365
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 22
#      LUT2                        : 20
#      LUT3                        : 27
#      LUT4                        : 32
#      LUT5                        : 37
#      LUT6                        : 125
#      MUXCY                       : 46
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 146
#      FD                          : 48
#      FDE                         : 38
#      FDR                         : 15
#      FDRE                        : 45
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 53
#      IBUF                        : 6
#      IOBUF                       : 13
#      OBUF                        : 34

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             146  out of  11440     1%  
 Number of Slice LUTs:                  269  out of   5720     4%  
    Number used as Logic:               269  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    281
   Number with an unused Flip Flop:     135  out of    281    48%  
   Number with an unused LUT:            12  out of    281     4%  
   Number of fully used LUT-FF pairs:   134  out of    281    47%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          54
 Number of bonded IOBs:                  54  out of    102    52%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 146   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.797ns (Maximum Frequency: 208.464MHz)
   Minimum input arrival time before clock: 4.256ns
   Maximum output required time after clock: 10.065ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.797ns (frequency: 208.464MHz)
  Total number of paths / destination ports: 2840 / 281
-------------------------------------------------------------------------
Delay:               4.797ns (Levels of Logic = 4)
  Source:            Inst_Modulo_Lectura/i2cSlave/addr_reg_5 (FF)
  Destination:       Inst_Modulo_Lectura/i2cSlave/data_to_master_reg_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_Modulo_Lectura/i2cSlave/addr_reg_5 to Inst_Modulo_Lectura/i2cSlave/data_to_master_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   0.834  Inst_Modulo_Lectura/i2cSlave/addr_reg_5 (Inst_Modulo_Lectura/i2cSlave/addr_reg_5)
     LUT2:I0->O            1   0.250   0.682  Inst_Modulo_Lectura/i2cSlave/GND_39_o_addr_reg[6]_equal_15_o<6>_SW0 (N8)
     LUT6:I5->O            2   0.254   0.726  Inst_Modulo_Lectura/i2cSlave/GND_39_o_addr_reg[6]_equal_15_o<6> (Inst_Modulo_Lectura/i2cSlave/GND_39_o_addr_reg[6]_equal_15_o)
     LUT6:I5->O            8   0.254   0.944  Inst_Modulo_Lectura/i2cSlave/state_reg[2]_GND_39_o_Mux_56_o3_rstpot (Inst_Modulo_Lectura/i2cSlave/state_reg[2]_GND_39_o_Mux_56_o3_rstpot)
     LUT3:I2->O            1   0.254   0.000  Inst_Modulo_Lectura/i2cSlave/data_to_master_reg_0_dpot (Inst_Modulo_Lectura/i2cSlave/data_to_master_reg_0_dpot)
     FDE:D                     0.074          Inst_Modulo_Lectura/i2cSlave/data_to_master_reg_0
    ----------------------------------------
    Total                      4.797ns (1.611ns logic, 3.186ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 40 / 24
-------------------------------------------------------------------------
Offset:              4.256ns (Levels of Logic = 3)
  Source:            SW0 (PAD)
  Destination:       Inst_SM_CTRL/q_bus_FSM_FFd3 (FF)
  Destination Clock: CLK rising

  Data Path: SW0 to Inst_SM_CTRL/q_bus_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.234  SW0_IBUF (SW0_IBUF)
     LUT5:I0->O            1   0.254   1.112  Inst_SM_CTRL/q_bus_FSM_FFd3-In3_SW1 (N61)
     LUT6:I1->O            1   0.254   0.000  Inst_SM_CTRL/q_bus_FSM_FFd3-In4 (Inst_SM_CTRL/q_bus_FSM_FFd3-In)
     FDR:D                     0.074          Inst_SM_CTRL/q_bus_FSM_FFd3
    ----------------------------------------
    Total                      4.256ns (1.910ns logic, 2.346ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 672 / 41
-------------------------------------------------------------------------
Offset:              10.065ns (Levels of Logic = 5)
  Source:            Inst_SM_CTRL/q_bus_FSM_FFd1 (FF)
  Destination:       A<8> (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_SM_CTRL/q_bus_FSM_FFd1 to A<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             36   0.525   1.863  Inst_SM_CTRL/q_bus_FSM_FFd1 (Inst_SM_CTRL/q_bus_FSM_FFd1)
     LUT4:I0->O            9   0.254   1.406  Inst_SM_CTRL/q_bus__n0067<0>1 (bus_selector<0>)
     LUT5:I0->O            6   0.254   0.876  Mmux_A1111 (Mmux_A111)
     LUT6:I5->O            1   0.254   0.790  Mmux_A231 (Mmux_A23)
     LUT6:I4->O            1   0.250   0.681  Mmux_A232 (A_6_OBUF)
     OBUF:I->O                 2.912          A_6_OBUF (A<6>)
    ----------------------------------------
    Total                     10.065ns (4.449ns logic, 5.616ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.797|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 27.18 secs
 
--> 


Total memory usage is 411928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   61 (   0 filtered)
Number of infos    :    5 (   0 filtered)

