// Seed: 2210463402
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[1'b0] = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd57
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire _id_1;
  logic [7:0] id_4;
  ;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_4,
      id_2,
      id_2
  );
  assign id_4[id_1 :-1] = 1 - -1;
endmodule
