# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim work.tb_fetch -voptargs=+acc
# vsim work.tb_fetch -voptargs="+acc" 
# Start time: 21:56:15 on Mar 26,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fetch(testbench)#1
# Loading work.fetch(mixed)#1
# Loading work.adder_n(structural)#1
# Loading work.adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
add wave -position insertpoint  \
sim:/tb_fetch/gCLK_HPER \
sim:/tb_fetch/CLK \
sim:/tb_fetch/s_Rst \
sim:/tb_fetch/s_RstVal \
sim:/tb_fetch/s_Addr \
sim:/tb_fetch/s_SignExtendImm \
sim:/tb_fetch/s_Branch \
sim:/tb_fetch/s_ALUZero \
sim:/tb_fetch/s_Jump \
sim:/tb_fetch/s_irs \
sim:/tb_fetch/s_PC \
sim:/tb_fetch/s_PCPlus4 \
sim:/tb_fetch/cCLK_PER
run 800
