--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/media/sujit/Windows/Users/sujit/Projects/minor/hello-world/iseconfig/filter.filter
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml simple.twx simple.ncd -o
simple.twr simple.pcf

Design file:              simple.ncd
Physical constraint file: simple.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |led<0>         |    6.667|
sw<0>          |led<1>         |    6.894|
sw<0>          |led<2>         |    6.857|
sw<0>          |led<3>         |    6.570|
sw<0>          |led<4>         |    5.519|
sw<1>          |led<0>         |    7.376|
sw<1>          |led<1>         |    7.157|
sw<1>          |led<2>         |    7.603|
sw<1>          |led<3>         |    7.316|
sw<1>          |led<5>         |    5.238|
sw<2>          |led<6>         |    5.481|
sw<3>          |led<7>         |    5.210|
---------------+---------------+---------+


Analysis completed Wed May 18 10:42:55 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



