# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
do sim.tcl
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:01:38 on Nov 21,2018
# vlog -reportprogress 300 -work work axis_register.v test.v 
# -- Compiling module axis_register
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 16:01:38 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:01:38 on Nov 21,2018
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Warning: test.v(171): (vopt-2685) [TFMPC] - Too few port connections for 'uf'.  Expected 18, found 10.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tuser'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tdest'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tid'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tkeep'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tuser'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tdest'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tid'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tkeep'.
# 
# Loading work.test(fast)
# Loading work.axis_register(fast)
# ** Warning: (vsim-3015) test.v(171): [PCDPC] - Port size (8) does not match connection size (32) for port 's_axis_tdata'. The port definition is at: axis_register.v(53).
#    Time: 0 ps  Iteration: 0  Instance: /test/uf File: axis_register.v
# ** Warning: (vsim-3015) test.v(171): [PCDPC] - Port size (8) does not match connection size (32) for port 'm_axis_tdata'. The port definition is at: axis_register.v(65).
#    Time: 0 ps  Iteration: 0  Instance: /test/uf File: axis_register.v
# ** Error: Cannot open macro file: wave.do
# Error in macro ./sim.tcl line 9
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position insertpoint sim:/test/uf/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/TEST/Graduation_Rectify/Axi_reg/wave.do
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:03:33 on Nov 21,2018
# vlog -reportprogress 300 -work work axis_register.v test.v 
# -- Compiling module axis_register
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 16:03:33 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:03:33 on Nov 21,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading work.test(fast)
# Loading work.axis_register(fast)
# ** Warning: (vsim-3015) test.v(171): [PCDPC] - Port size (8) does not match connection size (32) for port 's_axis_tdata'. The port definition is at: axis_register.v(53).
#    Time: 0 ps  Iteration: 0  Instance: /test/uf File: axis_register.v
# ** Warning: (vsim-3015) test.v(171): [PCDPC] - Port size (8) does not match connection size (32) for port 'm_axis_tdata'. The port definition is at: axis_register.v(65).
#    Time: 0 ps  Iteration: 0  Instance: /test/uf File: axis_register.v
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/TEST/Graduation_Rectify/Axi_reg/wave.do
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:23:21 on Nov 21,2018
# vlog -reportprogress 300 -work work axis_register.v test.v 
# -- Compiling module axis_register
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 16:23:21 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:23:21 on Nov 21,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Warning: test.v(171): (vopt-2685) [TFMPC] - Too few port connections for 'uf'.  Expected 18, found 10.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tuser'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tdest'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tid'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tkeep'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tuser'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tdest'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tid'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tkeep'.
# 
# Loading work.test(fast)
# Loading work.axis_register(fast)
# ** Warning: (vsim-3015) test.v(171): [PCDPC] - Port size (8) does not match connection size (32) for port 's_axis_tdata'. The port definition is at: axis_register.v(53).
#    Time: 0 ps  Iteration: 0  Instance: /test/uf File: axis_register.v
# ** Warning: (vsim-3015) test.v(171): [PCDPC] - Port size (8) does not match connection size (32) for port 'm_axis_tdata'. The port definition is at: axis_register.v(65).
#    Time: 0 ps  Iteration: 0  Instance: /test/uf File: axis_register.v
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:30:45 on Nov 21,2018
# vlog -reportprogress 300 -work work axis_register.v test.v 
# -- Compiling module axis_register
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 16:30:45 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:30:46 on Nov 21,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Warning: test.v(171): (vopt-2685) [TFMPC] - Too few port connections for 'uf'.  Expected 18, found 10.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tuser'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tdest'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tid'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tkeep'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tuser'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tdest'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tid'.
# 
# ** Warning: test.v(171): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tkeep'.
# 
# Loading work.test(fast)
# Loading work.axis_register(fast)
# ** Warning: (vsim-3015) test.v(171): [PCDPC] - Port size (8) does not match connection size (32) for port 's_axis_tdata'. The port definition is at: axis_register.v(53).
#    Time: 0 ps  Iteration: 0  Instance: /test/uf File: axis_register.v
# ** Warning: (vsim-3015) test.v(171): [PCDPC] - Port size (8) does not match connection size (32) for port 'm_axis_tdata'. The port definition is at: axis_register.v(65).
#    Time: 0 ps  Iteration: 0  Instance: /test/uf File: axis_register.v
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:07:59 on Nov 21,2018
# vlog -reportprogress 300 -work work axis_register.v test.v 
# -- Compiling module axis_register
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 18:07:59 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:08:00 on Nov 21,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading work.test(fast)
# Loading work.axis_register(fast)
# ** Warning: (vsim-3015) test.v(171): [PCDPC] - Port size (8) does not match connection size (32) for port 's_axis_tdata'. The port definition is at: axis_register.v(53).
#    Time: 0 ps  Iteration: 0  Instance: /test/uf File: axis_register.v
# ** Warning: (vsim-3015) test.v(171): [PCDPC] - Port size (8) does not match connection size (32) for port 'm_axis_tdata'. The port definition is at: axis_register.v(65).
#    Time: 0 ps  Iteration: 0  Instance: /test/uf File: axis_register.v
# End time: 18:08:36 on Nov 21,2018, Elapsed time: 0:00:36
# Errors: 0, Warnings: 2
