#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Oct 19 20:59:50 2017
# Process ID: 440
# Current directory: D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.runs/synth_1
# Command line: vivado.exe -log Serial_Implementation_FIR.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Serial_Implementation_FIR.tcl
# Log file: D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.runs/synth_1/Serial_Implementation_FIR.vds
# Journal file: D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Serial_Implementation_FIR.tcl -notrace
Command: synth_design -top Serial_Implementation_FIR -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8248 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 315.898 ; gain = 74.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Serial_Implementation_FIR' [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:40]
	Parameter Filter_Length bound to: 20 - type: integer 
	Parameter Length bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_0' declared at 'D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.runs/synth_1/.Xil/Vivado-440-Daniel/realtime/dist_mem_gen_0_stub.vhdl:5' bound to instance 'ROM' of component 'dist_mem_gen_0' [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:57]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.runs/synth_1/.Xil/Vivado-440-Daniel/realtime/dist_mem_gen_0_stub.vhdl:13]
WARNING: [Synth 8-614] signal 'coefficent' is read in the process but is not in the sensitivity list [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:63]
WARNING: [Synth 8-614] signal 'registers' is read in the process but is not in the sensitivity list [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:63]
WARNING: [Synth 8-614] signal 'adder' is read in the process but is not in the sensitivity list [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[1] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[2] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[3] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[4] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[5] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[6] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[7] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[8] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[9] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[10] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[11] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[12] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[13] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[14] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Serial_Implementation_FIR' (1#1) [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 355.227 ; gain = 113.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 355.227 ; gain = 113.617
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.runs/synth_1/.Xil/Vivado-440-Daniel/dcp3/dist_mem_gen_0_in_context.xdc] for cell 'ROM'
Finished Parsing XDC File [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.runs/synth_1/.Xil/Vivado-440-Daniel/dcp3/dist_mem_gen_0_in_context.xdc] for cell 'ROM'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 673.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 673.613 ; gain = 432.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 673.613 ; gain = 432.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ROM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 673.613 ; gain = 432.004
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "registers[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element registers_reg[0] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 673.613 ; gain = 432.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Serial_Implementation_FIR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element registers_reg[0] was removed.  [D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd:68]
DSP Report: Generating DSP plusOp, operation Mode is: C+A*B2.
DSP Report: register registers_reg[0] is absorbed into DSP plusOp.
DSP Report: operator plusOp is absorbed into DSP plusOp.
DSP Report: operator multOp is absorbed into DSP plusOp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 673.613 ; gain = 432.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Serial_Implementation_FIR | C+A*B2      | 16     | 15     | 36     | -      | 36     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 682.199 ; gain = 440.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 682.199 ; gain = 440.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 701.484 ; gain = 459.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 701.484 ; gain = 459.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 701.484 ; gain = 459.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 701.484 ; gain = 459.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 701.484 ; gain = 459.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 701.484 ; gain = 459.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 701.484 ; gain = 459.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |dist_mem_gen_0_bbox |     1|
|2     |BUFG                |     1|
|3     |DSP48E1             |     1|
|4     |LUT1                |     1|
|5     |LUT2                |     1|
|6     |LUT3                |     1|
|7     |LUT4                |     1|
|8     |LUT5                |     3|
|9     |FDRE                |    41|
|10    |IBUF                |    16|
|11    |OBUF                |    36|
+------+--------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   118|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 701.484 ; gain = 459.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 701.484 ; gain = 141.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 701.484 ; gain = 459.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 701.484 ; gain = 465.641
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/ECE524_PRELAB7/ECE524_PRELAB7.runs/synth_1/Serial_Implementation_FIR.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 701.484 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 19 21:00:23 2017...
