Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri May 22 17:46:20 2020
| Host         : grosportable running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/interface_DAC8551_1/inst/sync_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/horloge_g_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.563    -2708.200                   1004                 7725        0.049        0.000                      0                 7725        7.020        0.000                       0                  2656  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.000}      16.000          62.500          
clk_fpga_1  {0.000 25.000}     50.000          20.000          
clk_fpga_2  {0.000 25.000}     50.000          20.000          
clk_fpga_3  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.519        0.000                      0                 5393        0.049        0.000                      0                 5393        7.020        0.000                       0                  2120  
clk_fpga_2         38.123        0.000                      0                 1968        0.059        0.000                      0                 1968       24.500        0.000                       0                   536  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2    clk_fpga_0         -2.936     -249.152                     96                   96        0.096        0.000                      0                   96  
clk_fpga_0    clk_fpga_2         -3.563    -2336.613                    860                  860        0.056        0.000                      0                  860  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.011        0.000                      0                   64        0.654        0.000                      0                   64  
**async_default**  clk_fpga_0         clk_fpga_2              -2.670     -122.435                     48                   48        0.233        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.624ns  (logic 2.571ns (24.199%)  route 8.053ns (75.801%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 18.676 - 16.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669     2.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         5.359     8.792    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aresetn
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.916 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.916    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[1]
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.448 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.904    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.018    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.132    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.480 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6/O[1]
                         net (fo=2, routed)           0.802    11.282    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6_n_6
    SLICE_X22Y57         LUT2 (Prop_lut2_I0_O)        0.303    11.585 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0/O
                         net (fo=1, routed)           0.944    12.529    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.653 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.948    13.601    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1_n_0
    SLICE_X23Y57         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.484    18.676    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aclk
    SLICE_X23Y57         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[29]/C
                         clock pessimism              0.116    18.792    
                         clock uncertainty           -0.243    18.549    
    SLICE_X23Y57         FDRE (Setup_fdre_C_R)       -0.429    18.120    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[29]
  -------------------------------------------------------------------
                         required time                         18.120    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.624ns  (logic 2.571ns (24.199%)  route 8.053ns (75.801%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 18.676 - 16.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669     2.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         5.359     8.792    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aresetn
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.916 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.916    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[1]
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.448 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.904    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.018    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.132    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.480 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6/O[1]
                         net (fo=2, routed)           0.802    11.282    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6_n_6
    SLICE_X22Y57         LUT2 (Prop_lut2_I0_O)        0.303    11.585 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0/O
                         net (fo=1, routed)           0.944    12.529    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.653 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.948    13.601    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1_n_0
    SLICE_X23Y57         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.484    18.676    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aclk
    SLICE_X23Y57         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[30]/C
                         clock pessimism              0.116    18.792    
                         clock uncertainty           -0.243    18.549    
    SLICE_X23Y57         FDRE (Setup_fdre_C_R)       -0.429    18.120    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[30]
  -------------------------------------------------------------------
                         required time                         18.120    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.624ns  (logic 2.571ns (24.199%)  route 8.053ns (75.801%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 18.676 - 16.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669     2.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         5.359     8.792    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aresetn
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.916 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.916    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[1]
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.448 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.904    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.018    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.132    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.480 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6/O[1]
                         net (fo=2, routed)           0.802    11.282    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6_n_6
    SLICE_X22Y57         LUT2 (Prop_lut2_I0_O)        0.303    11.585 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0/O
                         net (fo=1, routed)           0.944    12.529    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.653 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.948    13.601    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1_n_0
    SLICE_X23Y57         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.484    18.676    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aclk
    SLICE_X23Y57         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[31]/C
                         clock pessimism              0.116    18.792    
                         clock uncertainty           -0.243    18.549    
    SLICE_X23Y57         FDRE (Setup_fdre_C_R)       -0.429    18.120    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[31]
  -------------------------------------------------------------------
                         required time                         18.120    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.624ns  (logic 2.571ns (24.200%)  route 8.053ns (75.800%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 18.678 - 16.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669     2.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         5.359     8.792    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aresetn
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.916 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.916    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[1]
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.448 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.904    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.018    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.132    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.480 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6/O[1]
                         net (fo=2, routed)           0.802    11.282    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6_n_6
    SLICE_X22Y57         LUT2 (Prop_lut2_I0_O)        0.303    11.585 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0/O
                         net (fo=1, routed)           0.944    12.529    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.653 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.948    13.601    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.486    18.678    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aclk
    SLICE_X23Y50         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[1]/C
                         clock pessimism              0.116    18.794    
                         clock uncertainty           -0.243    18.551    
    SLICE_X23Y50         FDRE (Setup_fdre_C_R)       -0.429    18.122    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.122    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.624ns  (logic 2.571ns (24.200%)  route 8.053ns (75.800%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 18.678 - 16.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669     2.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         5.359     8.792    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aresetn
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.916 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.916    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[1]
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.448 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.904    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.018    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.132    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.480 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6/O[1]
                         net (fo=2, routed)           0.802    11.282    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6_n_6
    SLICE_X22Y57         LUT2 (Prop_lut2_I0_O)        0.303    11.585 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0/O
                         net (fo=1, routed)           0.944    12.529    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.653 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.948    13.601    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.486    18.678    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aclk
    SLICE_X23Y50         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[2]/C
                         clock pessimism              0.116    18.794    
                         clock uncertainty           -0.243    18.551    
    SLICE_X23Y50         FDRE (Setup_fdre_C_R)       -0.429    18.122    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.122    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.624ns  (logic 2.571ns (24.200%)  route 8.053ns (75.800%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 18.678 - 16.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669     2.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         5.359     8.792    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aresetn
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.916 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.916    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[1]
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.448 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.904    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.018    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.132    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.480 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6/O[1]
                         net (fo=2, routed)           0.802    11.282    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6_n_6
    SLICE_X22Y57         LUT2 (Prop_lut2_I0_O)        0.303    11.585 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0/O
                         net (fo=1, routed)           0.944    12.529    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.653 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.948    13.601    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.486    18.678    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aclk
    SLICE_X23Y50         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[3]/C
                         clock pessimism              0.116    18.794    
                         clock uncertainty           -0.243    18.551    
    SLICE_X23Y50         FDRE (Setup_fdre_C_R)       -0.429    18.122    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.122    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.624ns  (logic 2.571ns (24.200%)  route 8.053ns (75.800%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 18.678 - 16.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669     2.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         5.359     8.792    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aresetn
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.916 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.916    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[1]
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.448 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.904    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.018    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.132    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.480 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6/O[1]
                         net (fo=2, routed)           0.802    11.282    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6_n_6
    SLICE_X22Y57         LUT2 (Prop_lut2_I0_O)        0.303    11.585 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0/O
                         net (fo=1, routed)           0.944    12.529    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.653 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.948    13.601    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.486    18.678    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aclk
    SLICE_X23Y50         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[4]/C
                         clock pessimism              0.116    18.794    
                         clock uncertainty           -0.243    18.551    
    SLICE_X23Y50         FDRE (Setup_fdre_C_R)       -0.429    18.122    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.122    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.495ns  (logic 2.571ns (24.496%)  route 7.924ns (75.504%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 18.678 - 16.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669     2.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         5.359     8.792    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aresetn
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.916 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.916    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[1]
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.448 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.904    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.018    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.132    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.480 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6/O[1]
                         net (fo=2, routed)           0.802    11.282    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6_n_6
    SLICE_X22Y57         LUT2 (Prop_lut2_I0_O)        0.303    11.585 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0/O
                         net (fo=1, routed)           0.944    12.529    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.653 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.819    13.472    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1_n_0
    SLICE_X22Y51         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.486    18.678    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aclk
    SLICE_X22Y51         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[0]/C
                         clock pessimism              0.116    18.794    
                         clock uncertainty           -0.243    18.551    
    SLICE_X22Y51         FDRE (Setup_fdre_C_R)       -0.429    18.122    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.122    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.491ns  (logic 2.571ns (24.507%)  route 7.920ns (75.493%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 18.678 - 16.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669     2.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         5.359     8.792    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aresetn
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.916 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.916    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[1]
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.448 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.904    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.018    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.132    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.480 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6/O[1]
                         net (fo=2, routed)           0.802    11.282    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6_n_6
    SLICE_X22Y57         LUT2 (Prop_lut2_I0_O)        0.303    11.585 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0/O
                         net (fo=1, routed)           0.944    12.529    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.653 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.815    13.468    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1_n_0
    SLICE_X23Y51         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.486    18.678    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aclk
    SLICE_X23Y51         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[5]/C
                         clock pessimism              0.116    18.794    
                         clock uncertainty           -0.243    18.551    
    SLICE_X23Y51         FDRE (Setup_fdre_C_R)       -0.429    18.122    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.122    
                         arrival time                         -13.468    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.491ns  (logic 2.571ns (24.507%)  route 7.920ns (75.493%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 18.678 - 16.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669     2.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         5.359     8.792    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aresetn
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.916 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.916    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[1]
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.448 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__2_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.904    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__3_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.018    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__4_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.132    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__5_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.480 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6/O[1]
                         net (fo=2, routed)           0.802    11.282    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__6_n_6
    SLICE_X22Y57         LUT2 (Prop_lut2_I0_O)        0.303    11.585 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0/O
                         net (fo=1, routed)           0.944    12.529    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_6__0_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.653 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.815    13.468    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1_n_0
    SLICE_X23Y51         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.486    18.678    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aclk
    SLICE_X23Y51         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[6]/C
                         clock pessimism              0.116    18.794    
                         clock uncertainty           -0.243    18.551    
    SLICE_X23Y51         FDRE (Setup_fdre_C_R)       -0.429    18.122    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.122    
                         arrival time                         -13.468    
  -------------------------------------------------------------------
                         slack                                  4.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.306%)  route 0.224ns (57.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.556     0.897    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/s00_axi_aclk
    SLICE_X24Y34         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[15]/Q
                         net (fo=1, routed)           0.224     1.284    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/distance[15]
    SLICE_X21Y34         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.824     1.194    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y34         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.075     1.235    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.484%)  route 0.222ns (57.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.556     0.897    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/s00_axi_aclk
    SLICE_X24Y35         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[14]/Q
                         net (fo=1, routed)           0.222     1.283    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/distance[14]
    SLICE_X21Y34         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.824     1.194    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y34         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.072     1.232    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.346%)  route 0.258ns (64.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.258     1.324    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[29]
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.072     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.351%)  route 0.178ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.178     1.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[27]
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.835     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)        -0.001     1.175    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.085%)  route 0.151ns (47.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X10Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.151     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X10Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X10Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDRE (Hold_fdre_C_CE)       -0.016     1.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.712%)  route 0.211ns (56.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.554     0.895    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/s00_axi_aclk
    SLICE_X24Y32         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[3]/Q
                         net (fo=1, routed)           0.211     1.270    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/distance[3]
    SLICE_X21Y31         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.821     1.191    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y31         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X21Y31         FDRE (Hold_fdre_C_D)         0.047     1.204    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.139%)  route 0.216ns (56.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.554     0.895    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/s00_axi_aclk
    SLICE_X24Y32         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[2]/Q
                         net (fo=1, routed)           0.216     1.275    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/distance[2]
    SLICE_X21Y31         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.821     1.191    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y31         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X21Y31         FDRE (Hold_fdre_C_D)         0.047     1.204    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.022%)  route 0.217ns (56.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.556     0.897    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/s00_axi_aclk
    SLICE_X24Y35         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[10]/Q
                         net (fo=1, routed)           0.217     1.278    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/distance[10]
    SLICE_X21Y34         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.824     1.194    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y34         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.046     1.206    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.215%)  route 0.277ns (62.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=9, routed)           0.277     1.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[16]
    SLICE_X11Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.070     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.821%)  route 0.233ns (61.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.233     1.287    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[22]
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.835     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.005     1.181    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X0Y9     design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X0Y7     design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X1Y11    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X1Y9     design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         16.000      13.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X9Y19    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/ECRITRAMCOEF_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X7Y21    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/G0FIR_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X7Y20    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/G0FIR_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X28Y25   design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X14Y19   design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/sortie_prete_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       38.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.123ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        11.025ns  (logic 8.375ns (75.961%)  route 2.650ns (24.039%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.686 - 50.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.771     3.079    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y2           DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.285 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.287    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.805 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.184     9.988    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124    10.112 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.112    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.662 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.662    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.776    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.890    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.224 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/O[1]
                         net (fo=2, routed)           1.464    12.689    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_6
    SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.303    12.992 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.992    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.542 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.542    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.656    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.770 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.770    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.104 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[1]
                         net (fo=1, routed)           0.000    14.104    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[45]
    SLICE_X18Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.493    52.686    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/C
                         clock pessimism              0.230    52.916    
                         clock uncertainty           -0.751    52.165    
    SLICE_X18Y16         FDRE (Setup_fdre_C_D)        0.062    52.227    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]
  -------------------------------------------------------------------
                         required time                         52.227    
                         arrival time                         -14.104    
  -------------------------------------------------------------------
                         slack                                 38.123    

Slack (MET) :             38.144ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        11.004ns  (logic 8.354ns (75.915%)  route 2.650ns (24.085%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.686 - 50.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.771     3.079    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y2           DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.285 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.287    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.805 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.184     9.988    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124    10.112 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.112    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.662 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.662    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.776    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.890    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.224 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/O[1]
                         net (fo=2, routed)           1.464    12.689    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_6
    SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.303    12.992 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.992    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.542 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.542    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.656    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.770 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.770    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.083 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[3]
                         net (fo=1, routed)           0.000    14.083    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[47]
    SLICE_X18Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.493    52.686    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/C
                         clock pessimism              0.230    52.916    
                         clock uncertainty           -0.751    52.165    
    SLICE_X18Y16         FDRE (Setup_fdre_C_D)        0.062    52.227    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]
  -------------------------------------------------------------------
                         required time                         52.227    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                 38.144    

Slack (MET) :             38.218ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.930ns  (logic 8.280ns (75.752%)  route 2.650ns (24.248%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.686 - 50.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.771     3.079    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y2           DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.285 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.287    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.805 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.184     9.988    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124    10.112 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.112    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.662 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.662    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.776    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.890    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.224 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/O[1]
                         net (fo=2, routed)           1.464    12.689    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_6
    SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.303    12.992 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.992    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.542 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.542    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.656    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.770 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.770    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.009 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[2]
                         net (fo=1, routed)           0.000    14.009    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[46]
    SLICE_X18Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.493    52.686    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/C
                         clock pessimism              0.230    52.916    
                         clock uncertainty           -0.751    52.165    
    SLICE_X18Y16         FDRE (Setup_fdre_C_D)        0.062    52.227    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]
  -------------------------------------------------------------------
                         required time                         52.227    
                         arrival time                         -14.009    
  -------------------------------------------------------------------
                         slack                                 38.218    

Slack (MET) :             38.234ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.914ns  (logic 8.264ns (75.717%)  route 2.650ns (24.283%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.686 - 50.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.771     3.079    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y2           DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.285 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.287    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.805 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.184     9.988    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124    10.112 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.112    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.662 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.662    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.776    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.890    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.224 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/O[1]
                         net (fo=2, routed)           1.464    12.689    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_6
    SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.303    12.992 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.992    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.542 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.542    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.656    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.770 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.770    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.993 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[0]
                         net (fo=1, routed)           0.000    13.993    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[44]
    SLICE_X18Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.493    52.686    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]/C
                         clock pessimism              0.230    52.916    
                         clock uncertainty           -0.751    52.165    
    SLICE_X18Y16         FDRE (Setup_fdre_C_D)        0.062    52.227    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]
  -------------------------------------------------------------------
                         required time                         52.227    
                         arrival time                         -13.993    
  -------------------------------------------------------------------
                         slack                                 38.234    

Slack (MET) :             38.238ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.911ns  (logic 8.261ns (75.710%)  route 2.650ns (24.290%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.771     3.079    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y2           DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.285 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.287    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.805 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.184     9.988    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124    10.112 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.112    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.662 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.662    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.776    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.890    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.224 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/O[1]
                         net (fo=2, routed)           1.464    12.689    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_6
    SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.303    12.992 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.992    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.542 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.542    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.656    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.990 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/O[1]
                         net (fo=1, routed)           0.000    13.990    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[41]
    SLICE_X18Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]/C
                         clock pessimism              0.230    52.917    
                         clock uncertainty           -0.751    52.166    
    SLICE_X18Y15         FDRE (Setup_fdre_C_D)        0.062    52.228    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]
  -------------------------------------------------------------------
                         required time                         52.228    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                 38.238    

Slack (MET) :             38.259ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.890ns  (logic 8.240ns (75.663%)  route 2.650ns (24.337%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.771     3.079    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y2           DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.285 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.287    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.805 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.184     9.988    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124    10.112 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.112    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.662 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.662    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.776    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.890    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.224 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/O[1]
                         net (fo=2, routed)           1.464    12.689    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_6
    SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.303    12.992 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.992    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.542 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.542    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.656    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.969 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/O[3]
                         net (fo=1, routed)           0.000    13.969    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[43]
    SLICE_X18Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/C
                         clock pessimism              0.230    52.917    
                         clock uncertainty           -0.751    52.166    
    SLICE_X18Y15         FDRE (Setup_fdre_C_D)        0.062    52.228    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]
  -------------------------------------------------------------------
                         required time                         52.228    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                 38.259    

Slack (MET) :             38.312ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.841ns  (logic 8.322ns (76.765%)  route 2.519ns (23.235%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 52.682 - 50.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.764     3.072    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X1Y2           DSP48E1                                      r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.278 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.280    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.798 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.174     9.972    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X31Y7          LUT2 (Prop_lut2_I0_O)        0.124    10.096 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.096    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.646    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.760    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.073 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/O[3]
                         net (fo=2, routed)           1.343    12.415    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_4
    SLICE_X23Y9          LUT2 (Prop_lut2_I0_O)        0.306    12.721 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    12.721    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5_i_1_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.122 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.122    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.236    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.350    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.464 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.464    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.578    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.912 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[1]
                         net (fo=1, routed)           0.000    13.912    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[45]
    SLICE_X23Y14         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.490    52.682    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X23Y14         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/C
                         clock pessimism              0.230    52.913    
                         clock uncertainty           -0.751    52.162    
    SLICE_X23Y14         FDRE (Setup_fdre_C_D)        0.062    52.224    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]
  -------------------------------------------------------------------
                         required time                         52.224    
                         arrival time                         -13.912    
  -------------------------------------------------------------------
                         slack                                 38.312    

Slack (MET) :             38.333ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.820ns  (logic 8.301ns (76.720%)  route 2.519ns (23.280%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 52.682 - 50.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.764     3.072    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X1Y2           DSP48E1                                      r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.278 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.280    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.798 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.174     9.972    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X31Y7          LUT2 (Prop_lut2_I0_O)        0.124    10.096 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.096    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.646    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.760    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.073 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/O[3]
                         net (fo=2, routed)           1.343    12.415    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_4
    SLICE_X23Y9          LUT2 (Prop_lut2_I0_O)        0.306    12.721 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    12.721    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5_i_1_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.122 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.122    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.236    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.350    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.464 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.464    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.578    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.891 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[3]
                         net (fo=1, routed)           0.000    13.891    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[47]
    SLICE_X23Y14         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.490    52.682    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X23Y14         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/C
                         clock pessimism              0.230    52.913    
                         clock uncertainty           -0.751    52.162    
    SLICE_X23Y14         FDRE (Setup_fdre_C_D)        0.062    52.224    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]
  -------------------------------------------------------------------
                         required time                         52.224    
                         arrival time                         -13.891    
  -------------------------------------------------------------------
                         slack                                 38.333    

Slack (MET) :             38.333ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.816ns  (logic 8.166ns (75.497%)  route 2.650ns (24.503%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.771     3.079    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y2           DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.285 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.287    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.805 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.184     9.988    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124    10.112 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.112    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.662 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.662    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.776    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.890    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.224 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/O[1]
                         net (fo=2, routed)           1.464    12.689    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_6
    SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.303    12.992 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.992    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.542 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.542    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.656    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.895 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/O[2]
                         net (fo=1, routed)           0.000    13.895    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[42]
    SLICE_X18Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[42]/C
                         clock pessimism              0.230    52.917    
                         clock uncertainty           -0.751    52.166    
    SLICE_X18Y15         FDRE (Setup_fdre_C_D)        0.062    52.228    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[42]
  -------------------------------------------------------------------
                         required time                         52.228    
                         arrival time                         -13.895    
  -------------------------------------------------------------------
                         slack                                 38.333    

Slack (MET) :             38.349ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 8.150ns (75.461%)  route 2.650ns (24.539%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.771     3.079    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y2           DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.285 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.287    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.805 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.184     9.988    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124    10.112 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.112    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.662 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.662    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.776    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.890    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.224 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/O[1]
                         net (fo=2, routed)           1.464    12.689    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_6
    SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.303    12.992 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.992    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.542 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.542    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.656    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.879 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/O[0]
                         net (fo=1, routed)           0.000    13.879    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[40]
    SLICE_X18Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[40]/C
                         clock pessimism              0.230    52.917    
                         clock uncertainty           -0.751    52.166    
    SLICE_X18Y15         FDRE (Setup_fdre_C_D)        0.062    52.228    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[40]
  -------------------------------------------------------------------
                         required time                         52.228    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                 38.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.826%)  route 0.222ns (61.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/Q
                         net (fo=2, routed)           0.222     1.263    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[43]
    SLICE_X23Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.821     1.191    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X23Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X23Y16         FDRE (Hold_fdre_C_D)         0.047     1.204    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.824%)  route 0.136ns (49.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.560     0.901    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y12         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[16]/Q
                         net (fo=1, routed)           0.136     1.178    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_1[0]
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.871     1.241    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/s00_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     1.115    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.557%)  route 0.240ns (59.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y15         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[39]/Q
                         net (fo=2, routed)           0.240     1.304    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[39]
    SLICE_X25Y13         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.823     1.193    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y13         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.078     1.237    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.682%)  route 0.239ns (59.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y14         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[33]/Q
                         net (fo=2, routed)           0.239     1.303    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[33]
    SLICE_X25Y13         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.823     1.193    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y13         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.075     1.234    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.557%)  route 0.240ns (59.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y15         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[38]/Q
                         net (fo=2, routed)           0.240     1.304    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[38]
    SLICE_X25Y13         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.823     1.193    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y13         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.076     1.235    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.565%)  route 0.240ns (59.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y14         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[32]/Q
                         net (fo=2, routed)           0.240     1.304    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[32]
    SLICE_X24Y13         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.823     1.193    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y13         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X24Y13         FDRE (Hold_fdre_C_D)         0.075     1.234    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.219%)  route 0.244ns (59.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.558     0.899    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y16         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[42]/Q
                         net (fo=2, routed)           0.244     1.306    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[42]
    SLICE_X24Y13         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.823     1.193    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y13         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X24Y13         FDRE (Hold_fdre_C_D)         0.076     1.235    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.903%)  route 0.109ns (46.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X27Y13         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[28]/Q
                         net (fo=1, routed)           0.109     1.137    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_1[12]
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.871     1.241    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/s00_clk
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.102     1.062    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.736%)  route 0.110ns (46.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.560     0.901    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y12         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[30]/Q
                         net (fo=1, routed)           0.110     1.139    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_1[14]
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.871     1.241    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/s00_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.102     1.062    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.061%)  route 0.245ns (59.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y14         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[34]/Q
                         net (fo=2, routed)           0.245     1.309    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[34]
    SLICE_X25Y13         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.823     1.193    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y13         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.071     1.230    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y4   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y4   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y8   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y8   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y1   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y1   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y3   design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y3   design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y5   design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y5   design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y11  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y13  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y13  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y14  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y14  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y14  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y14  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y15  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y15  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y15  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y5   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y5   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y7   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y7   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y7   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y7   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y8   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y8   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y8   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y8   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :           96  Failing Endpoints,  Worst Slack       -2.936ns,  Total Violation     -249.152ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.936ns  (required time - arrival time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.490ns  (logic 0.456ns (13.066%)  route 3.034ns (86.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 354.767 - 352.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 352.975 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.667   352.975    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y10         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDRE (Prop_fdre_C_Q)         0.456   353.431 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/Q
                         net (fo=1, routed)           3.034   356.465    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1[11]
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.575   354.767    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.767    
                         clock uncertainty           -0.788   353.979    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450   353.529    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.529    
                         arrival time                        -356.465    
  -------------------------------------------------------------------
                         slack                                 -2.936    

Slack (VIOLATED) :        -2.936ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.321ns  (logic 0.419ns (12.617%)  route 2.902ns (87.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 354.770 - 352.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 352.974 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.666   352.974    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.419   353.393 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/Q
                         net (fo=4, routed)           2.902   356.295    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[15]
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.578   354.770    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.770    
                         clock uncertainty           -0.788   353.982    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.623   353.359    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.359    
                         arrival time                        -356.295    
  -------------------------------------------------------------------
                         slack                                 -2.936    

Slack (VIOLATED) :        -2.916ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.473ns  (logic 0.456ns (13.129%)  route 3.017ns (86.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 354.770 - 352.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 352.974 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.666   352.974    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.456   353.430 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/Q
                         net (fo=1, routed)           3.017   356.447    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[8]
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.578   354.770    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.770    
                         clock uncertainty           -0.788   353.982    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450   353.532    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.532    
                         arrival time                        -356.447    
  -------------------------------------------------------------------
                         slack                                 -2.916    

Slack (VIOLATED) :        -2.907ns  (required time - arrival time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.288ns  (logic 0.478ns (14.537%)  route 2.810ns (85.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 354.767 - 352.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 352.974 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.666   352.974    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDRE (Prop_fdre_C_Q)         0.478   353.452 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/Q
                         net (fo=1, routed)           2.810   356.262    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1[13]
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.575   354.767    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.767    
                         clock uncertainty           -0.788   353.979    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.624   353.355    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.355    
                         arrival time                        -356.262    
  -------------------------------------------------------------------
                         slack                                 -2.907    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/multOp/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.406ns  (logic 0.580ns (17.031%)  route 2.826ns (82.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 354.777 - 352.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 352.978 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.670   352.978    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y18         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.456   353.434 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.332   354.767    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2_pret
    SLICE_X11Y18         LUT4 (Prop_lut4_I0_O)        0.124   354.891 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg_i_1__0/O
                         net (fo=2, routed)           1.493   356.384    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/CEB2
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/multOp/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.585   354.777    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/multOp/CLK
                         clock pessimism              0.000   354.777    
                         clock uncertainty           -0.788   353.989    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497   353.492    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/multOp
  -------------------------------------------------------------------
                         required time                        353.492    
                         arrival time                        -356.384    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.889ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.283ns  (logic 0.419ns (12.762%)  route 2.864ns (87.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 354.779 - 352.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 352.972 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.664   352.972    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y13         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.419   353.391 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/Q
                         net (fo=1, routed)           2.864   356.255    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3[1]
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.587   354.779    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.779    
                         clock uncertainty           -0.788   353.991    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.625   353.366    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.366    
                         arrival time                        -356.255    
  -------------------------------------------------------------------
                         slack                                 -2.889    

Slack (VIOLATED) :        -2.887ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.269ns  (logic 0.419ns (12.816%)  route 2.850ns (87.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 354.770 - 352.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 352.974 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.666   352.974    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.419   353.393 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/Q
                         net (fo=1, routed)           2.850   356.243    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[11]
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.578   354.770    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.770    
                         clock uncertainty           -0.788   353.982    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.625   353.357    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.357    
                         arrival time                        -356.243    
  -------------------------------------------------------------------
                         slack                                 -2.887    

Slack (VIOLATED) :        -2.882ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.440ns  (logic 0.456ns (13.257%)  route 2.984ns (86.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 354.770 - 352.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 352.974 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.666   352.974    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.456   353.430 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/Q
                         net (fo=1, routed)           2.984   356.414    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[5]
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.578   354.770    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.770    
                         clock uncertainty           -0.788   353.982    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450   353.532    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.532    
                         arrival time                        -356.414    
  -------------------------------------------------------------------
                         slack                                 -2.882    

Slack (VIOLATED) :        -2.879ns  (required time - arrival time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.434ns  (logic 0.456ns (13.279%)  route 2.978ns (86.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 354.767 - 352.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 352.974 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.666   352.974    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDRE (Prop_fdre_C_Q)         0.456   353.430 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/Q
                         net (fo=1, routed)           2.978   356.408    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1[5]
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.575   354.767    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.767    
                         clock uncertainty           -0.788   353.979    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450   353.529    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.529    
                         arrival time                        -356.408    
  -------------------------------------------------------------------
                         slack                                 -2.879    

Slack (VIOLATED) :        -2.872ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.427ns  (logic 0.456ns (13.306%)  route 2.971ns (86.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 354.770 - 352.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 352.977 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.669   352.977    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X31Y14         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456   353.433 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/Q
                         net (fo=1, routed)           2.971   356.404    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[12]
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.578   354.770    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.770    
                         clock uncertainty           -0.788   353.982    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450   353.532    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.532    
                         arrival time                        -356.404    
  -------------------------------------------------------------------
                         slack                                 -2.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/sortie_prete_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.209ns (16.082%)  route 1.091ns (83.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.550     0.891    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X30Y25         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164     1.054 f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.091     2.145    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4_pret
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.190 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/sortie_prete_i_1__2/O
                         net (fo=1, routed)           0.000     2.190    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/sortie_prete_i_1__2_n_0
    SLICE_X30Y24         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/sortie_prete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.815     1.185    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    SLICE_X30Y24         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/sortie_prete_reg/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.788     1.973    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.121     2.094    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/sortie_prete_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.209ns (15.982%)  route 1.099ns (84.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.550     0.891    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X30Y25         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164     1.054 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.099     2.153    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1_pret
    SLICE_X28Y25         LUT5 (Prop_lut5_I0_O)        0.045     2.198 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_i_1/O
                         net (fo=1, routed)           0.000     2.198    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.815     1.185    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    SLICE_X28Y25         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_reg/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.788     1.973    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.120     2.093    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_reg
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.186ns (14.373%)  route 1.108ns (85.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.560     0.901    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X13Y17         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.108     2.150    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3_pret
    SLICE_X13Y18         LUT4 (Prop_lut4_I2_O)        0.045     2.195 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.195    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/p_0_in[0]
    SLICE_X13Y18         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.825     1.195    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    SLICE_X13Y18         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.788     1.983    
    SLICE_X13Y18         FDRE (Hold_fdre_C_D)         0.091     2.074    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.209ns (16.093%)  route 1.090ns (83.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.550     0.891    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X30Y25         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.090     2.144    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1_pret
    SLICE_X29Y25         LUT4 (Prop_lut4_I1_O)        0.045     2.189 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio[1]_i_1/O
                         net (fo=1, routed)           0.000     2.189    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/p_0_in[1]
    SLICE_X29Y25         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.815     1.185    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    SLICE_X29Y25         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio_reg[1]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.788     1.973    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.092     2.065    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.209ns (16.081%)  route 1.091ns (83.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.550     0.891    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X30Y25         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.091     2.145    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1_pret
    SLICE_X29Y25         LUT4 (Prop_lut4_I2_O)        0.045     2.190 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio[0]_i_1/O
                         net (fo=1, routed)           0.000     2.190    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/p_0_in[0]
    SLICE_X29Y25         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.815     1.185    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    SLICE_X29Y25         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio_reg[0]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.788     1.973    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.091     2.064    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/multOp/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.209ns (15.598%)  route 1.131ns (84.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.550     0.891    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X30Y25         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           0.579     1.633    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1_pret
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.678 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg_i_1/O
                         net (fo=2, routed)           0.552     2.230    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/CEB2
    DSP48_X1Y8           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/multOp/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.909     1.279    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    DSP48_X1Y8           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/multOp/CLK
                         clock pessimism              0.000     1.279    
                         clock uncertainty            0.788     2.067    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018     2.085    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/multOp
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.209ns (15.574%)  route 1.133ns (84.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.550     0.891    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X30Y25         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           0.579     1.633    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1_pret
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.678 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg_i_1/O
                         net (fo=2, routed)           0.554     2.232    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/CEB2
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.906     1.276    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000     1.276    
                         clock uncertainty            0.788     2.064    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_CEB2)
                                                      0.022     2.086    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.186ns (14.034%)  route 1.139ns (85.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y18         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.139     2.180    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2_pret
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.045     2.225 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.225    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/p_0_in[1]
    SLICE_X14Y19         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.821     1.191    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    SLICE_X14Y19         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[1]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.788     1.979    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.092     2.071    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/sortie_prete_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.186ns (14.025%)  route 1.140ns (85.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y18         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.140     2.181    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2_pret
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.045     2.226 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/sortie_prete_i_1__0/O
                         net (fo=1, routed)           0.000     2.226    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/sortie_prete_i_1__0_n_0
    SLICE_X14Y19         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/sortie_prete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.821     1.191    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    SLICE_X14Y19         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/sortie_prete_reg/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.788     1.979    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.092     2.071    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/sortie_prete_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.186ns (14.023%)  route 1.140ns (85.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y18         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.140     2.181    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2_pret
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.045     2.226 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.226    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/p_0_in[0]
    SLICE_X14Y19         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.821     1.191    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    SLICE_X14Y19         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[0]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.788     1.979    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.091     2.070    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :          860  Failing Endpoints,  Worst Slack       -3.563ns,  Total Violation    -2336.613ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.563ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.959ns  (logic 0.704ns (17.784%)  route 3.255ns (82.216%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.038    52.471    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.595 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.923    53.518    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.642 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.293    54.936    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.524    51.372    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]
  -------------------------------------------------------------------
                         required time                         51.372    
                         arrival time                         -54.936    
  -------------------------------------------------------------------
                         slack                                 -3.563    

Slack (VIOLATED) :        -3.563ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.959ns  (logic 0.704ns (17.784%)  route 3.255ns (82.216%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.038    52.471    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.595 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.923    53.518    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.642 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.293    54.936    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.524    51.372    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]
  -------------------------------------------------------------------
                         required time                         51.372    
                         arrival time                         -54.936    
  -------------------------------------------------------------------
                         slack                                 -3.563    

Slack (VIOLATED) :        -3.563ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.959ns  (logic 0.704ns (17.784%)  route 3.255ns (82.216%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.038    52.471    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.595 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.923    53.518    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.642 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.293    54.936    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.524    51.372    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]
  -------------------------------------------------------------------
                         required time                         51.372    
                         arrival time                         -54.936    
  -------------------------------------------------------------------
                         slack                                 -3.563    

Slack (VIOLATED) :        -3.468ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.959ns  (logic 0.704ns (17.784%)  route 3.255ns (82.216%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.038    52.471    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.595 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.923    53.518    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.642 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.293    54.936    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X25Y11         FDRE (Setup_fdre_C_R)       -0.429    51.467    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]
  -------------------------------------------------------------------
                         required time                         51.467    
                         arrival time                         -54.936    
  -------------------------------------------------------------------
                         slack                                 -3.468    

Slack (VIOLATED) :        -3.468ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.959ns  (logic 0.704ns (17.784%)  route 3.255ns (82.216%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.038    52.471    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.595 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.923    53.518    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.642 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.293    54.936    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X25Y11         FDRE (Setup_fdre_C_R)       -0.429    51.467    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]
  -------------------------------------------------------------------
                         required time                         51.467    
                         arrival time                         -54.936    
  -------------------------------------------------------------------
                         slack                                 -3.468    

Slack (VIOLATED) :        -3.468ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.959ns  (logic 0.704ns (17.784%)  route 3.255ns (82.216%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.038    52.471    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.595 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.923    53.518    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.642 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.293    54.936    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X25Y11         FDRE (Setup_fdre_C_R)       -0.429    51.467    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]
  -------------------------------------------------------------------
                         required time                         51.467    
                         arrival time                         -54.936    
  -------------------------------------------------------------------
                         slack                                 -3.468    

Slack (VIOLATED) :        -3.468ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.959ns  (logic 0.704ns (17.784%)  route 3.255ns (82.216%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.038    52.471    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.595 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.923    53.518    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.642 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.293    54.936    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X25Y11         FDRE (Setup_fdre_C_R)       -0.429    51.467    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]
  -------------------------------------------------------------------
                         required time                         51.467    
                         arrival time                         -54.936    
  -------------------------------------------------------------------
                         slack                                 -3.468    

Slack (VIOLATED) :        -3.468ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.959ns  (logic 0.704ns (17.784%)  route 3.255ns (82.216%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.038    52.471    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.595 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.923    53.518    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.642 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.293    54.936    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X25Y11         FDRE (Setup_fdre_C_R)       -0.429    51.467    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]
  -------------------------------------------------------------------
                         required time                         51.467    
                         arrival time                         -54.936    
  -------------------------------------------------------------------
                         slack                                 -3.468    

Slack (VIOLATED) :        -3.468ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.959ns  (logic 0.704ns (17.784%)  route 3.255ns (82.216%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.038    52.471    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.595 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.923    53.518    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.642 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.293    54.936    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X25Y11         FDRE (Setup_fdre_C_R)       -0.429    51.467    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]
  -------------------------------------------------------------------
                         required time                         51.467    
                         arrival time                         -54.936    
  -------------------------------------------------------------------
                         slack                                 -3.468    

Slack (VIOLATED) :        -3.468ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.959ns  (logic 0.704ns (17.784%)  route 3.255ns (82.216%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.038    52.471    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124    52.595 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.923    53.518    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.124    53.642 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.293    54.936    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y11         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/C
                         clock pessimism              0.000    52.685    
                         clock uncertainty           -0.788    51.896    
    SLICE_X25Y11         FDRE (Setup_fdre_C_R)       -0.429    51.467    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]
  -------------------------------------------------------------------
                         required time                         51.467    
                         arrival time                         -54.936    
  -------------------------------------------------------------------
                         slack                                 -3.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.148ns (11.271%)  route 1.165ns (88.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.564     0.905    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y10          FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/Q
                         net (fo=1, routed)           1.165     2.218    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[0]
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.874     1.244    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.244    
                         clock uncertainty            0.788     2.033    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129     2.162    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.164ns (11.978%)  route 1.205ns (88.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.566     0.907    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y6           FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.071 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/Q
                         net (fo=1, routed)           1.205     2.276    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[4]
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.876     1.246    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.788     2.035    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.218    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.148ns (11.254%)  route 1.167ns (88.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.557     0.898    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y20          FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.148     1.046 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/Q
                         net (fo=1, routed)           1.167     2.213    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[4]
    RAMB18_X0Y8          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.864     1.234    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y8          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.234    
                         clock uncertainty            0.788     2.023    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     2.153    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.164ns (11.962%)  route 1.207ns (88.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.566     0.907    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y6           FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.071 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/Q
                         net (fo=1, routed)           1.207     2.278    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[0]
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.876     1.246    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.788     2.035    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.218    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.128ns (9.696%)  route 1.192ns (90.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.564     0.905    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y11          FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/Q
                         net (fo=1, routed)           1.192     2.225    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[5]
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.874     1.244    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.244    
                         clock uncertainty            0.788     2.033    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     2.163    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.141ns (10.264%)  route 1.233ns (89.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.566     0.907    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y5           FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/Q
                         net (fo=1, routed)           1.233     2.280    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[3]
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.876     1.246    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.788     2.035    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.218    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.148ns (11.218%)  route 1.171ns (88.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.557     0.898    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y20          FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.148     1.046 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/Q
                         net (fo=1, routed)           1.171     2.217    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[3]
    RAMB18_X0Y8          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.864     1.234    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y8          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.234    
                         clock uncertainty            0.788     2.023    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130     2.153    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.148ns (11.167%)  route 1.177ns (88.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.564     0.905    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y10          FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/Q
                         net (fo=1, routed)           1.177     2.230    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[1]
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.874     1.244    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.244    
                         clock uncertainty            0.788     2.033    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.130     2.163    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.141ns (10.234%)  route 1.237ns (89.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.558     0.899    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y19          FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/Q
                         net (fo=1, routed)           1.237     2.276    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[2]
    RAMB18_X0Y8          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.864     1.234    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y8          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.234    
                         clock uncertainty            0.788     2.023    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.206    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.141ns (10.191%)  route 1.243ns (89.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.565     0.906    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y7           FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/Q
                         net (fo=1, routed)           1.243     2.289    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[5]
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.876     1.246    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.788     2.035    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.218    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.642ns (27.612%)  route 1.683ns (72.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 18.739 - 16.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.677     2.985    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     3.503 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.531     4.034    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.124     4.158 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.152     5.310    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y35          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.546    18.739    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y35          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[16]/C
                         clock pessimism              0.230    18.969    
                         clock uncertainty           -0.243    18.726    
    SLICE_X5Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.321    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[16]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.642ns (27.612%)  route 1.683ns (72.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 18.739 - 16.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.677     2.985    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     3.503 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.531     4.034    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.124     4.158 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.152     5.310    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y35          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.546    18.739    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y35          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[17]/C
                         clock pessimism              0.230    18.969    
                         clock uncertainty           -0.243    18.726    
    SLICE_X5Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.321    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[17]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.642ns (27.612%)  route 1.683ns (72.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 18.739 - 16.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.677     2.985    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     3.503 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.531     4.034    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.124     4.158 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.152     5.310    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y35          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.546    18.739    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y35          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[18]/C
                         clock pessimism              0.230    18.969    
                         clock uncertainty           -0.243    18.726    
    SLICE_X5Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.321    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[18]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.642ns (27.612%)  route 1.683ns (72.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 18.739 - 16.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.677     2.985    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     3.503 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.531     4.034    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.124     4.158 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.152     5.310    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y35          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.546    18.739    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y35          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[19]/C
                         clock pessimism              0.230    18.969    
                         clock uncertainty           -0.243    18.726    
    SLICE_X5Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.321    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[19]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.079ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.642ns (28.456%)  route 1.614ns (71.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 18.737 - 16.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.677     2.985    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     3.503 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.531     4.034    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.124     4.158 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.083     5.241    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y34          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.545    18.738    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y34          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[12]/C
                         clock pessimism              0.230    18.968    
                         clock uncertainty           -0.243    18.725    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405    18.320    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[12]
  -------------------------------------------------------------------
                         required time                         18.320    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                 13.079    

Slack (MET) :             13.079ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.642ns (28.456%)  route 1.614ns (71.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 18.737 - 16.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.677     2.985    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     3.503 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.531     4.034    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.124     4.158 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.083     5.241    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y34          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.545    18.738    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y34          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[13]/C
                         clock pessimism              0.230    18.968    
                         clock uncertainty           -0.243    18.725    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405    18.320    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[13]
  -------------------------------------------------------------------
                         required time                         18.320    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                 13.079    

Slack (MET) :             13.079ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.642ns (28.456%)  route 1.614ns (71.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 18.737 - 16.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.677     2.985    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     3.503 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.531     4.034    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.124     4.158 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.083     5.241    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y34          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.545    18.738    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y34          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[14]/C
                         clock pessimism              0.230    18.968    
                         clock uncertainty           -0.243    18.725    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405    18.320    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[14]
  -------------------------------------------------------------------
                         required time                         18.320    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                 13.079    

Slack (MET) :             13.079ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.642ns (28.456%)  route 1.614ns (71.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 18.737 - 16.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.677     2.985    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     3.503 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.531     4.034    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.124     4.158 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.083     5.241    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y34          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.545    18.738    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y34          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[15]/C
                         clock pessimism              0.230    18.968    
                         clock uncertainty           -0.243    18.725    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405    18.320    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[15]
  -------------------------------------------------------------------
                         required time                         18.320    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                 13.079    

Slack (MET) :             13.158ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.580ns (25.784%)  route 1.669ns (74.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 18.688 - 16.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.676     2.984    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y35         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.801     4.241    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.365 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.868     5.233    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X10Y30         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.496    18.688    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X10Y30         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/C
                         clock pessimism              0.264    18.953    
                         clock uncertainty           -0.243    18.710    
    SLICE_X10Y30         FDCE (Recov_fdce_C_CLR)     -0.319    18.391    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                 13.158    

Slack (MET) :             13.158ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.580ns (25.784%)  route 1.669ns (74.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 18.688 - 16.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.676     2.984    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y35         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.801     4.241    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.365 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.868     5.233    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X10Y30         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.496    18.688    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X10Y30         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/C
                         clock pessimism              0.264    18.953    
                         clock uncertainty           -0.243    18.710    
    SLICE_X10Y30         FDCE (Recov_fdce_C_CLR)     -0.319    18.391    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                 13.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.967%)  route 0.415ns (69.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y35         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.276     1.320    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.365 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.138     1.503    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X10Y34         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.828     1.198    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X10Y34         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[16]/C
                         clock pessimism             -0.281     0.917    
    SLICE_X10Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.967%)  route 0.415ns (69.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y35         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.276     1.320    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.365 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.138     1.503    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X10Y34         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.828     1.198    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X10Y34         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[17]/C
                         clock pessimism             -0.281     0.917    
    SLICE_X10Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.967%)  route 0.415ns (69.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y35         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.276     1.320    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.365 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.138     1.503    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X10Y34         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.828     1.198    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X10Y34         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[18]/C
                         clock pessimism             -0.281     0.917    
    SLICE_X10Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.967%)  route 0.415ns (69.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y35         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.276     1.320    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.365 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.138     1.503    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X10Y34         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.828     1.198    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X10Y34         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[19]/C
                         clock pessimism             -0.281     0.917    
    SLICE_X10Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.914%)  route 0.436ns (70.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y35         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.276     1.320    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.365 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.159     1.524    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X10Y36         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.829     1.199    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X10Y36         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.914%)  route 0.436ns (70.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y35         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.276     1.320    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.365 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.159     1.524    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X10Y36         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.829     1.199    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X10Y36         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.914%)  route 0.436ns (70.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y35         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.276     1.320    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.365 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.159     1.524    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X10Y36         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.829     1.199    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X10Y36         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.914%)  route 0.436ns (70.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y35         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.276     1.320    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.365 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.159     1.524    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X10Y36         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.829     1.199    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X10Y36         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.366%)  route 0.457ns (68.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.563     0.904    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.175     1.243    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.282     1.570    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y37          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.849     1.219    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y37          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/C
                         clock pessimism             -0.262     0.957    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     0.865    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.366%)  route 0.457ns (68.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.563     0.904    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.175     1.243    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.282     1.570    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y37          FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.849     1.219    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y37          FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/C
                         clock pessimism             -0.262     0.957    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     0.865    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.705    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :           48  Failing Endpoints,  Worst Slack       -2.670ns,  Total Violation     -122.435ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.670ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.187ns  (logic 0.580ns (18.200%)  route 2.607ns (81.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.240    52.673    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.124    52.797 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.367    54.164    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y5          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y5          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X22Y5          FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.164    
  -------------------------------------------------------------------
                         slack                                 -2.670    

Slack (VIOLATED) :        -2.670ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.187ns  (logic 0.580ns (18.200%)  route 2.607ns (81.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.240    52.673    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.124    52.797 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.367    54.164    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y5          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y5          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X22Y5          FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.164    
  -------------------------------------------------------------------
                         slack                                 -2.670    

Slack (VIOLATED) :        -2.670ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.187ns  (logic 0.580ns (18.200%)  route 2.607ns (81.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.240    52.673    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.124    52.797 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.367    54.164    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y5          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y5          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X22Y5          FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.164    
  -------------------------------------------------------------------
                         slack                                 -2.670    

Slack (VIOLATED) :        -2.670ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.187ns  (logic 0.580ns (18.200%)  route 2.607ns (81.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.240    52.673    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.124    52.797 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.367    54.164    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y5          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y5          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X22Y5          FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.164    
  -------------------------------------------------------------------
                         slack                                 -2.670    

Slack (VIOLATED) :        -2.670ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.187ns  (logic 0.580ns (18.200%)  route 2.607ns (81.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.240    52.673    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.124    52.797 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.367    54.164    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y5          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y5          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X22Y5          FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.164    
  -------------------------------------------------------------------
                         slack                                 -2.670    

Slack (VIOLATED) :        -2.652ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.170ns  (logic 0.580ns (18.295%)  route 2.590ns (81.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.034    52.467    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y12         LUT1 (Prop_lut1_I0_O)        0.124    52.591 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.556    54.147    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X26Y11         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.496    52.688    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y11         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.900    
    SLICE_X26Y11         FDCE (Recov_fdce_C_CLR)     -0.405    51.495    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]
  -------------------------------------------------------------------
                         required time                         51.495    
                         arrival time                         -54.147    
  -------------------------------------------------------------------
                         slack                                 -2.652    

Slack (VIOLATED) :        -2.648ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.166ns  (logic 0.580ns (18.320%)  route 2.586ns (81.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.034    52.467    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y12         LUT1 (Prop_lut1_I0_O)        0.124    52.591 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.552    54.143    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X27Y11         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.496    52.688    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X27Y11         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.900    
    SLICE_X27Y11         FDCE (Recov_fdce_C_CLR)     -0.405    51.495    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]
  -------------------------------------------------------------------
                         required time                         51.495    
                         arrival time                         -54.143    
  -------------------------------------------------------------------
                         slack                                 -2.648    

Slack (VIOLATED) :        -2.648ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.166ns  (logic 0.580ns (18.320%)  route 2.586ns (81.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.034    52.467    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y12         LUT1 (Prop_lut1_I0_O)        0.124    52.591 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.552    54.143    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X27Y11         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.496    52.688    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X27Y11         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.900    
    SLICE_X27Y11         FDCE (Recov_fdce_C_CLR)     -0.405    51.495    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]
  -------------------------------------------------------------------
                         required time                         51.495    
                         arrival time                         -54.143    
  -------------------------------------------------------------------
                         slack                                 -2.648    

Slack (VIOLATED) :        -2.648ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.166ns  (logic 0.580ns (18.320%)  route 2.586ns (81.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.034    52.467    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y12         LUT1 (Prop_lut1_I0_O)        0.124    52.591 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.552    54.143    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X27Y11         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.496    52.688    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X27Y11         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.900    
    SLICE_X27Y11         FDCE (Recov_fdce_C_CLR)     -0.405    51.495    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]
  -------------------------------------------------------------------
                         required time                         51.495    
                         arrival time                         -54.143    
  -------------------------------------------------------------------
                         slack                                 -2.648    

Slack (VIOLATED) :        -2.629ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.146ns  (logic 0.580ns (18.439%)  route 2.566ns (81.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 50.977 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        1.669    50.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.456    51.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.240    52.673    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.124    52.797 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.326    54.123    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y7          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y7          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.788    51.898    
    SLICE_X22Y7          FDCE (Recov_fdce_C_CLR)     -0.405    51.493    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]
  -------------------------------------------------------------------
                         required time                         51.493    
                         arrival time                         -54.123    
  -------------------------------------------------------------------
                         slack                                 -2.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.501     1.539    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.584 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.543     2.127    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y5          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.828     1.198    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y5          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.788     1.986    
    SLICE_X22Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.894    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.501     1.539    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.584 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.543     2.127    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y5          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.828     1.198    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y5          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.788     1.986    
    SLICE_X22Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.894    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.501     1.539    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.584 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.543     2.127    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y5          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.828     1.198    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y5          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.788     1.986    
    SLICE_X22Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.894    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.501     1.539    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.584 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.543     2.127    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y5          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.828     1.198    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y5          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.788     1.986    
    SLICE_X22Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.894    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.501     1.539    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.584 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.543     2.127    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X22Y5          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.828     1.198    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y5          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.788     1.986    
    SLICE_X22Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.894    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.420%)  route 1.104ns (85.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.501     1.539    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.584 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.603     2.187    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X24Y7          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.827     1.197    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y7          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.788     1.985    
    SLICE_X24Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.918    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.420%)  route 1.104ns (85.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.501     1.539    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.584 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.603     2.187    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X24Y7          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.827     1.197    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y7          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.788     1.985    
    SLICE_X24Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.918    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.420%)  route 1.104ns (85.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.501     1.539    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.584 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.603     2.187    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X24Y7          FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.827     1.197    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y7          FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.788     1.985    
    SLICE_X24Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.918    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.186ns (14.617%)  route 1.087ns (85.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.459     1.497    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.542 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.628     2.170    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X26Y10         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.829     1.199    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y10         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.788     1.987    
    SLICE_X26Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.895    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.186ns (14.617%)  route 1.087ns (85.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2125, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.459     1.497    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.542 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.628     2.170    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X26Y10         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.829     1.199    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y10         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.788     1.987    
    SLICE_X26Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.895    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.275    





