{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679690956954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679690956954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 17:49:16 2023 " "Processing started: Fri Mar 24 17:49:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679690956954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690956954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690956955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679690957426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679690957426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_TEST2.v 1 1 " "Found 1 design units, including 1 entities, in source file LCD_TEST2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679690974803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690974803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file LCD_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679690974804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690974804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mod_Teste.v 6 6 " "Found 6 design units, including 6 entities, in source file Mod_Teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "./Sprint1/ULA.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint1/ULA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679690974807 ""} { "Info" "ISGN_ENTITY_NAME" "2 decod_hexa2_7seg " "Found entity 2: decod_hexa2_7seg" {  } { { "./Sprint2/decod_hexa2_7seg.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint2/decod_hexa2_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679690974807 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder " "Found entity 3: decoder" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679690974807 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux8to1 " "Found entity 4: mux8to1" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679690974807 ""} { "Info" "ISGN_ENTITY_NAME" "5 RegisterFile " "Found entity 5: RegisterFile" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679690974807 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mod_Teste " "Found entity 6: Mod_Teste" {  } { { "Mod_Teste.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679690974807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690974807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679690974871 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Mod_Teste.v(16) " "Output port \"HEX0\" at Mod_Teste.v(16) has no driver" {  } { { "Mod_Teste.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679690974875 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Mod_Teste.v(16) " "Output port \"HEX1\" at Mod_Teste.v(16) has no driver" {  } { { "Mod_Teste.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679690974875 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Mod_Teste.v(16) " "Output port \"HEX2\" at Mod_Teste.v(16) has no driver" {  } { { "Mod_Teste.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679690974875 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Mod_Teste.v(16) " "Output port \"HEX3\" at Mod_Teste.v(16) has no driver" {  } { { "Mod_Teste.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679690974875 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Mod_Teste.v(16) " "Output port \"HEX4\" at Mod_Teste.v(16) has no driver" {  } { { "Mod_Teste.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679690974875 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Mod_Teste.v(16) " "Output port \"HEX5\" at Mod_Teste.v(16) has no driver" {  } { { "Mod_Teste.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679690974875 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Mod_Teste.v(16) " "Output port \"HEX6\" at Mod_Teste.v(16) has no driver" {  } { { "Mod_Teste.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679690974876 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Mod_Teste.v(16) " "Output port \"HEX7\" at Mod_Teste.v(16) has no driver" {  } { { "Mod_Teste.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679690974876 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Mod_Teste.v(17) " "Output port \"LEDG\" at Mod_Teste.v(17) has no driver" {  } { { "Mod_Teste.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679690974876 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Mod_Teste.v(18) " "Output port \"LEDR\" at Mod_Teste.v(18) has no driver" {  } { { "Mod_Teste.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679690974876 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.v(20) " "Output port \"UART_TXD\" at Mod_Teste.v(20) has no driver" {  } { { "Mod_Teste.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679690974876 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "Mod_Teste.v" "MyLCD" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679690974891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2.v(60) " "Verilog HDL assignment warning at LCD_TEST2.v(60): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST2.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/LCD_TEST2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679690974894 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(69) " "Verilog HDL assignment warning at LCD_TEST2.v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/LCD_TEST2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679690974894 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(71) " "Verilog HDL assignment warning at LCD_TEST2.v(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/LCD_TEST2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679690974894 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "LCD_TEST2.v" "u0" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/LCD_TEST2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679690974895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679690974896 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:meu_registrador " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:meu_registrador\"" {  } { { "Mod_Teste.v" "meu_registrador" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679690974897 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "rd1\[7\] rd1\[7\] RegisterFile.sv(55) " "Net \"rd1\[7\]\" at RegisterFile.sv(55) is already driven by input port \"rd1\[7\]\", and cannot be driven by another signal" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 55 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1679690974905 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "rd1\[7\] RegisterFile.sv(39) " "\"rd1\[7\]\" was declared at RegisterFile.sv(39)" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 39 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690974905 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "rd1\[6\] rd1\[6\] RegisterFile.sv(55) " "Net \"rd1\[6\]\" at RegisterFile.sv(55) is already driven by input port \"rd1\[6\]\", and cannot be driven by another signal" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 55 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1679690974905 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "rd1\[6\] RegisterFile.sv(39) " "\"rd1\[6\]\" was declared at RegisterFile.sv(39)" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 39 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690974905 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "rd1\[5\] rd1\[5\] RegisterFile.sv(55) " "Net \"rd1\[5\]\" at RegisterFile.sv(55) is already driven by input port \"rd1\[5\]\", and cannot be driven by another signal" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 55 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1679690974905 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "rd1\[5\] RegisterFile.sv(39) " "\"rd1\[5\]\" was declared at RegisterFile.sv(39)" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 39 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690974905 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "rd1\[4\] rd1\[4\] RegisterFile.sv(55) " "Net \"rd1\[4\]\" at RegisterFile.sv(55) is already driven by input port \"rd1\[4\]\", and cannot be driven by another signal" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 55 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1679690974905 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "rd1\[4\] RegisterFile.sv(39) " "\"rd1\[4\]\" was declared at RegisterFile.sv(39)" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 39 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690974905 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "rd1\[3\] rd1\[3\] RegisterFile.sv(55) " "Net \"rd1\[3\]\" at RegisterFile.sv(55) is already driven by input port \"rd1\[3\]\", and cannot be driven by another signal" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 55 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1679690974905 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "rd1\[3\] RegisterFile.sv(39) " "\"rd1\[3\]\" was declared at RegisterFile.sv(39)" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 39 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690974905 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "rd1\[2\] rd1\[2\] RegisterFile.sv(55) " "Net \"rd1\[2\]\" at RegisterFile.sv(55) is already driven by input port \"rd1\[2\]\", and cannot be driven by another signal" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 55 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1679690974906 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "rd1\[2\] RegisterFile.sv(39) " "\"rd1\[2\]\" was declared at RegisterFile.sv(39)" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 39 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690974906 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "rd1\[1\] rd1\[1\] RegisterFile.sv(55) " "Net \"rd1\[1\]\" at RegisterFile.sv(55) is already driven by input port \"rd1\[1\]\", and cannot be driven by another signal" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 55 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1679690974906 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "rd1\[1\] RegisterFile.sv(39) " "\"rd1\[1\]\" was declared at RegisterFile.sv(39)" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 39 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690974906 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "rd1\[0\] rd1\[0\] RegisterFile.sv(55) " "Net \"rd1\[0\]\" at RegisterFile.sv(55) is already driven by input port \"rd1\[0\]\", and cannot be driven by another signal" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 55 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1679690974906 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "rd1\[0\] RegisterFile.sv(39) " "\"rd1\[0\]\" was declared at RegisterFile.sv(39)" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 39 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690974906 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "rd2\[7\] rd2\[7\] RegisterFile.sv(61) " "Net \"rd2\[7\]\" at RegisterFile.sv(61) is already driven by input port \"rd2\[7\]\", and cannot be driven by another signal" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 61 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1679690974906 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "rd2\[7\] RegisterFile.sv(40) " "\"rd2\[7\]\" was declared at RegisterFile.sv(40)" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 40 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690974906 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "rd2\[6\] rd2\[6\] RegisterFile.sv(61) " "Net \"rd2\[6\]\" at RegisterFile.sv(61) is already driven by input port \"rd2\[6\]\", and cannot be driven by another signal" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 61 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1679690974906 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "RegisterFile:meu_registrador " "Can't elaborate user hierarchy \"RegisterFile:meu_registrador\"" {  } { { "Mod_Teste.v" "meu_registrador" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.v" 65 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679690974908 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679690975002 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 24 17:49:34 2023 " "Processing ended: Fri Mar 24 17:49:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679690975002 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679690975002 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679690975002 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690975002 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679690975827 ""}
