{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 12:19:52 2017 " "Info: Processing started: Tue May 16 12:19:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cursach.bdf" "" { Schematic "D:/AVP/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6\" as buffer" {  } { { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] memory memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a29~porta_datain_reg0 48.86 MHz 20.466 ns Internal " "Info: Clock \"clk\" has Internal fmax of 48.86 MHz between source register \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination memory \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a29~porta_datain_reg0\" (period= 20.466 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.065 ns + Longest register memory " "Info: + Longest register to memory delay is 7.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X22_Y14_N3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 25; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.225 ns) 1.707 ns cpu:inst1\|saveRes:inst11\|inst10~0 2 COMB LCCOMB_X22_Y14_N10 7 " "Info: 2: + IC(1.482 ns) + CELL(0.225 ns) = 1.707 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 7; COMB Node = 'cpu:inst1\|saveRes:inst11\|inst10~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] cpu:inst1|saveRes:inst11|inst10~0 } "NODE_NAME" } } { "saveRes.bdf" "" { Schematic "D:/AVP/SIFO/cursach/saveRes.bdf" { { 280 416 480 328 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.228 ns) 2.310 ns cpu:inst1\|saveRes:inst11\|inst17~0 3 COMB LCCOMB_X21_Y14_N18 32 " "Info: 3: + IC(0.375 ns) + CELL(0.228 ns) = 2.310 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 32; COMB Node = 'cpu:inst1\|saveRes:inst11\|inst17~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { cpu:inst1|saveRes:inst11|inst10~0 cpu:inst1|saveRes:inst11|inst17~0 } "NODE_NAME" } } { "saveRes.bdf" "" { Schematic "D:/AVP/SIFO/cursach/saveRes.bdf" { { 512 272 336 560 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.272 ns) 3.444 ns cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[14\]~16 4 COMB LCCOMB_X22_Y16_N6 11 " "Info: 4: + IC(0.862 ns) + CELL(0.272 ns) = 3.444 ns; Loc. = LCCOMB_X22_Y16_N6; Fanout = 11; COMB Node = 'cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[14\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { cpu:inst1|saveRes:inst11|inst17~0 cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[14]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.228 ns) 5.068 ns memory:inst\|lpm_ram_io:inst1\|datatri\[14\]~15 5 COMB LCCOMB_X23_Y14_N20 2 " "Info: 5: + IC(1.396 ns) + CELL(0.228 ns) = 5.068 ns; Loc. = LCCOMB_X23_Y14_N20; Fanout = 2; COMB Node = 'memory:inst\|lpm_ram_io:inst1\|datatri\[14\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[14]~16 memory:inst|lpm_ram_io:inst1|datatri[14]~15 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.096 ns) 7.065 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a29~porta_datain_reg0 6 MEM M4K_X8_Y4 1 " "Info: 6: + IC(1.901 ns) + CELL(0.096 ns) = 7.065 ns; Loc. = M4K_X8_Y4; Fanout = 1; MEM Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a29~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.997 ns" { memory:inst|lpm_ram_io:inst1|datatri[14]~15 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a29~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/AVP/SIFO/cursach/db/altsyncram_ii91.tdf" 595 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.049 ns ( 14.85 % ) " "Info: Total cell delay = 1.049 ns ( 14.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.016 ns ( 85.15 % ) " "Info: Total interconnect delay = 6.016 ns ( 85.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.065 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] cpu:inst1|saveRes:inst11|inst10~0 cpu:inst1|saveRes:inst11|inst17~0 cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[14]~16 memory:inst|lpm_ram_io:inst1|datatri[14]~15 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a29~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.065 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] {} cpu:inst1|saveRes:inst11|inst10~0 {} cpu:inst1|saveRes:inst11|inst17~0 {} cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[14]~16 {} memory:inst|lpm_ram_io:inst1|datatri[14]~15 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a29~porta_datain_reg0 {} } { 0.000ns 1.482ns 0.375ns 0.862ns 1.396ns 1.901ns } { 0.000ns 0.225ns 0.228ns 0.272ns 0.228ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.052 ns - Smallest " "Info: - Smallest clock skew is -3.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.350 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/AVP/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1056 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1056; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/AVP/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 2.350 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a29~porta_datain_reg0 3 MEM M4K_X8_Y4 1 " "Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X8_Y4; Fanout = 1; MEM Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a29~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a29~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/AVP/SIFO/cursach/db/altsyncram_ii91.tdf" 595 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.81 % ) " "Info: Total cell delay = 1.335 ns ( 56.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 43.19 % ) " "Info: Total interconnect delay = 1.015 ns ( 43.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a29~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a29~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.402 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/AVP/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.712 ns) 2.762 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X18_Y12_N13 2 " "Info: 2: + IC(1.196 ns) + CELL(0.712 ns) = 2.762 ns; Loc. = LCFF_X18_Y12_N13; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.000 ns) 4.121 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G4 29 " "Info: 3: + IC(1.359 ns) + CELL(0.000 ns) = 4.121 ns; Loc. = CLKCTRL_G4; Fanout = 29; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 5.402 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X22_Y14_N3 25 " "Info: 4: + IC(0.663 ns) + CELL(0.618 ns) = 5.402 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 25; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 40.43 % ) " "Info: Total cell delay = 2.184 ns ( 40.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.218 ns ( 59.57 % ) " "Info: Total interconnect delay = 3.218 ns ( 59.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.196ns 1.359ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a29~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a29~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.196ns 1.359ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ii91.tdf" "" { Text "D:/AVP/SIFO/cursach/db/altsyncram_ii91.tdf" 595 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_ii91.tdf" "" { Text "D:/AVP/SIFO/cursach/db/altsyncram_ii91.tdf" 595 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.065 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] cpu:inst1|saveRes:inst11|inst10~0 cpu:inst1|saveRes:inst11|inst17~0 cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[14]~16 memory:inst|lpm_ram_io:inst1|datatri[14]~15 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a29~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.065 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] {} cpu:inst1|saveRes:inst11|inst10~0 {} cpu:inst1|saveRes:inst11|inst17~0 {} cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[14]~16 {} memory:inst|lpm_ram_io:inst1|datatri[14]~15 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a29~porta_datain_reg0 {} } { 0.000ns 1.482ns 0.375ns 0.862ns 1.396ns 1.901ns } { 0.000ns 0.225ns 0.228ns 0.272ns 0.228ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a29~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a29~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.196ns 1.359ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\] cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] clk 1.052 ns " "Info: Found hold time violation between source  pin or register \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]\" and destination pin or register \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]\" for clock \"clk\" (Hold time is 1.052 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.922 ns + Largest " "Info: + Largest clock skew is 2.922 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.402 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/AVP/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.712 ns) 2.762 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X18_Y12_N13 2 " "Info: 2: + IC(1.196 ns) + CELL(0.712 ns) = 2.762 ns; Loc. = LCFF_X18_Y12_N13; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.000 ns) 4.121 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G4 29 " "Info: 3: + IC(1.359 ns) + CELL(0.000 ns) = 4.121 ns; Loc. = CLKCTRL_G4; Fanout = 29; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 5.402 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X22_Y14_N29 6 " "Info: 4: + IC(0.663 ns) + CELL(0.618 ns) = 5.402 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 6; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 40.43 % ) " "Info: Total cell delay = 2.184 ns ( 40.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.218 ns ( 59.57 % ) " "Info: Total interconnect delay = 3.218 ns ( 59.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.196ns 1.359ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.480 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/AVP/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1056 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1056; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/AVP/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\] 3 REG LCFF_X21_Y14_N21 30 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 30; REG Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/AVP/SIFO/cursach/db/altsyncram_ii91.tdf" 40 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.196ns 1.359ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/altsyncram_ii91.tdf" "" { Text "D:/AVP/SIFO/cursach/db/altsyncram_ii91.tdf" 40 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.925 ns - Shortest register register " "Info: - Shortest register to register delay is 1.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\] 1 REG LCFF_X21_Y14_N21 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 30; REG Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/AVP/SIFO/cursach/db/altsyncram_ii91.tdf" 40 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.228 ns) 0.831 ns memory:inst\|lpm_ram_io:inst1\|datatri\[14\]~0 2 COMB LCCOMB_X23_Y14_N22 2 " "Info: 2: + IC(0.603 ns) + CELL(0.228 ns) = 0.831 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 2; COMB Node = 'memory:inst\|lpm_ram_io:inst1\|datatri\[14\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] memory:inst|lpm_ram_io:inst1|datatri[14]~0 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.228 ns) 1.301 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[14\]~15 3 COMB LCCOMB_X23_Y14_N18 4 " "Info: 3: + IC(0.242 ns) + CELL(0.228 ns) = 1.301 ns; Loc. = LCCOMB_X23_Y14_N18; Fanout = 4; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[14\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { memory:inst|lpm_ram_io:inst1|datatri[14]~0 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[14]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.309 ns) 1.925 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X22_Y14_N29 6 " "Info: 4: + IC(0.315 ns) + CELL(0.309 ns) = 1.925 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 6; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[14]~15 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.765 ns ( 39.74 % ) " "Info: Total cell delay = 0.765 ns ( 39.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 60.26 % ) " "Info: Total interconnect delay = 1.160 ns ( 60.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] memory:inst|lpm_ram_io:inst1|datatri[14]~0 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[14]~15 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.925 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} memory:inst|lpm_ram_io:inst1|datatri[14]~0 {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[14]~15 {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.603ns 0.242ns 0.315ns } { 0.000ns 0.228ns 0.228ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_ii91.tdf" "" { Text "D:/AVP/SIFO/cursach/db/altsyncram_ii91.tdf" 40 15 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.196ns 1.359ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] memory:inst|lpm_ram_io:inst1|datatri[14]~0 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[14]~15 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.925 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} memory:inst|lpm_ram_io:inst1|datatri[14]~0 {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[14]~15 {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.603ns 0.242ns 0.315ns } { 0.000ns 0.228ns 0.228ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk cpu_out\[2\] cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] 15.123 ns register " "Info: tco from clock \"clk\" to destination pin \"cpu_out\[2\]\" through register \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is 15.123 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.402 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/AVP/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.712 ns) 2.762 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X18_Y12_N13 2 " "Info: 2: + IC(1.196 ns) + CELL(0.712 ns) = 2.762 ns; Loc. = LCFF_X18_Y12_N13; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.000 ns) 4.121 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G4 29 " "Info: 3: + IC(1.359 ns) + CELL(0.000 ns) = 4.121 ns; Loc. = CLKCTRL_G4; Fanout = 29; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 5.402 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X22_Y14_N3 25 " "Info: 4: + IC(0.663 ns) + CELL(0.618 ns) = 5.402 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 25; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 40.43 % ) " "Info: Total cell delay = 2.184 ns ( 40.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.218 ns ( 59.57 % ) " "Info: Total interconnect delay = 3.218 ns ( 59.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.196ns 1.359ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.627 ns + Longest register pin " "Info: + Longest register to pin delay is 9.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X22_Y14_N3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 25; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.346 ns) 1.362 ns cpu:inst1\|saveRes:inst11\|inst11~0 2 COMB LCCOMB_X22_Y14_N16 3 " "Info: 2: + IC(1.016 ns) + CELL(0.346 ns) = 1.362 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 3; COMB Node = 'cpu:inst1\|saveRes:inst11\|inst11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] cpu:inst1|saveRes:inst11|inst11~0 } "NODE_NAME" } } { "saveRes.bdf" "" { Schematic "D:/AVP/SIFO/cursach/saveRes.bdf" { { 152 416 480 200 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.053 ns) 3.377 ns cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[14\]~31 3 COMB LCCOMB_X23_Y16_N14 15 " "Info: 3: + IC(1.962 ns) + CELL(0.053 ns) = 3.377 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 15; COMB Node = 'cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[14\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { cpu:inst1|saveRes:inst11|inst11~0 cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[14]~31 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(0.053 ns) 5.595 ns cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[2\]~45 4 COMB LCCOMB_X21_Y15_N8 1 " "Info: 4: + IC(2.165 ns) + CELL(0.053 ns) = 5.595 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 1; COMB Node = 'cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[2\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[14]~31 cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~45 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(2.104 ns) 9.627 ns cpu_out\[2\] 5 PIN PIN_P7 0 " "Info: 5: + IC(1.928 ns) + CELL(2.104 ns) = 9.627 ns; Loc. = PIN_P7; Fanout = 0; PIN Node = 'cpu_out\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.032 ns" { cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~45 cpu_out[2] } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/AVP/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.556 ns ( 26.55 % ) " "Info: Total cell delay = 2.556 ns ( 26.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.071 ns ( 73.45 % ) " "Info: Total interconnect delay = 7.071 ns ( 73.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.627 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] cpu:inst1|saveRes:inst11|inst11~0 cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[14]~31 cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~45 cpu_out[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.627 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] {} cpu:inst1|saveRes:inst11|inst11~0 {} cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[14]~31 {} cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~45 {} cpu_out[2] {} } { 0.000ns 1.016ns 1.962ns 2.165ns 1.928ns } { 0.000ns 0.346ns 0.053ns 0.053ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.196ns 1.359ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.627 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] cpu:inst1|saveRes:inst11|inst11~0 cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[14]~31 cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~45 cpu_out[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.627 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] {} cpu:inst1|saveRes:inst11|inst11~0 {} cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[14]~31 {} cpu:inst1|saveRes:inst11|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~45 {} cpu_out[2] {} } { 0.000ns 1.016ns 1.962ns 2.165ns 1.928ns } { 0.000ns 0.346ns 0.053ns 0.053ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 12:19:53 2017 " "Info: Processing ended: Tue May 16 12:19:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
