<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0G1X0X_G3X0X Driver Library: DL_MCAN_INTR_SRC</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0G1X0X_G3X0X Driver Library
   &#160;<span id="projectnumber">2.00.01.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DL_MCAN_INTR_SRC<div class="ingroups"><a class="el" href="group___m_c_a_n.html">Modular Controller Area Network (MCAN)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for DL_MCAN_INTR_SRC:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___d_l___m_c_a_n___i_n_t_r___s_r_c.png" border="0" alt="" usemap="#group______d__l______m__c__a__n______i__n__t__r______s__r__c"/>
<map name="group______d__l______m__c__a__n______i__n__t__r______s__r__c" id="group______d__l______m__c__a__n______i__n__t__r______s__r__c">
<area shape="rect" id="node2" href="group___m_c_a_n.html" title="Modular Controller\l Area Network (MCAN)" alt="" coords="5,5,175,47"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5b00cb41fdddb7d84949bf58625a94b6"><td class="memItemLeft" align="right" valign="top"><a id="ga5b00cb41fdddb7d84949bf58625a94b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga5b00cb41fdddb7d84949bf58625a94b6">DL_MCAN_INTR_SRC_RX_FIFO0_NEW_MSG</a>&#160;&#160;&#160;(MCAN_IR_RF0N_MASK)</td></tr>
<tr class="memdesc:ga5b00cb41fdddb7d84949bf58625a94b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO 0 New Message interrupt. <br /></td></tr>
<tr class="separator:ga5b00cb41fdddb7d84949bf58625a94b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ceedbbaae77346e235df4a2934c730"><td class="memItemLeft" align="right" valign="top"><a id="ga88ceedbbaae77346e235df4a2934c730"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga88ceedbbaae77346e235df4a2934c730">DL_MCAN_INTR_SRC_RX_FIFO0_WATERMARK</a>&#160;&#160;&#160;(MCAN_IR_RF0W_MASK)</td></tr>
<tr class="memdesc:ga88ceedbbaae77346e235df4a2934c730"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO 0 Watermark Reached interrupt. <br /></td></tr>
<tr class="separator:ga88ceedbbaae77346e235df4a2934c730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970ba0636395cfc3682fa9b633898167"><td class="memItemLeft" align="right" valign="top"><a id="ga970ba0636395cfc3682fa9b633898167"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga970ba0636395cfc3682fa9b633898167">DL_MCAN_INTR_SRC_RX_FIFO0_FULL</a>&#160;&#160;&#160;(MCAN_IR_RF0F_MASK)</td></tr>
<tr class="memdesc:ga970ba0636395cfc3682fa9b633898167"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO 0 Full interrupt. <br /></td></tr>
<tr class="separator:ga970ba0636395cfc3682fa9b633898167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54220ab0ff7cf8d58ecfaafe545f58a6"><td class="memItemLeft" align="right" valign="top"><a id="ga54220ab0ff7cf8d58ecfaafe545f58a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga54220ab0ff7cf8d58ecfaafe545f58a6">DL_MCAN_INTR_SRC_RX_FIFO0_MSG_LOST</a>&#160;&#160;&#160;(MCAN_IR_RF0L_MASK)</td></tr>
<tr class="memdesc:ga54220ab0ff7cf8d58ecfaafe545f58a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO 0 Message Lost interrupt. <br /></td></tr>
<tr class="separator:ga54220ab0ff7cf8d58ecfaafe545f58a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ba84dfe484e3320303d214654686b4"><td class="memItemLeft" align="right" valign="top"><a id="ga07ba84dfe484e3320303d214654686b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga07ba84dfe484e3320303d214654686b4">DL_MCAN_INTR_SRC_RX_FIFO1_NEW_MSG</a>&#160;&#160;&#160;(MCAN_IR_RF1N_MASK)</td></tr>
<tr class="memdesc:ga07ba84dfe484e3320303d214654686b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO 1 New Message interrupt. <br /></td></tr>
<tr class="separator:ga07ba84dfe484e3320303d214654686b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25681b5e87a1ae803ac7ba88c5327c0"><td class="memItemLeft" align="right" valign="top"><a id="gac25681b5e87a1ae803ac7ba88c5327c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#gac25681b5e87a1ae803ac7ba88c5327c0">DL_MCAN_INTR_SRC_RX_FIFO1_WATERMARK</a>&#160;&#160;&#160;(MCAN_IR_RF1W_MASK)</td></tr>
<tr class="memdesc:gac25681b5e87a1ae803ac7ba88c5327c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO 1 Watermark Reached interrupt. <br /></td></tr>
<tr class="separator:gac25681b5e87a1ae803ac7ba88c5327c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4374d1a2b971d664c957c01948d383"><td class="memItemLeft" align="right" valign="top"><a id="gaac4374d1a2b971d664c957c01948d383"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#gaac4374d1a2b971d664c957c01948d383">DL_MCAN_INTR_SRC_RX_FIFO1_FULL</a>&#160;&#160;&#160;(MCAN_IR_RF1F_MASK)</td></tr>
<tr class="memdesc:gaac4374d1a2b971d664c957c01948d383"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO 1 Full interrupt. <br /></td></tr>
<tr class="separator:gaac4374d1a2b971d664c957c01948d383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ba6fdf85237ba71de14986ae3ccfe5"><td class="memItemLeft" align="right" valign="top"><a id="ga78ba6fdf85237ba71de14986ae3ccfe5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga78ba6fdf85237ba71de14986ae3ccfe5">DL_MCAN_INTR_SRC_RX_FIFO1_MSG_LOST</a>&#160;&#160;&#160;(MCAN_IR_RF1L_MASK)</td></tr>
<tr class="memdesc:ga78ba6fdf85237ba71de14986ae3ccfe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO 1 Message Lost interrupt. <br /></td></tr>
<tr class="separator:ga78ba6fdf85237ba71de14986ae3ccfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace74acd99f6308508fed10d50876a7e0"><td class="memItemLeft" align="right" valign="top"><a id="gace74acd99f6308508fed10d50876a7e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#gace74acd99f6308508fed10d50876a7e0">DL_MCAN_INTR_SRC_HIGH_PRIO_MSG</a>&#160;&#160;&#160;(MCAN_IR_HPM_MASK)</td></tr>
<tr class="memdesc:gace74acd99f6308508fed10d50876a7e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">High Priority Message interrupt. <br /></td></tr>
<tr class="separator:gace74acd99f6308508fed10d50876a7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc18156c8b54444e0775d5226f347d54"><td class="memItemLeft" align="right" valign="top"><a id="gadc18156c8b54444e0775d5226f347d54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#gadc18156c8b54444e0775d5226f347d54">DL_MCAN_INTR_SRC_TRANS_COMPLETE</a>&#160;&#160;&#160;(MCAN_IR_TC_MASK)</td></tr>
<tr class="memdesc:gadc18156c8b54444e0775d5226f347d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission Completed interrupt. <br /></td></tr>
<tr class="separator:gadc18156c8b54444e0775d5226f347d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b3b4b396beacad70063f66f0237783"><td class="memItemLeft" align="right" valign="top"><a id="ga58b3b4b396beacad70063f66f0237783"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga58b3b4b396beacad70063f66f0237783">DL_MCAN_INTR_SRC_TRANS_CANCEL_FINISH</a>&#160;&#160;&#160;(MCAN_IR_TCF_MASK)</td></tr>
<tr class="memdesc:ga58b3b4b396beacad70063f66f0237783"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission Cancellation Finished interrupt. <br /></td></tr>
<tr class="separator:ga58b3b4b396beacad70063f66f0237783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b60c40e1ccb0ce266ec06959780321"><td class="memItemLeft" align="right" valign="top"><a id="gac4b60c40e1ccb0ce266ec06959780321"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#gac4b60c40e1ccb0ce266ec06959780321">DL_MCAN_INTR_SRC_TX_FIFO_EMPTY</a>&#160;&#160;&#160;(MCAN_IR_TFE_MASK)</td></tr>
<tr class="memdesc:gac4b60c40e1ccb0ce266ec06959780321"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx FIFO Empty interrupt. <br /></td></tr>
<tr class="separator:gac4b60c40e1ccb0ce266ec06959780321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c2807ebbdf71b1b6de524bae67fc5f"><td class="memItemLeft" align="right" valign="top"><a id="ga43c2807ebbdf71b1b6de524bae67fc5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga43c2807ebbdf71b1b6de524bae67fc5f">DL_MCAN_INTR_SRC_TX_EVT_FIFO_NEW_ENTRY</a>&#160;&#160;&#160;(MCAN_IR_TEFN_MASK)</td></tr>
<tr class="memdesc:ga43c2807ebbdf71b1b6de524bae67fc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Event FIFO New Entry interrupt. <br /></td></tr>
<tr class="separator:ga43c2807ebbdf71b1b6de524bae67fc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefcca6c9bffbf29f49fb66b172fc80dc"><td class="memItemLeft" align="right" valign="top"><a id="gaefcca6c9bffbf29f49fb66b172fc80dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#gaefcca6c9bffbf29f49fb66b172fc80dc">DL_MCAN_INTR_SRC_TX_EVT_FIFO_WATERMARK</a>&#160;&#160;&#160;(MCAN_IR_TEFW_MASK)</td></tr>
<tr class="memdesc:gaefcca6c9bffbf29f49fb66b172fc80dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Event FIFO Watermark Reached interrupt. <br /></td></tr>
<tr class="separator:gaefcca6c9bffbf29f49fb66b172fc80dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128463b7243c451ee168004255132ced"><td class="memItemLeft" align="right" valign="top"><a id="ga128463b7243c451ee168004255132ced"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga128463b7243c451ee168004255132ced">DL_MCAN_INTR_SRC_TX_EVT_FIFO_FULL</a>&#160;&#160;&#160;(MCAN_IR_TEFF_MASK)</td></tr>
<tr class="memdesc:ga128463b7243c451ee168004255132ced"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Event FIFO Full interrupt. <br /></td></tr>
<tr class="separator:ga128463b7243c451ee168004255132ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad040a009de0aa4fbccc20e4ccaafde57"><td class="memItemLeft" align="right" valign="top"><a id="gad040a009de0aa4fbccc20e4ccaafde57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#gad040a009de0aa4fbccc20e4ccaafde57">DL_MCAN_INTR_SRC_TX_EVT_FIFO_ELEM_LOST</a>&#160;&#160;&#160;(MCAN_IR_TEFL_MASK)</td></tr>
<tr class="memdesc:gad040a009de0aa4fbccc20e4ccaafde57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Event FIFO Element Lost interrupt. <br /></td></tr>
<tr class="separator:gad040a009de0aa4fbccc20e4ccaafde57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44740cc3f359c6c9e5851364b8b10fc4"><td class="memItemLeft" align="right" valign="top"><a id="ga44740cc3f359c6c9e5851364b8b10fc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga44740cc3f359c6c9e5851364b8b10fc4">DL_MCAN_INTR_SRC_TIMESTAMP_WRAPAROUND</a>&#160;&#160;&#160;(MCAN_IR_TSW_MASK)</td></tr>
<tr class="memdesc:ga44740cc3f359c6c9e5851364b8b10fc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timestamp Wraparound interrupt. <br /></td></tr>
<tr class="separator:ga44740cc3f359c6c9e5851364b8b10fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943eada68b3b1743718bfac109f8c33f"><td class="memItemLeft" align="right" valign="top"><a id="ga943eada68b3b1743718bfac109f8c33f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga943eada68b3b1743718bfac109f8c33f">DL_MCAN_INTR_SRC_MSG_RAM_ACCESS_FAILURE</a>&#160;&#160;&#160;(MCAN_IR_MRAF_MASK)</td></tr>
<tr class="memdesc:ga943eada68b3b1743718bfac109f8c33f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Message RAM Access Failure interrupt. <br /></td></tr>
<tr class="separator:ga943eada68b3b1743718bfac109f8c33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbd96463f26db06820f3ae31150c7e5"><td class="memItemLeft" align="right" valign="top"><a id="ga3bbd96463f26db06820f3ae31150c7e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga3bbd96463f26db06820f3ae31150c7e5">DL_MCAN_INTR_SRC_TIMEOUT</a>&#160;&#160;&#160;(MCAN_IR_TOO_MASK)</td></tr>
<tr class="memdesc:ga3bbd96463f26db06820f3ae31150c7e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timeout Occurred interrupt. <br /></td></tr>
<tr class="separator:ga3bbd96463f26db06820f3ae31150c7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04172728f211378da7767c8b21adf56"><td class="memItemLeft" align="right" valign="top"><a id="gac04172728f211378da7767c8b21adf56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#gac04172728f211378da7767c8b21adf56">DL_MCAN_INTR_SRC_DEDICATED_RX_BUFF_MSG</a>&#160;&#160;&#160;(MCAN_IR_DRX_MASK)</td></tr>
<tr class="memdesc:gac04172728f211378da7767c8b21adf56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Message stored to Dedicated Rx Buffer interrupt. <br /></td></tr>
<tr class="separator:gac04172728f211378da7767c8b21adf56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f09c76e528959130b2016ecfea1099"><td class="memItemLeft" align="right" valign="top"><a id="gad2f09c76e528959130b2016ecfea1099"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#gad2f09c76e528959130b2016ecfea1099">DL_MCAN_INTR_SRC_BIT_ERR_UNCORRECTED</a>&#160;&#160;&#160;(MCAN_IR_BEU_MASK)</td></tr>
<tr class="memdesc:gad2f09c76e528959130b2016ecfea1099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Error Uncorrected interrupt. <br /></td></tr>
<tr class="separator:gad2f09c76e528959130b2016ecfea1099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa56c50afca92370766731bb6b2e3ae38"><td class="memItemLeft" align="right" valign="top"><a id="gaa56c50afca92370766731bb6b2e3ae38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#gaa56c50afca92370766731bb6b2e3ae38">DL_MCAN_INTR_SRC_ERR_LOG_OVRFLW</a>&#160;&#160;&#160;(MCAN_IR_ELO_MASK)</td></tr>
<tr class="memdesc:gaa56c50afca92370766731bb6b2e3ae38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Logging Overflow interrupt. <br /></td></tr>
<tr class="separator:gaa56c50afca92370766731bb6b2e3ae38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a933a102a78de03a844c932b4f31005"><td class="memItemLeft" align="right" valign="top"><a id="ga1a933a102a78de03a844c932b4f31005"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga1a933a102a78de03a844c932b4f31005">DL_MCAN_INTR_SRC_ERR_PASSIVE</a>&#160;&#160;&#160;(MCAN_IR_EP_MASK)</td></tr>
<tr class="memdesc:ga1a933a102a78de03a844c932b4f31005"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Passive interrupt. <br /></td></tr>
<tr class="separator:ga1a933a102a78de03a844c932b4f31005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa234a98ba6e9ef0b9d776a15ab4a91e"><td class="memItemLeft" align="right" valign="top"><a id="gafa234a98ba6e9ef0b9d776a15ab4a91e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#gafa234a98ba6e9ef0b9d776a15ab4a91e">DL_MCAN_INTR_SRC_WARNING_STATUS</a>&#160;&#160;&#160;(MCAN_IR_EW_MASK)</td></tr>
<tr class="memdesc:gafa234a98ba6e9ef0b9d776a15ab4a91e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Warning Status interrupt. <br /></td></tr>
<tr class="separator:gafa234a98ba6e9ef0b9d776a15ab4a91e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee9344d1d6cf51ee148b7d8604c9db1"><td class="memItemLeft" align="right" valign="top"><a id="ga5ee9344d1d6cf51ee148b7d8604c9db1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga5ee9344d1d6cf51ee148b7d8604c9db1">DL_MCAN_INTR_SRC_BUS_OFF_STATUS</a>&#160;&#160;&#160;(MCAN_IR_BO_MASK)</td></tr>
<tr class="memdesc:ga5ee9344d1d6cf51ee148b7d8604c9db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus_Off Status interrupt. <br /></td></tr>
<tr class="separator:ga5ee9344d1d6cf51ee148b7d8604c9db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga036e55f3bef78a0f1e6c58a75583c143"><td class="memItemLeft" align="right" valign="top"><a id="ga036e55f3bef78a0f1e6c58a75583c143"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga036e55f3bef78a0f1e6c58a75583c143">DL_MCAN_INTR_SRC_WATCHDOG</a>&#160;&#160;&#160;(MCAN_IR_WDI_MASK)</td></tr>
<tr class="memdesc:ga036e55f3bef78a0f1e6c58a75583c143"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Interrupt interrupt. <br /></td></tr>
<tr class="separator:ga036e55f3bef78a0f1e6c58a75583c143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5e0cbefad8de87a09d9617af91ef1f"><td class="memItemLeft" align="right" valign="top"><a id="gafa5e0cbefad8de87a09d9617af91ef1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#gafa5e0cbefad8de87a09d9617af91ef1f">DL_MCAN_INTR_SRC_PROTOCOL_ERR_ARB</a>&#160;&#160;&#160;(MCAN_IR_PEA_MASK)</td></tr>
<tr class="memdesc:gafa5e0cbefad8de87a09d9617af91ef1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protocol Error in Arbitration Phase interrupt. <br /></td></tr>
<tr class="separator:gafa5e0cbefad8de87a09d9617af91ef1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8c20a680a9b12086c50c114f657817b"><td class="memItemLeft" align="right" valign="top"><a id="gad8c20a680a9b12086c50c114f657817b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#gad8c20a680a9b12086c50c114f657817b">DL_MCAN_INTR_SRC_PROTOCOL_ERR_DATA</a>&#160;&#160;&#160;(MCAN_IR_PED_MASK)</td></tr>
<tr class="memdesc:gad8c20a680a9b12086c50c114f657817b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protocol Error in Data Phase interrupt. <br /></td></tr>
<tr class="separator:gad8c20a680a9b12086c50c114f657817b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9fba93ac88e77ac34d2133ea516d3f"><td class="memItemLeft" align="right" valign="top"><a id="ga3f9fba93ac88e77ac34d2133ea516d3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___m_c_a_n___i_n_t_r___s_r_c.html#ga3f9fba93ac88e77ac34d2133ea516d3f">DL_MCAN_INTR_SRC_RES_ADDR_ACCESS</a>&#160;&#160;&#160;(MCAN_IR_ARA_MASK)</td></tr>
<tr class="memdesc:ga3f9fba93ac88e77ac34d2133ea516d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to Reserved Address interrupt. <br /></td></tr>
<tr class="separator:ga3f9fba93ac88e77ac34d2133ea516d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">Â© Copyright 1995-2024</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
