
Lab2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00000544  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .exception    00000200  80002600  80002600  00002a00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000000a0  80002800  80002800  00002c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  5 .bss          000000f0  00000008  00000008  00000000  2**2
                  ALLOC
  6 .heap         0000ef08  000000f8  000000f8  00000000  2**0
                  ALLOC
  7 .comment      00000030  00000000  00000000  00002ca0  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000128  00000000  00000000  00002cd0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 00000120  00000000  00000000  00002df8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00003434  00000000  00000000  00002f18  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000054a  00000000  00000000  0000634c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00001747  00000000  00000000  00006896  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000001d4  00000000  00000000  00007fe0  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000009ee  00000000  00000000  000081b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00000285  00000000  00000000  00008ba2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 002c95b3  00000000  00000000  00008e27  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 18 .debug_ranges 000000c8  00000000  00000000  002d23e0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf db a4 	sub	pc,pc,-9308

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf fb a8 	sub	pc,pc,-1112

Disassembly of section .text:

80002008 <USART_init>:
80002008:	eb cd 40 80 	pushm	r7,lr
#include "USART_driver.h"

void USART_init(volatile avr32_usart_t * usart)
{
8000200c:	1a 97       	mov	r7,sp
8000200e:	20 2d       	sub	sp,8
80002010:	ef 4c ff f8 	st.w	r7[-8],r12
	USART_reset(); //Resets the mode register and the Control register.
80002014:	f0 1f 00 92 	mcall	8000225c <USART_init+0x254>
	// Mode register init
	usart->MR.onebit		= 0; //Start Frame Delimiter Selector - Start Frame delimiter is COMMAND or DATA SYNC.
80002018:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000201c:	72 18       	ld.w	r8,r9[0x4]
8000201e:	30 0a       	mov	r10,0
80002020:	f1 da d3 e1 	bfins	r8,r10,0x1f,0x1
80002024:	93 18       	st.w	r9[0x4],r8
	usart->MR.modsync		= 0; //Manchester Synchronization Mod - The Manchester Start bit is a 0 to 1 transition. 
80002026:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000202a:	72 18       	ld.w	r8,r9[0x4]
8000202c:	30 0a       	mov	r10,0
8000202e:	f1 da d3 c1 	bfins	r8,r10,0x1e,0x1
80002032:	93 18       	st.w	r9[0x4],r8
	usart->MR.man			= 0; //Manchester Encoder/Decoder Enable - Manchester Encoder/Decoder are disabled.
80002034:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002038:	72 18       	ld.w	r8,r9[0x4]
8000203a:	30 0a       	mov	r10,0
8000203c:	f1 da d3 a1 	bfins	r8,r10,0x1d,0x1
80002040:	93 18       	st.w	r9[0x4],r8
	usart->MR.filter		= 0; //Infrared Receive Line Filter - The USART does not filter the receive line.
80002042:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002046:	72 18       	ld.w	r8,r9[0x4]
80002048:	30 0a       	mov	r10,0
8000204a:	f1 da d3 81 	bfins	r8,r10,0x1c,0x1
8000204e:	93 18       	st.w	r9[0x4],r8
	usart->MR.max_iteration = 0; //MAX_ITERATION - Defines the maximum number of iterations in mode ISO7816, protocol T= 0.
80002050:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002054:	72 18       	ld.w	r8,r9[0x4]
80002056:	30 0a       	mov	r10,0
80002058:	f1 da d3 03 	bfins	r8,r10,0x18,0x3
8000205c:	93 18       	st.w	r9[0x4],r8
	usart->MR.var_sync		= 0; //Variable Synchronization of Command/Data Sync Start Frame Delimiter - User defined configuration of command or data sync field depending on SYNC value.
8000205e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002062:	72 18       	ld.w	r8,r9[0x4]
80002064:	30 0a       	mov	r10,0
80002066:	f1 da d2 c1 	bfins	r8,r10,0x16,0x1
8000206a:	93 18       	st.w	r9[0x4],r8
	usart->MR.dsnack		= 0; //Disable Successive NACK -  NACK is sent on the ISO line as soon as a parity error occurs in the received character (unless INACK is set).
8000206c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002070:	72 18       	ld.w	r8,r9[0x4]
80002072:	30 0a       	mov	r10,0
80002074:	f1 da d2 a1 	bfins	r8,r10,0x15,0x1
80002078:	93 18       	st.w	r9[0x4],r8
	usart->MR.inack			= 0; //Inhibit Non Acknowledge - The NACK is generated.
8000207a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000207e:	72 18       	ld.w	r8,r9[0x4]
80002080:	30 0a       	mov	r10,0
80002082:	f1 da d2 81 	bfins	r8,r10,0x14,0x1
80002086:	93 18       	st.w	r9[0x4],r8
	usart->MR.over          = 1; //Oversampling Mode - 8x Oversampling. 
80002088:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000208c:	72 18       	ld.w	r8,r9[0x4]
8000208e:	30 1a       	mov	r10,1
80002090:	f1 da d2 61 	bfins	r8,r10,0x13,0x1
80002094:	93 18       	st.w	r9[0x4],r8
	usart->MR.clko          = 0; //Clock Output Select - The USART does not drive the CLK pin.
80002096:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000209a:	72 18       	ld.w	r8,r9[0x4]
8000209c:	30 0a       	mov	r10,0
8000209e:	f1 da d2 41 	bfins	r8,r10,0x12,0x1
800020a2:	93 18       	st.w	r9[0x4],r8
	usart->MR.mode9         = 0; //9-bit Character Length - CTRL defines the character length.
800020a4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800020a8:	72 18       	ld.w	r8,r9[0x4]
800020aa:	30 0a       	mov	r10,0
800020ac:	f1 da d2 21 	bfins	r8,r10,0x11,0x1
800020b0:	93 18       	st.w	r9[0x4],r8
	usart->MR.msbf          = 0; //Bit Order or SPI Clock Polarity - Least Significant Bit is sent/received first.
800020b2:	ee f9 ff f8 	ld.w	r9,r7[-8]
800020b6:	72 18       	ld.w	r8,r9[0x4]
800020b8:	30 0a       	mov	r10,0
800020ba:	f1 da d2 01 	bfins	r8,r10,0x10,0x1
800020be:	93 18       	st.w	r9[0x4],r8
	usart->MR.chmode        = 0; //Channel Mode - Normal Mode (0 0).
800020c0:	ee f9 ff f8 	ld.w	r9,r7[-8]
800020c4:	72 18       	ld.w	r8,r9[0x4]
800020c6:	30 0a       	mov	r10,0
800020c8:	f1 da d1 c2 	bfins	r8,r10,0xe,0x2
800020cc:	93 18       	st.w	r9[0x4],r8
	usart->MR.nbstop        = 0; //Number of Stop Bits - 1 stop bit (0 0).
800020ce:	ee f9 ff f8 	ld.w	r9,r7[-8]
800020d2:	72 18       	ld.w	r8,r9[0x4]
800020d4:	30 0a       	mov	r10,0
800020d6:	f1 da d1 82 	bfins	r8,r10,0xc,0x2
800020da:	93 18       	st.w	r9[0x4],r8
	usart->MR.par           = 4; //Parity Type - No parity (1 0).
800020dc:	ee f9 ff f8 	ld.w	r9,r7[-8]
800020e0:	72 18       	ld.w	r8,r9[0x4]
800020e2:	30 4a       	mov	r10,4
800020e4:	f1 da d1 23 	bfins	r8,r10,0x9,0x3
800020e8:	93 18       	st.w	r9[0x4],r8
	usart->MR.sync          = 0; //Synchronous Mode Select or SPI Clock Phase - USART operates in Asynchronous Mode.
800020ea:	ee f9 ff f8 	ld.w	r9,r7[-8]
800020ee:	72 18       	ld.w	r8,r9[0x4]
800020f0:	30 0a       	mov	r10,0
800020f2:	f1 da d1 01 	bfins	r8,r10,0x8,0x1
800020f6:	93 18       	st.w	r9[0x4],r8
	usart->MR.chrl          = 3; //Character Length - 8 bits (1 1).
800020f8:	ee f9 ff f8 	ld.w	r9,r7[-8]
800020fc:	72 18       	ld.w	r8,r9[0x4]
800020fe:	30 3a       	mov	r10,3
80002100:	f1 da d0 c2 	bfins	r8,r10,0x6,0x2
80002104:	93 18       	st.w	r9[0x4],r8
	usart->MR.usclks        = 0; //Clock Selection - CLK_USART (0 0).
80002106:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000210a:	72 18       	ld.w	r8,r9[0x4]
8000210c:	30 0a       	mov	r10,0
8000210e:	f1 da d0 82 	bfins	r8,r10,0x4,0x2
80002112:	93 18       	st.w	r9[0x4],r8
	usart->MR.mode          = 0; //Mode - Normal (0 0).
80002114:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002118:	72 18       	ld.w	r8,r9[0x4]
8000211a:	30 0a       	mov	r10,0
8000211c:	f1 da d0 04 	bfins	r8,r10,0x0,0x4
80002120:	93 18       	st.w	r9[0x4],r8
	
	// Control register init
	usart->CR.rtsdis		= 0; //Request to Send Disable/Release SPI Chip Select - No effect. Does not operate in Master/Slave mode.
80002122:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002126:	72 08       	ld.w	r8,r9[0x0]
80002128:	30 0a       	mov	r10,0
8000212a:	f1 da d2 61 	bfins	r8,r10,0x13,0x1
8000212e:	93 08       	st.w	r9[0x0],r8
	usart->CR.rtsen         = 0; //Request to Send Enable/Force SPI Chip Select - No effect. Does not operate in Master/Slave mode.
80002130:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002134:	72 08       	ld.w	r8,r9[0x0]
80002136:	30 0a       	mov	r10,0
80002138:	f1 da d2 41 	bfins	r8,r10,0x12,0x1
8000213c:	93 08       	st.w	r9[0x0],r8
	usart->CR.retto         = 0; //Rearm Time-out - No effect.
8000213e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002142:	72 08       	ld.w	r8,r9[0x0]
80002144:	30 0a       	mov	r10,0
80002146:	f1 da d1 e1 	bfins	r8,r10,0xf,0x1
8000214a:	93 08       	st.w	r9[0x0],r8
	usart->CR.rstnack       = 0; //Reset Non Acknowledge - No effect.
8000214c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002150:	72 08       	ld.w	r8,r9[0x0]
80002152:	30 0a       	mov	r10,0
80002154:	f1 da d1 c1 	bfins	r8,r10,0xe,0x1
80002158:	93 08       	st.w	r9[0x0],r8
	usart->CR.rstit         = 0; //Reset Iterations - No effect.
8000215a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000215e:	72 08       	ld.w	r8,r9[0x0]
80002160:	30 0a       	mov	r10,0
80002162:	f1 da d1 a1 	bfins	r8,r10,0xd,0x1
80002166:	93 08       	st.w	r9[0x0],r8
	usart->CR.senda         = 0; //Send Address - No effect. 
80002168:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000216c:	72 08       	ld.w	r8,r9[0x0]
8000216e:	30 0a       	mov	r10,0
80002170:	f1 da d1 81 	bfins	r8,r10,0xc,0x1
80002174:	93 08       	st.w	r9[0x0],r8
	usart->CR.sttto         = 0; //Start Time-out - No effect.
80002176:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000217a:	72 08       	ld.w	r8,r9[0x0]
8000217c:	30 0a       	mov	r10,0
8000217e:	f1 da d1 61 	bfins	r8,r10,0xb,0x1
80002182:	93 08       	st.w	r9[0x0],r8
	usart->CR.stpbrk        = 0; //Stop Break - No effect.
80002184:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002188:	72 08       	ld.w	r8,r9[0x0]
8000218a:	30 0a       	mov	r10,0
8000218c:	f1 da d1 41 	bfins	r8,r10,0xa,0x1
80002190:	93 08       	st.w	r9[0x0],r8
	usart->CR.sttbrk        = 0; //Start Break - No effect.
80002192:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002196:	72 08       	ld.w	r8,r9[0x0]
80002198:	30 0a       	mov	r10,0
8000219a:	f1 da d1 21 	bfins	r8,r10,0x9,0x1
8000219e:	93 08       	st.w	r9[0x0],r8
	usart->CR.rststa        = 0; //Reset Status Bits - No effect.
800021a0:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021a4:	72 08       	ld.w	r8,r9[0x0]
800021a6:	30 0a       	mov	r10,0
800021a8:	f1 da d1 01 	bfins	r8,r10,0x8,0x1
800021ac:	93 08       	st.w	r9[0x0],r8
	usart->CR.txdis         = 0; //Transmitter Disable - No effect.
800021ae:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021b2:	72 08       	ld.w	r8,r9[0x0]
800021b4:	30 0a       	mov	r10,0
800021b6:	f1 da d0 e1 	bfins	r8,r10,0x7,0x1
800021ba:	93 08       	st.w	r9[0x0],r8
	usart->CR.txen          = 1; //Transmitter Enable. Enables the transmitter if TXDIS is 0.
800021bc:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021c0:	72 08       	ld.w	r8,r9[0x0]
800021c2:	30 1a       	mov	r10,1
800021c4:	f1 da d0 c1 	bfins	r8,r10,0x6,0x1
800021c8:	93 08       	st.w	r9[0x0],r8
	usart->CR.rxdis         = 0; //Receiver Disable - No effect.
800021ca:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021ce:	72 08       	ld.w	r8,r9[0x0]
800021d0:	30 0a       	mov	r10,0
800021d2:	f1 da d0 a1 	bfins	r8,r10,0x5,0x1
800021d6:	93 08       	st.w	r9[0x0],r8
	usart->CR.rxen          = 1; //Receiver Enable. Enables the receiver, if RXDIS is 0.
800021d8:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021dc:	72 08       	ld.w	r8,r9[0x0]
800021de:	30 1a       	mov	r10,1
800021e0:	f1 da d0 81 	bfins	r8,r10,0x4,0x1
800021e4:	93 08       	st.w	r9[0x0],r8
	usart->CR.rsttx         = 0; //Reset Transmitter - No effect.
800021e6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021ea:	72 08       	ld.w	r8,r9[0x0]
800021ec:	30 0a       	mov	r10,0
800021ee:	f1 da d0 61 	bfins	r8,r10,0x3,0x1
800021f2:	93 08       	st.w	r9[0x0],r8
	usart->CR.rstrx         = 0; //Reset Receiver - No effect.
800021f4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021f8:	72 08       	ld.w	r8,r9[0x0]
800021fa:	30 0a       	mov	r10,0
800021fc:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
80002200:	93 08       	st.w	r9[0x0],r8
	
	//BaudRateGeneratorRegister
	//Clock frequency = 115200 Hz
	//Baud Rate = 9600 
	//Baud Rate = Selected Clock/(8*CD)
	usart->BRGR.fp			= 4; //Fractional Part.
80002202:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002206:	72 88       	ld.w	r8,r9[0x20]
80002208:	30 4a       	mov	r10,4
8000220a:	f1 da d2 03 	bfins	r8,r10,0x10,0x3
8000220e:	93 88       	st.w	r9[0x20],r8
	usart->BRGR.cd          = 1; //Clock Divider.
80002210:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002214:	72 88       	ld.w	r8,r9[0x20]
80002216:	30 1a       	mov	r10,1
80002218:	f1 da d0 10 	bfins	r8,r10,0x0,0x10
8000221c:	93 88       	st.w	r9[0x20],r8
	
	volatile avr32_gpio_port_t * usart_gpio;
	//Set as peripheral ports instead of GPIO ports. 
	usart_gpio = &AVR32_GPIO.port[USART_RXD_PIN/GPIO_MAX_PIN_NUMBER];
8000221e:	fe 78 10 00 	mov	r8,-61440
80002222:	ef 48 ff fc 	st.w	r7[-4],r8
	usart_gpio->pmr0c = 1 << (USART_RXD_PIN & 0x1F); //Peripheral MUX register
80002226:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000222a:	32 09       	mov	r9,32
8000222c:	91 69       	st.w	r8[0x18],r9
	usart_gpio->pmr1c = 1 << (USART_RXD_PIN & 0x1F); //1 << (5 & 31)
8000222e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002232:	32 09       	mov	r9,32
80002234:	91 a9       	st.w	r8[0x28],r9
	usart_gpio->gperc = 1 << (USART_RXD_PIN & 0x1F); //Disables GPIO on receiver pin.
80002236:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000223a:	32 09       	mov	r9,32
8000223c:	91 29       	st.w	r8[0x8],r9
	
	usart_gpio->pmr0c = 1 << (USART_TXD_PIN & 0x1F); //1 << (6 & 31)
8000223e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002242:	34 09       	mov	r9,64
80002244:	91 69       	st.w	r8[0x18],r9
	usart_gpio->pmr1c = 1 << (USART_TXD_PIN & 0x1F);
80002246:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000224a:	34 09       	mov	r9,64
8000224c:	91 a9       	st.w	r8[0x28],r9
	usart_gpio->gperc = 1 << (USART_TXD_PIN & 0x1F); //Disables GPIO on transmitter pin.
8000224e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002252:	34 09       	mov	r9,64
80002254:	91 29       	st.w	r8[0x8],r9
}
80002256:	2f ed       	sub	sp,-8
80002258:	e3 cd 80 80 	ldm	sp++,r7,pc
8000225c:	80 00       	ld.sh	r0,r0[0x0]
8000225e:	23 c4       	sub	r4,60

80002260 <USART_getChar>:

char USART_getChar()
{
80002260:	eb cd 40 80 	pushm	r7,lr
80002264:	1a 97       	mov	r7,sp
80002266:	20 1d       	sub	sp,4
	volatile avr32_usart_t * usart = USART;
80002268:	fe 78 18 00 	mov	r8,-59392
8000226c:	ef 48 ff fc 	st.w	r7[-4],r8
	while(usart->CSR.rxrdy == 0) //Checks the Control Status Register if there is a character received ready to be read.
80002270:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002274:	70 58       	ld.w	r8,r8[0x14]
80002276:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000227a:	cf b0       	breq	80002270 <USART_getChar+0x10>
	{}
	return usart->RHR.rxchr; // Returns the character in the Receive Holding Register.	
8000227c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002280:	70 68       	ld.w	r8,r8[0x18]
80002282:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
80002286:	5c 88       	casts.h	r8
80002288:	5c 58       	castu.b	r8
}
8000228a:	10 9c       	mov	r12,r8
8000228c:	2f fd       	sub	sp,-4
8000228e:	e3 cd 80 80 	ldm	sp++,r7,pc

80002292 <USART_putChar>:

void USART_putChar(char c)
{
80002292:	eb cd 40 80 	pushm	r7,lr
80002296:	1a 97       	mov	r7,sp
80002298:	20 2d       	sub	sp,8
8000229a:	18 98       	mov	r8,r12
8000229c:	ef 68 ff f8 	st.b	r7[-8],r8
	volatile avr32_usart_t * usart = USART; 
800022a0:	fe 78 18 00 	mov	r8,-59392
800022a4:	ef 48 ff fc 	st.w	r7[-4],r8

	if((USART->csr & AVR32_USART_CSR_TXRDY_MASK) != 0)
800022a8:	fe 78 18 00 	mov	r8,-59392
800022ac:	70 58       	ld.w	r8,r8[0x14]
800022ae:	e2 18 00 02 	andl	r8,0x2,COH
800022b2:	c0 d0       	breq	800022cc <USART_putChar+0x3a>
	{
		USART->THR.txchr = c; //( c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
800022b4:	fe 79 18 00 	mov	r9,-59392
800022b8:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800022bc:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
800022c0:	f5 d8 b0 10 	bfexts	r10,r8,0x0,0x10
800022c4:	72 78       	ld.w	r8,r9[0x1c]
800022c6:	f1 da d0 09 	bfins	r8,r10,0x0,0x9
800022ca:	93 78       	st.w	r9[0x1c],r8
	}
}
800022cc:	2f ed       	sub	sp,-8
800022ce:	e3 cd 80 80 	ldm	sp++,r7,pc
800022d2:	d7 03       	nop

800022d4 <USART_getString>:

USART_getString(char input_string[])
{
800022d4:	eb cd 40 80 	pushm	r7,lr
800022d8:	1a 97       	mov	r7,sp
800022da:	20 4d       	sub	sp,16
800022dc:	ef 4c ff f0 	st.w	r7[-16],r12
	char input_char = '\0'; // char to receive
800022e0:	30 08       	mov	r8,0
800022e2:	ef 68 ff f7 	st.b	r7[-9],r8
	int i = 0;
800022e6:	30 08       	mov	r8,0
800022e8:	ef 48 ff f8 	st.w	r7[-8],r8
	volatile avr32_usart_t * usart = USART;
800022ec:	fe 78 18 00 	mov	r8,-59392
800022f0:	ef 48 ff fc 	st.w	r7[-4],r8
800022f4:	c0 28       	rjmp	800022f8 <USART_getString+0x24>
			{
				input_string[i] = input_char; // Put char to string
				i++;
			}
		}			
	}
800022f6:	d7 03       	nop
	char input_char = '\0'; // char to receive
	int i = 0;
	volatile avr32_usart_t * usart = USART;
	while (1) //Read if USART is ready
	{
		if(usart->CSR.rxrdy != 0) // If there is something to read
800022f8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022fc:	70 58       	ld.w	r8,r8[0x14]
800022fe:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002302:	cf a0       	breq	800022f6 <USART_getString+0x22>
		{
			input_char = USART_getChar(); // Read the first char in line
80002304:	f0 1f 00 16 	mcall	8000235c <USART_getString+0x88>
80002308:	18 98       	mov	r8,r12
8000230a:	ef 68 ff f7 	st.b	r7[-9],r8
			if(input_char == '\n') // When the user presses enter, return
8000230e:	ef 39 ff f7 	ld.ub	r9,r7[-9]
80002312:	30 a8       	mov	r8,10
80002314:	f0 09 18 00 	cp.b	r9,r8
80002318:	c1 41       	brne	80002340 <USART_getString+0x6c>
			{
				input_string[i] = '\n';
8000231a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000231e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002322:	10 09       	add	r9,r8
80002324:	30 a8       	mov	r8,10
80002326:	b2 88       	st.b	r9[0x0],r8
				input_string[i+1] = '\0';
80002328:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000232c:	2f f8       	sub	r8,-1
8000232e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002332:	10 09       	add	r9,r8
80002334:	30 08       	mov	r8,0
80002336:	b2 88       	st.b	r9[0x0],r8
				input_string[i] = input_char; // Put char to string
				i++;
			}
		}			
	}
}
80002338:	10 9c       	mov	r12,r8
8000233a:	2f cd       	sub	sp,-16
8000233c:	e3 cd 80 80 	ldm	sp++,r7,pc
				input_string[i+1] = '\0';
				break;
			}
			else
			{
				input_string[i] = input_char; // Put char to string
80002340:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002344:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002348:	10 09       	add	r9,r8
8000234a:	ef 38 ff f7 	ld.ub	r8,r7[-9]
8000234e:	b2 88       	st.b	r9[0x0],r8
				i++;
80002350:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002354:	2f f8       	sub	r8,-1
80002356:	ef 48 ff f8 	st.w	r7[-8],r8
			}
		}			
	}
8000235a:	cc fb       	rjmp	800022f8 <USART_getString+0x24>
8000235c:	80 00       	ld.sh	r0,r0[0x0]
8000235e:	22 60       	sub	r0,38

80002360 <USART_putString>:
}

void USART_putString(char output_string[])
{
80002360:	eb cd 40 80 	pushm	r7,lr
80002364:	1a 97       	mov	r7,sp
80002366:	20 3d       	sub	sp,12
80002368:	ef 4c ff f4 	st.w	r7[-12],r12
	volatile avr32_usart_t * usart = USART;
8000236c:	fe 78 18 00 	mov	r8,-59392
80002370:	ef 48 ff f8 	st.w	r7[-8],r8
	int i = 0;
80002374:	30 08       	mov	r8,0
80002376:	ef 48 ff fc 	st.w	r7[-4],r8
	while (output_string[i] != '\0') // Loop till end of string
8000237a:	c1 68       	rjmp	800023a6 <USART_putString+0x46>
	{
		if (usart->CSR.txrdy != 0) // If ready to write
8000237c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002380:	70 58       	ld.w	r8,r8[0x14]
80002382:	e2 18 00 02 	andl	r8,0x2,COH
80002386:	c1 00       	breq	800023a6 <USART_putString+0x46>
		{
			USART_putChar(output_string[i]);
80002388:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000238c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80002390:	f2 08 00 08 	add	r8,r9,r8
80002394:	11 88       	ld.ub	r8,r8[0x0]
80002396:	10 9c       	mov	r12,r8
80002398:	f0 1f 00 0a 	mcall	800023c0 <USART_putString+0x60>
			i++;
8000239c:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023a0:	2f f8       	sub	r8,-1
800023a2:	ef 48 ff fc 	st.w	r7[-4],r8

void USART_putString(char output_string[])
{
	volatile avr32_usart_t * usart = USART;
	int i = 0;
	while (output_string[i] != '\0') // Loop till end of string
800023a6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023aa:	ee f9 ff f4 	ld.w	r9,r7[-12]
800023ae:	f2 08 00 08 	add	r8,r9,r8
800023b2:	11 88       	ld.ub	r8,r8[0x0]
800023b4:	58 08       	cp.w	r8,0
800023b6:	ce 31       	brne	8000237c <USART_putString+0x1c>
		{
			USART_putChar(output_string[i]);
			i++;
		}		
	}	
}
800023b8:	2f dd       	sub	sp,-12
800023ba:	e3 cd 80 80 	ldm	sp++,r7,pc
800023be:	00 00       	add	r0,r0
800023c0:	80 00       	ld.sh	r0,r0[0x0]
800023c2:	22 92       	sub	r2,41

800023c4 <USART_reset>:

void USART_reset()
{
800023c4:	eb cd 40 80 	pushm	r7,lr
800023c8:	1a 97       	mov	r7,sp
800023ca:	20 1d       	sub	sp,4
	volatile avr32_usart_t * usart = USART;
800023cc:	fe 78 18 00 	mov	r8,-59392
800023d0:	ef 48 ff fc 	st.w	r7[-4],r8
	usart->mr = 0;	 //Reset Mode register	
800023d4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023d8:	30 09       	mov	r9,0
800023da:	91 19       	st.w	r8[0x4],r9
	
	//Reset Control register
	usart->cr = AVR32_USART_CR_RSTRX_MASK   |
800023dc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023e0:	e8 69 61 0c 	mov	r9,549132
800023e4:	91 09       	st.w	r8[0x0],r9
	AVR32_USART_CR_RSTTX_MASK   |
	AVR32_USART_CR_RSTSTA_MASK  |
	AVR32_USART_CR_RSTIT_MASK   |
	AVR32_USART_CR_RSTNACK_MASK |
	AVR32_USART_CR_RTSDIS_MASK;
800023e6:	2f fd       	sub	sp,-4
800023e8:	e3 cd 80 80 	ldm	sp++,r7,pc

800023ec <_get_interrupt_handler>:
 *
 * \return Interrupt handler to execute.
 */
__int_handler _get_interrupt_handler(uint32_t int_level);
__int_handler _get_interrupt_handler(uint32_t int_level)
{
800023ec:	eb cd 40 80 	pushm	r7,lr
800023f0:	1a 97       	mov	r7,sp
800023f2:	20 3d       	sub	sp,12
800023f4:	ef 4c ff f4 	st.w	r7[-12],r12
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
800023f8:	fe 78 08 00 	mov	r8,-63488
800023fc:	ee f9 ff f4 	ld.w	r9,r7[-12]
80002400:	f2 09 11 03 	rsub	r9,r9,3
80002404:	28 09       	sub	r9,-128
80002406:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000240a:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t int_req = AVR32_INTC.irr[int_grp];
8000240e:	fe 78 08 00 	mov	r8,-63488
80002412:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002416:	2c 09       	sub	r9,-64
80002418:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000241c:	ef 48 ff fc 	st.w	r7[-4],r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002420:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002424:	58 08       	cp.w	r8,0
80002426:	c1 30       	breq	8000244c <_get_interrupt_handler+0x60>
		? _int_handler_table[int_grp]._int_line_handler_table[32
80002428:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000242c:	48 b8       	lddpc	r8,80002458 <_get_interrupt_handler+0x6c>
8000242e:	a1 79       	lsl	r9,0x1
80002430:	2f f9       	sub	r9,-1
80002432:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80002436:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000243a:	f0 08 12 00 	clz	r8,r8
8000243e:	f0 08 11 1f 	rsub	r8,r8,31
			- clz(int_req) - 1]
80002442:	a3 68       	lsl	r8,0x2
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80002444:	f2 08 00 08 	add	r8,r9,r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002448:	70 08       	ld.w	r8,r8[0x0]
8000244a:	c0 28       	rjmp	8000244e <_get_interrupt_handler+0x62>
8000244c:	30 08       	mov	r8,0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
8000244e:	10 9c       	mov	r12,r8
80002450:	2f dd       	sub	sp,-12
80002452:	e3 cd 80 80 	ldm	sp++,r7,pc
80002456:	00 00       	add	r0,r0
80002458:	80 00       	ld.sh	r0,r0[0x0]
8000245a:	28 00       	sub	r0,-128

8000245c <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
8000245c:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002460:	fe c0 fe 60 	sub	r0,pc,-416

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80002464:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80002468:	d5 53       	csrf	0x15
  cp      r0, r1
8000246a:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
8000246c:	30 81       	mov	r1,8
  lda.w   r2, _data_lma
8000246e:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
80002470:	c0 72       	brcc	8000247e <idata_load_loop_end>
  st.d    r0++, r4
80002472:	fe c2 fb d2 	sub	r2,pc,-1070

80002476 <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
80002476:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002478:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
8000247a:	02 30       	cp.w	r0,r1
  cp      r0, r1
8000247c:	cf d3       	brcs	80002476 <idata_load_loop>

8000247e <idata_load_loop_end>:
  brhs    udata_clear_loop_end
8000247e:	30 80       	mov	r0,8
  mov     r2, 0
80002480:	e0 61 00 f8 	mov	r1,248
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80002484:	02 30       	cp.w	r0,r1
  cp      r0, r1
80002486:	c0 62       	brcc	80002492 <udata_clear_loop_end>
  brlo    udata_clear_loop
80002488:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
8000248a:	30 03       	mov	r3,0

8000248c <udata_clear_loop>:
8000248c:	a1 22       	st.d	r0++,r2
8000248e:	02 30       	cp.w	r0,r1
80002490:	cf e3       	brcs	8000248c <udata_clear_loop>

80002492 <udata_clear_loop_end>:
80002492:	fe cf ff 96 	sub	pc,pc,-106
80002496:	d7 03       	nop

80002498 <initLED>:
#define BUTTON_PORT (GPIO_PUSH_BUTTON_2 / GPIO_MAX_PIN_NUMBER)
// Pin for the button
#define BUTTON2_PIN (1 << (GPIO_PUSH_BUTTON_2 & (GPIO_MAX_PIN_NUMBER - 1)))

void initLED (void)
{
80002498:	eb cd 40 80 	pushm	r7,lr
8000249c:	1a 97       	mov	r7,sp
8000249e:	20 1d       	sub	sp,4
	// LED port pointer
	volatile avr32_gpio_port_t * led_port;
	// pointing to the correct port
	led_port = &AVR32_GPIO.port[LED_PORT];
800024a0:	fe 78 11 00 	mov	r8,-61184
800024a4:	ef 48 ff fc 	st.w	r7[-4],r8
	
	// Enables the registers for the LEDs
	led_port->gpers = LED0_BIT_VALUE;
800024a8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800024ac:	fc 19 08 00 	movh	r9,0x800
800024b0:	91 19       	st.w	r8[0x4],r9

	// Turning all LEDs off
	led_port->ovrs = LED0_BIT_VALUE;
800024b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800024b6:	fc 19 08 00 	movh	r9,0x800
800024ba:	f1 49 00 54 	st.w	r8[84],r9
	
	// setting the led pins to outputs
	led_port->oders = LED0_BIT_VALUE;
800024be:	ee f8 ff fc 	ld.w	r8,r7[-4]
800024c2:	fc 19 08 00 	movh	r9,0x800
800024c6:	f1 49 00 44 	st.w	r8[68],r9
}
800024ca:	2f fd       	sub	sp,-4
800024cc:	e3 cd 80 80 	ldm	sp++,r7,pc

800024d0 <initButton>:
// Initializes the button
void initButton (void)
{
800024d0:	eb cd 40 80 	pushm	r7,lr
800024d4:	1a 97       	mov	r7,sp
800024d6:	20 1d       	sub	sp,4
	// Button port pointer
	volatile avr32_gpio_port_t * button_port;
	button_port = &AVR32_GPIO.port[BUTTON_PORT];
800024d8:	fe 78 12 00 	mov	r8,-60928
800024dc:	ef 48 ff fc 	st.w	r7[-4],r8
	
	// Enables the register
	button_port->gpers = BUTTON2_PIN;
800024e0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800024e4:	e4 69 00 00 	mov	r9,262144
800024e8:	91 19       	st.w	r8[0x4],r9
	// Sets the pin to an input
	button_port->oderc = BUTTON2_PIN;
800024ea:	ee f8 ff fc 	ld.w	r8,r7[-4]
800024ee:	e4 69 00 00 	mov	r9,262144
800024f2:	f1 49 00 48 	st.w	r8[72],r9
	
}
800024f6:	2f fd       	sub	sp,-4
800024f8:	e3 cd 80 80 	ldm	sp++,r7,pc

800024fc <main>:
		milliseconds--;
	}
}

int main(void)
{
800024fc:	eb cd 40 80 	pushm	r7,lr
80002500:	1a 97       	mov	r7,sp
80002502:	21 2d       	sub	sp,72
	volatile avr32_usart_t * usart = USART;
80002504:	fe 78 18 00 	mov	r8,-59392
80002508:	ef 48 ff f8 	st.w	r7[-8],r8
	// Initialize USART in RS232 mode.	
	USART_init(usart);		
8000250c:	ee fc ff f8 	ld.w	r12,r7[-8]
80002510:	f0 1f 00 0a 	mcall	80002538 <main+0x3c>
	
	// Initialization
	initLED();
80002514:	f0 1f 00 0a 	mcall	8000253c <main+0x40>
	initButton();
80002518:	f0 1f 00 0a 	mcall	80002540 <main+0x44>
	
	char c = 'a';
8000251c:	36 18       	mov	r8,97
8000251e:	ef 68 ff ff 	st.b	r7[-1],r8
	char input_string[64];
	
	while(1)
	{		
		USART_getString(&input_string);
80002522:	ee c8 00 48 	sub	r8,r7,72
80002526:	10 9c       	mov	r12,r8
80002528:	f0 1f 00 07 	mcall	80002544 <main+0x48>
		USART_putString(input_string);
8000252c:	ee c8 00 48 	sub	r8,r7,72
80002530:	10 9c       	mov	r12,r8
80002532:	f0 1f 00 06 	mcall	80002548 <main+0x4c>
	}
80002536:	cf 6b       	rjmp	80002522 <main+0x26>
80002538:	80 00       	ld.sh	r0,r0[0x0]
8000253a:	20 08       	sub	r8,0
8000253c:	80 00       	ld.sh	r0,r0[0x0]
8000253e:	24 98       	sub	r8,73
80002540:	80 00       	ld.sh	r0,r0[0x0]
80002542:	24 d0       	sub	r0,77
80002544:	80 00       	ld.sh	r0,r0[0x0]
80002546:	22 d4       	sub	r4,45
80002548:	80 00       	ld.sh	r0,r0[0x0]
8000254a:	23 60       	sub	r0,54

Disassembly of section .exception:

80002600 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80002600:	c0 08       	rjmp	80002600 <_evba>
	...

80002604 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80002604:	c0 08       	rjmp	80002604 <_handle_TLB_Multiple_Hit>
	...

80002608 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80002608:	c0 08       	rjmp	80002608 <_handle_Bus_Error_Data_Fetch>
	...

8000260c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000260c:	c0 08       	rjmp	8000260c <_handle_Bus_Error_Instruction_Fetch>
	...

80002610 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80002610:	c0 08       	rjmp	80002610 <_handle_NMI>
	...

80002614 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80002614:	c0 08       	rjmp	80002614 <_handle_Instruction_Address>
	...

80002618 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80002618:	c0 08       	rjmp	80002618 <_handle_ITLB_Protection>
	...

8000261c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000261c:	c0 08       	rjmp	8000261c <_handle_Breakpoint>
	...

80002620 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80002620:	c0 08       	rjmp	80002620 <_handle_Illegal_Opcode>
	...

80002624 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80002624:	c0 08       	rjmp	80002624 <_handle_Unimplemented_Instruction>
	...

80002628 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80002628:	c0 08       	rjmp	80002628 <_handle_Privilege_Violation>
	...

8000262c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000262c:	c0 08       	rjmp	8000262c <_handle_Floating_Point>
	...

80002630 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80002630:	c0 08       	rjmp	80002630 <_handle_Coprocessor_Absent>
	...

80002634 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80002634:	c0 08       	rjmp	80002634 <_handle_Data_Address_Read>
	...

80002638 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80002638:	c0 08       	rjmp	80002638 <_handle_Data_Address_Write>
	...

8000263c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000263c:	c0 08       	rjmp	8000263c <_handle_DTLB_Protection_Read>
	...

80002640 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80002640:	c0 08       	rjmp	80002640 <_handle_DTLB_Protection_Write>
	...

80002644 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80002644:	c0 08       	rjmp	80002644 <_handle_DTLB_Modified>
	...

80002650 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80002650:	c0 08       	rjmp	80002650 <_handle_ITLB_Miss>
	...

80002660 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80002660:	c0 08       	rjmp	80002660 <_handle_DTLB_Miss_Read>
	...

80002670 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80002670:	c0 08       	rjmp	80002670 <_handle_DTLB_Miss_Write>
	...

80002700 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80002700:	c0 08       	rjmp	80002700 <_handle_Supervisor_Call>
80002702:	d7 03       	nop

80002704 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80002704:	30 0c       	mov	r12,0
80002706:	c7 3e       	rcall	800023ec <_get_interrupt_handler>
80002708:	58 0c       	cp.w	r12,0
8000270a:	f8 0f 17 10 	movne	pc,r12
8000270e:	d6 03       	rete

80002710 <_int1>:
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80002710:	30 1c       	mov	r12,1
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80002712:	c6 de       	rcall	800023ec <_get_interrupt_handler>
80002714:	58 0c       	cp.w	r12,0
80002716:	f8 0f 17 10 	movne	pc,r12
8000271a:	d6 03       	rete

8000271c <_int2>:
8000271c:	30 2c       	mov	r12,2
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000271e:	c6 7e       	rcall	800023ec <_get_interrupt_handler>
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80002720:	58 0c       	cp.w	r12,0
80002722:	f8 0f 17 10 	movne	pc,r12
80002726:	d6 03       	rete

80002728 <_int3>:
80002728:	30 3c       	mov	r12,3
8000272a:	c6 1e       	rcall	800023ec <_get_interrupt_handler>
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000272c:	58 0c       	cp.w	r12,0
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000272e:	f8 0f 17 10 	movne	pc,r12
80002732:	d6 03       	rete
80002734:	d7 03       	nop
80002736:	d7 03       	nop
80002738:	d7 03       	nop
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000273a:	d7 03       	nop
8000273c:	d7 03       	nop
8000273e:	d7 03       	nop
80002740:	d7 03       	nop
80002742:	d7 03       	nop
80002744:	d7 03       	nop
80002746:	d7 03       	nop
80002748:	d7 03       	nop
8000274a:	d7 03       	nop
8000274c:	d7 03       	nop
8000274e:	d7 03       	nop
80002750:	d7 03       	nop
80002752:	d7 03       	nop
80002754:	d7 03       	nop
80002756:	d7 03       	nop
80002758:	d7 03       	nop
8000275a:	d7 03       	nop
8000275c:	d7 03       	nop
8000275e:	d7 03       	nop
80002760:	d7 03       	nop
80002762:	d7 03       	nop
80002764:	d7 03       	nop
80002766:	d7 03       	nop
80002768:	d7 03       	nop
8000276a:	d7 03       	nop
8000276c:	d7 03       	nop
8000276e:	d7 03       	nop
80002770:	d7 03       	nop
80002772:	d7 03       	nop
80002774:	d7 03       	nop
80002776:	d7 03       	nop
80002778:	d7 03       	nop
8000277a:	d7 03       	nop
8000277c:	d7 03       	nop
8000277e:	d7 03       	nop
80002780:	d7 03       	nop
80002782:	d7 03       	nop
80002784:	d7 03       	nop
80002786:	d7 03       	nop
80002788:	d7 03       	nop
8000278a:	d7 03       	nop
8000278c:	d7 03       	nop
8000278e:	d7 03       	nop
80002790:	d7 03       	nop
80002792:	d7 03       	nop
80002794:	d7 03       	nop
80002796:	d7 03       	nop
80002798:	d7 03       	nop
8000279a:	d7 03       	nop
8000279c:	d7 03       	nop
8000279e:	d7 03       	nop
800027a0:	d7 03       	nop
800027a2:	d7 03       	nop
800027a4:	d7 03       	nop
800027a6:	d7 03       	nop
800027a8:	d7 03       	nop
800027aa:	d7 03       	nop
800027ac:	d7 03       	nop
800027ae:	d7 03       	nop
800027b0:	d7 03       	nop
800027b2:	d7 03       	nop
800027b4:	d7 03       	nop
800027b6:	d7 03       	nop
800027b8:	d7 03       	nop
800027ba:	d7 03       	nop
800027bc:	d7 03       	nop
800027be:	d7 03       	nop
800027c0:	d7 03       	nop
800027c2:	d7 03       	nop
800027c4:	d7 03       	nop
800027c6:	d7 03       	nop
800027c8:	d7 03       	nop
800027ca:	d7 03       	nop
800027cc:	d7 03       	nop
800027ce:	d7 03       	nop
800027d0:	d7 03       	nop
800027d2:	d7 03       	nop
800027d4:	d7 03       	nop
800027d6:	d7 03       	nop
800027d8:	d7 03       	nop
800027da:	d7 03       	nop
800027dc:	d7 03       	nop
800027de:	d7 03       	nop
800027e0:	d7 03       	nop
800027e2:	d7 03       	nop
800027e4:	d7 03       	nop
800027e6:	d7 03       	nop
800027e8:	d7 03       	nop
800027ea:	d7 03       	nop
800027ec:	d7 03       	nop
800027ee:	d7 03       	nop
800027f0:	d7 03       	nop
800027f2:	d7 03       	nop
800027f4:	d7 03       	nop
800027f6:	d7 03       	nop
800027f8:	d7 03       	nop
800027fa:	d7 03       	nop
800027fc:	d7 03       	nop
800027fe:	d7 03       	nop
