<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>nvreg.h source code [netbsd/sys/external/bsd/drm2/dist/drm/nouveau/dispnv04/nvreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/nouveau/dispnv04/nvreg.h'; var root_path = '../../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../..'>netbsd</a>/<a href='../../../../../../..'>sys</a>/<a href='../../../../../..'>external</a>/<a href='../../../../..'>bsd</a>/<a href='../../../..'>drm2</a>/<a href='../../..'>dist</a>/<a href='../..'>drm</a>/<a href='..'>nouveau</a>/<a href='./'>dispnv04</a>/<a href='nvreg.h.html'>nvreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: nvreg.h,v 1.2 2018/08/27 04:58:29 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/* $XConsortium: nvreg.h /main/2 1996/10/28 05:13:41 kaleb $ */</i></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright 1996-1997  David J. McKay</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="8">8</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="9">9</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="10">10</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="11">11</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="12">12</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="15">15</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="18">18</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="19">19</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="20">20</th><td><i> * DAVID J. MCKAY BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,</i></td></tr>
<tr><th id="21">21</th><td><i> * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF</i></td></tr>
<tr><th id="22">22</th><td><i> * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</i></td></tr>
<tr><th id="23">23</th><td><i> * SOFTWARE.</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/nv/nvreg.h,v 1.6 2002/01/25 21:56:06 tsi Exp $ */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#<span data-ppcond="28">ifndef</span> <span class="macro" data-ref="_M/__NVREG_H_">__NVREG_H_</span></u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/__NVREG_H_" data-ref="_M/__NVREG_H_">__NVREG_H_</dfn></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/NV_PMC_OFFSET" data-ref="_M/NV_PMC_OFFSET">NV_PMC_OFFSET</dfn>               0x00000000</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/NV_PMC_SIZE" data-ref="_M/NV_PMC_SIZE">NV_PMC_SIZE</dfn>                 0x00001000</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/NV_PBUS_OFFSET" data-ref="_M/NV_PBUS_OFFSET">NV_PBUS_OFFSET</dfn>              0x00001000</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/NV_PBUS_SIZE" data-ref="_M/NV_PBUS_SIZE">NV_PBUS_SIZE</dfn>                0x00001000</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/NV_PFIFO_OFFSET" data-ref="_M/NV_PFIFO_OFFSET">NV_PFIFO_OFFSET</dfn>             0x00002000</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/NV_PFIFO_SIZE" data-ref="_M/NV_PFIFO_SIZE">NV_PFIFO_SIZE</dfn>               0x00002000</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/NV_HDIAG_OFFSET" data-ref="_M/NV_HDIAG_OFFSET">NV_HDIAG_OFFSET</dfn>             0x00005000</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/NV_HDIAG_SIZE" data-ref="_M/NV_HDIAG_SIZE">NV_HDIAG_SIZE</dfn>               0x00001000</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/NV_PRAM_OFFSET" data-ref="_M/NV_PRAM_OFFSET">NV_PRAM_OFFSET</dfn>              0x00006000</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/NV_PRAM_SIZE" data-ref="_M/NV_PRAM_SIZE">NV_PRAM_SIZE</dfn>                0x00001000</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_OFFSET" data-ref="_M/NV_PVIDEO_OFFSET">NV_PVIDEO_OFFSET</dfn>            0x00008000</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_SIZE" data-ref="_M/NV_PVIDEO_SIZE">NV_PVIDEO_SIZE</dfn>              0x00001000</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/NV_PTIMER_OFFSET" data-ref="_M/NV_PTIMER_OFFSET">NV_PTIMER_OFFSET</dfn>            0x00009000</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/NV_PTIMER_SIZE" data-ref="_M/NV_PTIMER_SIZE">NV_PTIMER_SIZE</dfn>              0x00001000</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/NV_PPM_OFFSET" data-ref="_M/NV_PPM_OFFSET">NV_PPM_OFFSET</dfn>               0x0000A000</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/NV_PPM_SIZE" data-ref="_M/NV_PPM_SIZE">NV_PPM_SIZE</dfn>                 0x00001000</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/NV_PTV_OFFSET" data-ref="_M/NV_PTV_OFFSET">NV_PTV_OFFSET</dfn>               0x0000D000</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/NV_PTV_SIZE" data-ref="_M/NV_PTV_SIZE">NV_PTV_SIZE</dfn>                 0x00001000</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/NV_PRMVGA_OFFSET" data-ref="_M/NV_PRMVGA_OFFSET">NV_PRMVGA_OFFSET</dfn>            0x000A0000</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/NV_PRMVGA_SIZE" data-ref="_M/NV_PRMVGA_SIZE">NV_PRMVGA_SIZE</dfn>              0x00020000</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/NV_PRMVIO0_OFFSET" data-ref="_M/NV_PRMVIO0_OFFSET">NV_PRMVIO0_OFFSET</dfn>           0x000C0000</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/NV_PRMVIO_SIZE" data-ref="_M/NV_PRMVIO_SIZE">NV_PRMVIO_SIZE</dfn>              0x00002000</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/NV_PRMVIO1_OFFSET" data-ref="_M/NV_PRMVIO1_OFFSET">NV_PRMVIO1_OFFSET</dfn>           0x000C2000</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/NV_PFB_OFFSET" data-ref="_M/NV_PFB_OFFSET">NV_PFB_OFFSET</dfn>               0x00100000</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/NV_PFB_SIZE" data-ref="_M/NV_PFB_SIZE">NV_PFB_SIZE</dfn>                 0x00001000</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/NV_PEXTDEV_OFFSET" data-ref="_M/NV_PEXTDEV_OFFSET">NV_PEXTDEV_OFFSET</dfn>           0x00101000</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/NV_PEXTDEV_SIZE" data-ref="_M/NV_PEXTDEV_SIZE">NV_PEXTDEV_SIZE</dfn>             0x00001000</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/NV_PME_OFFSET" data-ref="_M/NV_PME_OFFSET">NV_PME_OFFSET</dfn>               0x00200000</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/NV_PME_SIZE" data-ref="_M/NV_PME_SIZE">NV_PME_SIZE</dfn>                 0x00001000</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/NV_PROM_OFFSET" data-ref="_M/NV_PROM_OFFSET">NV_PROM_OFFSET</dfn>              0x00300000</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/NV_PROM_SIZE" data-ref="_M/NV_PROM_SIZE">NV_PROM_SIZE</dfn>                0x00010000</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_OFFSET" data-ref="_M/NV_PGRAPH_OFFSET">NV_PGRAPH_OFFSET</dfn>            0x00400000</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_SIZE" data-ref="_M/NV_PGRAPH_SIZE">NV_PGRAPH_SIZE</dfn>              0x00010000</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/NV_PCRTC0_OFFSET" data-ref="_M/NV_PCRTC0_OFFSET">NV_PCRTC0_OFFSET</dfn>            0x00600000</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/NV_PCRTC0_SIZE" data-ref="_M/NV_PCRTC0_SIZE">NV_PCRTC0_SIZE</dfn>              0x00002000 /* empirical */</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/NV_PRMCIO0_OFFSET" data-ref="_M/NV_PRMCIO0_OFFSET">NV_PRMCIO0_OFFSET</dfn>           0x00601000</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/NV_PRMCIO_SIZE" data-ref="_M/NV_PRMCIO_SIZE">NV_PRMCIO_SIZE</dfn>              0x00002000</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/NV_PRMCIO1_OFFSET" data-ref="_M/NV_PRMCIO1_OFFSET">NV_PRMCIO1_OFFSET</dfn>           0x00603000</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/NV50_DISPLAY_OFFSET" data-ref="_M/NV50_DISPLAY_OFFSET">NV50_DISPLAY_OFFSET</dfn>           0x00610000</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/NV50_DISPLAY_SIZE" data-ref="_M/NV50_DISPLAY_SIZE">NV50_DISPLAY_SIZE</dfn>             0x0000FFFF</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC0_OFFSET" data-ref="_M/NV_PRAMDAC0_OFFSET">NV_PRAMDAC0_OFFSET</dfn>          0x00680000</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC0_SIZE" data-ref="_M/NV_PRAMDAC0_SIZE">NV_PRAMDAC0_SIZE</dfn>            0x00002000</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/NV_PRMDIO0_OFFSET" data-ref="_M/NV_PRMDIO0_OFFSET">NV_PRMDIO0_OFFSET</dfn>           0x00681000</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/NV_PRMDIO_SIZE" data-ref="_M/NV_PRMDIO_SIZE">NV_PRMDIO_SIZE</dfn>              0x00002000</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/NV_PRMDIO1_OFFSET" data-ref="_M/NV_PRMDIO1_OFFSET">NV_PRMDIO1_OFFSET</dfn>           0x00683000</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMIN_OFFSET" data-ref="_M/NV_PRAMIN_OFFSET">NV_PRAMIN_OFFSET</dfn>            0x00700000</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMIN_SIZE" data-ref="_M/NV_PRAMIN_SIZE">NV_PRAMIN_SIZE</dfn>              0x00100000</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/NV_FIFO_OFFSET" data-ref="_M/NV_FIFO_OFFSET">NV_FIFO_OFFSET</dfn>              0x00800000</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/NV_FIFO_SIZE" data-ref="_M/NV_FIFO_SIZE">NV_FIFO_SIZE</dfn>                0x00800000</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/NV_PMC_BOOT_0" data-ref="_M/NV_PMC_BOOT_0">NV_PMC_BOOT_0</dfn>			0x00000000</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/NV_PMC_ENABLE" data-ref="_M/NV_PMC_ENABLE">NV_PMC_ENABLE</dfn>			0x00000200</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/NV_VIO_VSE2" data-ref="_M/NV_VIO_VSE2">NV_VIO_VSE2</dfn>			0x000003c3</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/NV_VIO_SRX" data-ref="_M/NV_VIO_SRX">NV_VIO_SRX</dfn>			0x000003c4</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/NV_CIO_CRX__COLOR" data-ref="_M/NV_CIO_CRX__COLOR">NV_CIO_CRX__COLOR</dfn>		0x000003d4</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/NV_CIO_CR__COLOR" data-ref="_M/NV_CIO_CR__COLOR">NV_CIO_CR__COLOR</dfn>		0x000003d5</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/NV_PBUS_DEBUG_1" data-ref="_M/NV_PBUS_DEBUG_1">NV_PBUS_DEBUG_1</dfn>			0x00001084</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/NV_PBUS_DEBUG_4" data-ref="_M/NV_PBUS_DEBUG_4">NV_PBUS_DEBUG_4</dfn>			0x00001098</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/NV_PBUS_DEBUG_DUALHEAD_CTL" data-ref="_M/NV_PBUS_DEBUG_DUALHEAD_CTL">NV_PBUS_DEBUG_DUALHEAD_CTL</dfn>	0x000010f0</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/NV_PBUS_POWERCTRL_1" data-ref="_M/NV_PBUS_POWERCTRL_1">NV_PBUS_POWERCTRL_1</dfn>		0x00001584</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/NV_PBUS_POWERCTRL_2" data-ref="_M/NV_PBUS_POWERCTRL_2">NV_PBUS_POWERCTRL_2</dfn>		0x00001588</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/NV_PBUS_POWERCTRL_4" data-ref="_M/NV_PBUS_POWERCTRL_4">NV_PBUS_POWERCTRL_4</dfn>		0x00001590</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/NV_PBUS_PCI_NV_19" data-ref="_M/NV_PBUS_PCI_NV_19">NV_PBUS_PCI_NV_19</dfn>		0x0000184C</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/NV_PBUS_PCI_NV_20" data-ref="_M/NV_PBUS_PCI_NV_20">NV_PBUS_PCI_NV_20</dfn>		0x00001850</u></td></tr>
<tr><th id="120">120</th><td><u>#	define <dfn class="macro" id="_M/NV_PBUS_PCI_NV_20_ROM_SHADOW_DISABLED" data-ref="_M/NV_PBUS_PCI_NV_20_ROM_SHADOW_DISABLED">NV_PBUS_PCI_NV_20_ROM_SHADOW_DISABLED</dfn>	(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="121">121</th><td><u>#	define <dfn class="macro" id="_M/NV_PBUS_PCI_NV_20_ROM_SHADOW_ENABLED" data-ref="_M/NV_PBUS_PCI_NV_20_ROM_SHADOW_ENABLED">NV_PBUS_PCI_NV_20_ROM_SHADOW_ENABLED</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/NV_PFIFO_RAMHT" data-ref="_M/NV_PFIFO_RAMHT">NV_PFIFO_RAMHT</dfn>			0x00002210</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/NV_PTV_TV_INDEX" data-ref="_M/NV_PTV_TV_INDEX">NV_PTV_TV_INDEX</dfn>			0x0000d220</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/NV_PTV_TV_DATA" data-ref="_M/NV_PTV_TV_DATA">NV_PTV_TV_DATA</dfn>			0x0000d224</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/NV_PTV_HFILTER" data-ref="_M/NV_PTV_HFILTER">NV_PTV_HFILTER</dfn>			0x0000d310</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/NV_PTV_HFILTER2" data-ref="_M/NV_PTV_HFILTER2">NV_PTV_HFILTER2</dfn>			0x0000d390</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/NV_PTV_VFILTER" data-ref="_M/NV_PTV_VFILTER">NV_PTV_VFILTER</dfn>			0x0000d510</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/NV_PRMVIO_MISC__WRITE" data-ref="_M/NV_PRMVIO_MISC__WRITE">NV_PRMVIO_MISC__WRITE</dfn>		0x000c03c2</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/NV_PRMVIO_SRX" data-ref="_M/NV_PRMVIO_SRX">NV_PRMVIO_SRX</dfn>			0x000c03c4</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/NV_PRMVIO_SR" data-ref="_M/NV_PRMVIO_SR">NV_PRMVIO_SR</dfn>			0x000c03c5</u></td></tr>
<tr><th id="134">134</th><td><u>#	define <dfn class="macro" id="_M/NV_VIO_SR_RESET_INDEX" data-ref="_M/NV_VIO_SR_RESET_INDEX">NV_VIO_SR_RESET_INDEX</dfn>		0x00</u></td></tr>
<tr><th id="135">135</th><td><u>#	define <dfn class="macro" id="_M/NV_VIO_SR_CLOCK_INDEX" data-ref="_M/NV_VIO_SR_CLOCK_INDEX">NV_VIO_SR_CLOCK_INDEX</dfn>		0x01</u></td></tr>
<tr><th id="136">136</th><td><u>#	define <dfn class="macro" id="_M/NV_VIO_SR_PLANE_MASK_INDEX" data-ref="_M/NV_VIO_SR_PLANE_MASK_INDEX">NV_VIO_SR_PLANE_MASK_INDEX</dfn>	0x02</u></td></tr>
<tr><th id="137">137</th><td><u>#	define <dfn class="macro" id="_M/NV_VIO_SR_CHAR_MAP_INDEX" data-ref="_M/NV_VIO_SR_CHAR_MAP_INDEX">NV_VIO_SR_CHAR_MAP_INDEX</dfn>		0x03</u></td></tr>
<tr><th id="138">138</th><td><u>#	define <dfn class="macro" id="_M/NV_VIO_SR_MEM_MODE_INDEX" data-ref="_M/NV_VIO_SR_MEM_MODE_INDEX">NV_VIO_SR_MEM_MODE_INDEX</dfn>		0x04</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/NV_PRMVIO_MISC__READ" data-ref="_M/NV_PRMVIO_MISC__READ">NV_PRMVIO_MISC__READ</dfn>		0x000c03cc</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/NV_PRMVIO_GRX" data-ref="_M/NV_PRMVIO_GRX">NV_PRMVIO_GRX</dfn>			0x000c03ce</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/NV_PRMVIO_GX" data-ref="_M/NV_PRMVIO_GX">NV_PRMVIO_GX</dfn>			0x000c03cf</u></td></tr>
<tr><th id="142">142</th><td><u>#	define <dfn class="macro" id="_M/NV_VIO_GX_SR_INDEX" data-ref="_M/NV_VIO_GX_SR_INDEX">NV_VIO_GX_SR_INDEX</dfn>		0x00</u></td></tr>
<tr><th id="143">143</th><td><u>#	define <dfn class="macro" id="_M/NV_VIO_GX_SREN_INDEX" data-ref="_M/NV_VIO_GX_SREN_INDEX">NV_VIO_GX_SREN_INDEX</dfn>		0x01</u></td></tr>
<tr><th id="144">144</th><td><u>#	define <dfn class="macro" id="_M/NV_VIO_GX_CCOMP_INDEX" data-ref="_M/NV_VIO_GX_CCOMP_INDEX">NV_VIO_GX_CCOMP_INDEX</dfn>		0x02</u></td></tr>
<tr><th id="145">145</th><td><u>#	define <dfn class="macro" id="_M/NV_VIO_GX_ROP_INDEX" data-ref="_M/NV_VIO_GX_ROP_INDEX">NV_VIO_GX_ROP_INDEX</dfn>		0x03</u></td></tr>
<tr><th id="146">146</th><td><u>#	define <dfn class="macro" id="_M/NV_VIO_GX_READ_MAP_INDEX" data-ref="_M/NV_VIO_GX_READ_MAP_INDEX">NV_VIO_GX_READ_MAP_INDEX</dfn>		0x04</u></td></tr>
<tr><th id="147">147</th><td><u>#	define <dfn class="macro" id="_M/NV_VIO_GX_MODE_INDEX" data-ref="_M/NV_VIO_GX_MODE_INDEX">NV_VIO_GX_MODE_INDEX</dfn>		0x05</u></td></tr>
<tr><th id="148">148</th><td><u>#	define <dfn class="macro" id="_M/NV_VIO_GX_MISC_INDEX" data-ref="_M/NV_VIO_GX_MISC_INDEX">NV_VIO_GX_MISC_INDEX</dfn>		0x06</u></td></tr>
<tr><th id="149">149</th><td><u>#	define <dfn class="macro" id="_M/NV_VIO_GX_DONT_CARE_INDEX" data-ref="_M/NV_VIO_GX_DONT_CARE_INDEX">NV_VIO_GX_DONT_CARE_INDEX</dfn>	0x07</u></td></tr>
<tr><th id="150">150</th><td><u>#	define <dfn class="macro" id="_M/NV_VIO_GX_BIT_MASK_INDEX" data-ref="_M/NV_VIO_GX_BIT_MASK_INDEX">NV_VIO_GX_BIT_MASK_INDEX</dfn>		0x08</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/NV_PCRTC_INTR_0" data-ref="_M/NV_PCRTC_INTR_0">NV_PCRTC_INTR_0</dfn>					0x00600100</u></td></tr>
<tr><th id="153">153</th><td><u>#	define <dfn class="macro" id="_M/NV_PCRTC_INTR_0_VBLANK" data-ref="_M/NV_PCRTC_INTR_0_VBLANK">NV_PCRTC_INTR_0_VBLANK</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/NV_PCRTC_INTR_EN_0" data-ref="_M/NV_PCRTC_INTR_EN_0">NV_PCRTC_INTR_EN_0</dfn>				0x00600140</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/NV_PCRTC_START" data-ref="_M/NV_PCRTC_START">NV_PCRTC_START</dfn>					0x00600800</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/NV_PCRTC_CONFIG" data-ref="_M/NV_PCRTC_CONFIG">NV_PCRTC_CONFIG</dfn>					0x00600804</u></td></tr>
<tr><th id="157">157</th><td><u>#	define <dfn class="macro" id="_M/NV_PCRTC_CONFIG_START_ADDRESS_NON_VGA" data-ref="_M/NV_PCRTC_CONFIG_START_ADDRESS_NON_VGA">NV_PCRTC_CONFIG_START_ADDRESS_NON_VGA</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="158">158</th><td><u>#	define <dfn class="macro" id="_M/NV04_PCRTC_CONFIG_START_ADDRESS_HSYNC" data-ref="_M/NV04_PCRTC_CONFIG_START_ADDRESS_HSYNC">NV04_PCRTC_CONFIG_START_ADDRESS_HSYNC</dfn>		(4 &lt;&lt; 0)</u></td></tr>
<tr><th id="159">159</th><td><u>#	define <dfn class="macro" id="_M/NV10_PCRTC_CONFIG_START_ADDRESS_HSYNC" data-ref="_M/NV10_PCRTC_CONFIG_START_ADDRESS_HSYNC">NV10_PCRTC_CONFIG_START_ADDRESS_HSYNC</dfn>		(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/NV_PCRTC_CURSOR_CONFIG" data-ref="_M/NV_PCRTC_CURSOR_CONFIG">NV_PCRTC_CURSOR_CONFIG</dfn>				0x00600810</u></td></tr>
<tr><th id="161">161</th><td><u>#	define <dfn class="macro" id="_M/NV_PCRTC_CURSOR_CONFIG_ENABLE_ENABLE" data-ref="_M/NV_PCRTC_CURSOR_CONFIG_ENABLE_ENABLE">NV_PCRTC_CURSOR_CONFIG_ENABLE_ENABLE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="162">162</th><td><u>#	define <dfn class="macro" id="_M/NV_PCRTC_CURSOR_CONFIG_DOUBLE_SCAN_ENABLE" data-ref="_M/NV_PCRTC_CURSOR_CONFIG_DOUBLE_SCAN_ENABLE">NV_PCRTC_CURSOR_CONFIG_DOUBLE_SCAN_ENABLE</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="163">163</th><td><u>#	define <dfn class="macro" id="_M/NV_PCRTC_CURSOR_CONFIG_ADDRESS_SPACE_PNVM" data-ref="_M/NV_PCRTC_CURSOR_CONFIG_ADDRESS_SPACE_PNVM">NV_PCRTC_CURSOR_CONFIG_ADDRESS_SPACE_PNVM</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="164">164</th><td><u>#	define <dfn class="macro" id="_M/NV_PCRTC_CURSOR_CONFIG_CUR_BPP_32" data-ref="_M/NV_PCRTC_CURSOR_CONFIG_CUR_BPP_32">NV_PCRTC_CURSOR_CONFIG_CUR_BPP_32</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="165">165</th><td><u>#	define <dfn class="macro" id="_M/NV_PCRTC_CURSOR_CONFIG_CUR_PIXELS_64" data-ref="_M/NV_PCRTC_CURSOR_CONFIG_CUR_PIXELS_64">NV_PCRTC_CURSOR_CONFIG_CUR_PIXELS_64</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="166">166</th><td><u>#	define <dfn class="macro" id="_M/NV_PCRTC_CURSOR_CONFIG_CUR_LINES_32" data-ref="_M/NV_PCRTC_CURSOR_CONFIG_CUR_LINES_32">NV_PCRTC_CURSOR_CONFIG_CUR_LINES_32</dfn>		(2 &lt;&lt; 24)</u></td></tr>
<tr><th id="167">167</th><td><u>#	define <dfn class="macro" id="_M/NV_PCRTC_CURSOR_CONFIG_CUR_LINES_64" data-ref="_M/NV_PCRTC_CURSOR_CONFIG_CUR_LINES_64">NV_PCRTC_CURSOR_CONFIG_CUR_LINES_64</dfn>		(4 &lt;&lt; 24)</u></td></tr>
<tr><th id="168">168</th><td><u>#	define <dfn class="macro" id="_M/NV_PCRTC_CURSOR_CONFIG_CUR_BLEND_ALPHA" data-ref="_M/NV_PCRTC_CURSOR_CONFIG_CUR_BLEND_ALPHA">NV_PCRTC_CURSOR_CONFIG_CUR_BLEND_ALPHA</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><i>/* note: PCRTC_GPIO is not available on nv10, and in fact aliases 0x600810 */</i></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/NV_PCRTC_GPIO" data-ref="_M/NV_PCRTC_GPIO">NV_PCRTC_GPIO</dfn>					0x00600818</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/NV_PCRTC_GPIO_EXT" data-ref="_M/NV_PCRTC_GPIO_EXT">NV_PCRTC_GPIO_EXT</dfn>				0x0060081c</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/NV_PCRTC_830" data-ref="_M/NV_PCRTC_830">NV_PCRTC_830</dfn>					0x00600830</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/NV_PCRTC_834" data-ref="_M/NV_PCRTC_834">NV_PCRTC_834</dfn>					0x00600834</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/NV_PCRTC_850" data-ref="_M/NV_PCRTC_850">NV_PCRTC_850</dfn>					0x00600850</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/NV_PCRTC_ENGINE_CTRL" data-ref="_M/NV_PCRTC_ENGINE_CTRL">NV_PCRTC_ENGINE_CTRL</dfn>				0x00600860</u></td></tr>
<tr><th id="177">177</th><td><u>#	define <dfn class="macro" id="_M/NV_CRTC_FSEL_I2C" data-ref="_M/NV_CRTC_FSEL_I2C">NV_CRTC_FSEL_I2C</dfn>					(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="178">178</th><td><u>#	define <dfn class="macro" id="_M/NV_CRTC_FSEL_OVERLAY" data-ref="_M/NV_CRTC_FSEL_OVERLAY">NV_CRTC_FSEL_OVERLAY</dfn>				(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/NV_PRMCIO_ARX" data-ref="_M/NV_PRMCIO_ARX">NV_PRMCIO_ARX</dfn>			0x006013c0</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/NV_PRMCIO_AR__WRITE" data-ref="_M/NV_PRMCIO_AR__WRITE">NV_PRMCIO_AR__WRITE</dfn>		0x006013c0</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/NV_PRMCIO_AR__READ" data-ref="_M/NV_PRMCIO_AR__READ">NV_PRMCIO_AR__READ</dfn>		0x006013c1</u></td></tr>
<tr><th id="183">183</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_AR_MODE_INDEX" data-ref="_M/NV_CIO_AR_MODE_INDEX">NV_CIO_AR_MODE_INDEX</dfn>		0x10</u></td></tr>
<tr><th id="184">184</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_AR_OSCAN_INDEX" data-ref="_M/NV_CIO_AR_OSCAN_INDEX">NV_CIO_AR_OSCAN_INDEX</dfn>		0x11</u></td></tr>
<tr><th id="185">185</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_AR_PLANE_INDEX" data-ref="_M/NV_CIO_AR_PLANE_INDEX">NV_CIO_AR_PLANE_INDEX</dfn>		0x12</u></td></tr>
<tr><th id="186">186</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_AR_HPP_INDEX" data-ref="_M/NV_CIO_AR_HPP_INDEX">NV_CIO_AR_HPP_INDEX</dfn>		0x13</u></td></tr>
<tr><th id="187">187</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_AR_CSEL_INDEX" data-ref="_M/NV_CIO_AR_CSEL_INDEX">NV_CIO_AR_CSEL_INDEX</dfn>		0x14</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/NV_PRMCIO_INP0" data-ref="_M/NV_PRMCIO_INP0">NV_PRMCIO_INP0</dfn>			0x006013c2</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/NV_PRMCIO_CRX__COLOR" data-ref="_M/NV_PRMCIO_CRX__COLOR">NV_PRMCIO_CRX__COLOR</dfn>		0x006013d4</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/NV_PRMCIO_CR__COLOR" data-ref="_M/NV_PRMCIO_CR__COLOR">NV_PRMCIO_CR__COLOR</dfn>		0x006013d5</u></td></tr>
<tr><th id="191">191</th><td>	<i>/* Standard VGA CRTC registers */</i></td></tr>
<tr><th id="192">192</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_HDT_INDEX" data-ref="_M/NV_CIO_CR_HDT_INDEX">NV_CIO_CR_HDT_INDEX</dfn>		0x00	/* horizontal display total */</u></td></tr>
<tr><th id="193">193</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_HDE_INDEX" data-ref="_M/NV_CIO_CR_HDE_INDEX">NV_CIO_CR_HDE_INDEX</dfn>		0x01	/* horizontal display end */</u></td></tr>
<tr><th id="194">194</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_HBS_INDEX" data-ref="_M/NV_CIO_CR_HBS_INDEX">NV_CIO_CR_HBS_INDEX</dfn>		0x02	/* horizontal blanking start */</u></td></tr>
<tr><th id="195">195</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_HBE_INDEX" data-ref="_M/NV_CIO_CR_HBE_INDEX">NV_CIO_CR_HBE_INDEX</dfn>		0x03	/* horizontal blanking end */</u></td></tr>
<tr><th id="196">196</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CR_HBE_4_0" data-ref="_M/NV_CIO_CR_HBE_4_0">NV_CIO_CR_HBE_4_0</dfn>		4:0</u></td></tr>
<tr><th id="197">197</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_HRS_INDEX" data-ref="_M/NV_CIO_CR_HRS_INDEX">NV_CIO_CR_HRS_INDEX</dfn>		0x04	/* horizontal retrace start */</u></td></tr>
<tr><th id="198">198</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_HRE_INDEX" data-ref="_M/NV_CIO_CR_HRE_INDEX">NV_CIO_CR_HRE_INDEX</dfn>		0x05	/* horizontal retrace end */</u></td></tr>
<tr><th id="199">199</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CR_HRE_4_0" data-ref="_M/NV_CIO_CR_HRE_4_0">NV_CIO_CR_HRE_4_0</dfn>		4:0</u></td></tr>
<tr><th id="200">200</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CR_HRE_HBE_5" data-ref="_M/NV_CIO_CR_HRE_HBE_5">NV_CIO_CR_HRE_HBE_5</dfn>		7:7</u></td></tr>
<tr><th id="201">201</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_VDT_INDEX" data-ref="_M/NV_CIO_CR_VDT_INDEX">NV_CIO_CR_VDT_INDEX</dfn>		0x06	/* vertical display total */</u></td></tr>
<tr><th id="202">202</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_OVL_INDEX" data-ref="_M/NV_CIO_CR_OVL_INDEX">NV_CIO_CR_OVL_INDEX</dfn>		0x07	/* overflow bits */</u></td></tr>
<tr><th id="203">203</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CR_OVL_VDT_8" data-ref="_M/NV_CIO_CR_OVL_VDT_8">NV_CIO_CR_OVL_VDT_8</dfn>		0:0</u></td></tr>
<tr><th id="204">204</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CR_OVL_VDE_8" data-ref="_M/NV_CIO_CR_OVL_VDE_8">NV_CIO_CR_OVL_VDE_8</dfn>		1:1</u></td></tr>
<tr><th id="205">205</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CR_OVL_VRS_8" data-ref="_M/NV_CIO_CR_OVL_VRS_8">NV_CIO_CR_OVL_VRS_8</dfn>		2:2</u></td></tr>
<tr><th id="206">206</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CR_OVL_VBS_8" data-ref="_M/NV_CIO_CR_OVL_VBS_8">NV_CIO_CR_OVL_VBS_8</dfn>		3:3</u></td></tr>
<tr><th id="207">207</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CR_OVL_VDT_9" data-ref="_M/NV_CIO_CR_OVL_VDT_9">NV_CIO_CR_OVL_VDT_9</dfn>		5:5</u></td></tr>
<tr><th id="208">208</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CR_OVL_VDE_9" data-ref="_M/NV_CIO_CR_OVL_VDE_9">NV_CIO_CR_OVL_VDE_9</dfn>		6:6</u></td></tr>
<tr><th id="209">209</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CR_OVL_VRS_9" data-ref="_M/NV_CIO_CR_OVL_VRS_9">NV_CIO_CR_OVL_VRS_9</dfn>		7:7</u></td></tr>
<tr><th id="210">210</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_RSAL_INDEX" data-ref="_M/NV_CIO_CR_RSAL_INDEX">NV_CIO_CR_RSAL_INDEX</dfn>		0x08	/* normally "preset row scan" */</u></td></tr>
<tr><th id="211">211</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_CELL_HT_INDEX" data-ref="_M/NV_CIO_CR_CELL_HT_INDEX">NV_CIO_CR_CELL_HT_INDEX</dfn>		0x09	/* cell height?! normally "max scan line" */</u></td></tr>
<tr><th id="212">212</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CR_CELL_HT_VBS_9" data-ref="_M/NV_CIO_CR_CELL_HT_VBS_9">NV_CIO_CR_CELL_HT_VBS_9</dfn>		5:5</u></td></tr>
<tr><th id="213">213</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CR_CELL_HT_SCANDBL" data-ref="_M/NV_CIO_CR_CELL_HT_SCANDBL">NV_CIO_CR_CELL_HT_SCANDBL</dfn>	7:7</u></td></tr>
<tr><th id="214">214</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_CURS_ST_INDEX" data-ref="_M/NV_CIO_CR_CURS_ST_INDEX">NV_CIO_CR_CURS_ST_INDEX</dfn>		0x0a	/* cursor start */</u></td></tr>
<tr><th id="215">215</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_CURS_END_INDEX" data-ref="_M/NV_CIO_CR_CURS_END_INDEX">NV_CIO_CR_CURS_END_INDEX</dfn>		0x0b	/* cursor end */</u></td></tr>
<tr><th id="216">216</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_SA_HI_INDEX" data-ref="_M/NV_CIO_CR_SA_HI_INDEX">NV_CIO_CR_SA_HI_INDEX</dfn>		0x0c	/* screen start address high */</u></td></tr>
<tr><th id="217">217</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_SA_LO_INDEX" data-ref="_M/NV_CIO_CR_SA_LO_INDEX">NV_CIO_CR_SA_LO_INDEX</dfn>		0x0d	/* screen start address low */</u></td></tr>
<tr><th id="218">218</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_TCOFF_HI_INDEX" data-ref="_M/NV_CIO_CR_TCOFF_HI_INDEX">NV_CIO_CR_TCOFF_HI_INDEX</dfn>		0x0e	/* cursor offset high */</u></td></tr>
<tr><th id="219">219</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_TCOFF_LO_INDEX" data-ref="_M/NV_CIO_CR_TCOFF_LO_INDEX">NV_CIO_CR_TCOFF_LO_INDEX</dfn>		0x0f	/* cursor offset low */</u></td></tr>
<tr><th id="220">220</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_VRS_INDEX" data-ref="_M/NV_CIO_CR_VRS_INDEX">NV_CIO_CR_VRS_INDEX</dfn>		0x10	/* vertical retrace start */</u></td></tr>
<tr><th id="221">221</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_VRE_INDEX" data-ref="_M/NV_CIO_CR_VRE_INDEX">NV_CIO_CR_VRE_INDEX</dfn>		0x11	/* vertical retrace end */</u></td></tr>
<tr><th id="222">222</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CR_VRE_3_0" data-ref="_M/NV_CIO_CR_VRE_3_0">NV_CIO_CR_VRE_3_0</dfn>		3:0</u></td></tr>
<tr><th id="223">223</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_VDE_INDEX" data-ref="_M/NV_CIO_CR_VDE_INDEX">NV_CIO_CR_VDE_INDEX</dfn>		0x12	/* vertical display end */</u></td></tr>
<tr><th id="224">224</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_OFFSET_INDEX" data-ref="_M/NV_CIO_CR_OFFSET_INDEX">NV_CIO_CR_OFFSET_INDEX</dfn>		0x13	/* sets screen pitch */</u></td></tr>
<tr><th id="225">225</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_ULINE_INDEX" data-ref="_M/NV_CIO_CR_ULINE_INDEX">NV_CIO_CR_ULINE_INDEX</dfn>		0x14	/* underline location */</u></td></tr>
<tr><th id="226">226</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_VBS_INDEX" data-ref="_M/NV_CIO_CR_VBS_INDEX">NV_CIO_CR_VBS_INDEX</dfn>		0x15	/* vertical blank start */</u></td></tr>
<tr><th id="227">227</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_VBE_INDEX" data-ref="_M/NV_CIO_CR_VBE_INDEX">NV_CIO_CR_VBE_INDEX</dfn>		0x16	/* vertical blank end */</u></td></tr>
<tr><th id="228">228</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_MODE_INDEX" data-ref="_M/NV_CIO_CR_MODE_INDEX">NV_CIO_CR_MODE_INDEX</dfn>		0x17	/* crtc mode control */</u></td></tr>
<tr><th id="229">229</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_LCOMP_INDEX" data-ref="_M/NV_CIO_CR_LCOMP_INDEX">NV_CIO_CR_LCOMP_INDEX</dfn>		0x18	/* line compare */</u></td></tr>
<tr><th id="230">230</th><td>	<i>/* Extended VGA CRTC registers */</i></td></tr>
<tr><th id="231">231</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_RPC0_INDEX" data-ref="_M/NV_CIO_CRE_RPC0_INDEX">NV_CIO_CRE_RPC0_INDEX</dfn>		0x19	/* repaint control 0 */</u></td></tr>
<tr><th id="232">232</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_RPC0_OFFSET_10_8" data-ref="_M/NV_CIO_CRE_RPC0_OFFSET_10_8">NV_CIO_CRE_RPC0_OFFSET_10_8</dfn>	7:5</u></td></tr>
<tr><th id="233">233</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_RPC1_INDEX" data-ref="_M/NV_CIO_CRE_RPC1_INDEX">NV_CIO_CRE_RPC1_INDEX</dfn>		0x1a	/* repaint control 1 */</u></td></tr>
<tr><th id="234">234</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_RPC1_LARGE" data-ref="_M/NV_CIO_CRE_RPC1_LARGE">NV_CIO_CRE_RPC1_LARGE</dfn>		2:2</u></td></tr>
<tr><th id="235">235</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_FF_INDEX" data-ref="_M/NV_CIO_CRE_FF_INDEX">NV_CIO_CRE_FF_INDEX</dfn>		0x1b	/* fifo control */</u></td></tr>
<tr><th id="236">236</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_ENH_INDEX" data-ref="_M/NV_CIO_CRE_ENH_INDEX">NV_CIO_CRE_ENH_INDEX</dfn>		0x1c	/* enhanced? */</u></td></tr>
<tr><th id="237">237</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_SR_LOCK_INDEX" data-ref="_M/NV_CIO_SR_LOCK_INDEX">NV_CIO_SR_LOCK_INDEX</dfn>		0x1f	/* crtc lock */</u></td></tr>
<tr><th id="238">238</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_SR_UNLOCK_RW_VALUE" data-ref="_M/NV_CIO_SR_UNLOCK_RW_VALUE">NV_CIO_SR_UNLOCK_RW_VALUE</dfn>	0x57</u></td></tr>
<tr><th id="239">239</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_SR_LOCK_VALUE" data-ref="_M/NV_CIO_SR_LOCK_VALUE">NV_CIO_SR_LOCK_VALUE</dfn>		0x99</u></td></tr>
<tr><th id="240">240</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_FFLWM__INDEX" data-ref="_M/NV_CIO_CRE_FFLWM__INDEX">NV_CIO_CRE_FFLWM__INDEX</dfn>		0x20	/* fifo low water mark */</u></td></tr>
<tr><th id="241">241</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_21" data-ref="_M/NV_CIO_CRE_21">NV_CIO_CRE_21</dfn>			0x21	/* vga shadow crtc lock */</u></td></tr>
<tr><th id="242">242</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_LSR_INDEX" data-ref="_M/NV_CIO_CRE_LSR_INDEX">NV_CIO_CRE_LSR_INDEX</dfn>		0x25	/* ? */</u></td></tr>
<tr><th id="243">243</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_LSR_VDT_10" data-ref="_M/NV_CIO_CRE_LSR_VDT_10">NV_CIO_CRE_LSR_VDT_10</dfn>		0:0</u></td></tr>
<tr><th id="244">244</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_LSR_VDE_10" data-ref="_M/NV_CIO_CRE_LSR_VDE_10">NV_CIO_CRE_LSR_VDE_10</dfn>		1:1</u></td></tr>
<tr><th id="245">245</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_LSR_VRS_10" data-ref="_M/NV_CIO_CRE_LSR_VRS_10">NV_CIO_CRE_LSR_VRS_10</dfn>		2:2</u></td></tr>
<tr><th id="246">246</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_LSR_VBS_10" data-ref="_M/NV_CIO_CRE_LSR_VBS_10">NV_CIO_CRE_LSR_VBS_10</dfn>		3:3</u></td></tr>
<tr><th id="247">247</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_LSR_HBE_6" data-ref="_M/NV_CIO_CRE_LSR_HBE_6">NV_CIO_CRE_LSR_HBE_6</dfn>		4:4</u></td></tr>
<tr><th id="248">248</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CR_ARX_INDEX" data-ref="_M/NV_CIO_CR_ARX_INDEX">NV_CIO_CR_ARX_INDEX</dfn>		0x26	/* attribute index -- ro copy of 0x60.3c0 */</u></td></tr>
<tr><th id="249">249</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_CHIP_ID_INDEX" data-ref="_M/NV_CIO_CRE_CHIP_ID_INDEX">NV_CIO_CRE_CHIP_ID_INDEX</dfn>		0x27	/* chip revision */</u></td></tr>
<tr><th id="250">250</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_PIXEL_INDEX" data-ref="_M/NV_CIO_CRE_PIXEL_INDEX">NV_CIO_CRE_PIXEL_INDEX</dfn>		0x28</u></td></tr>
<tr><th id="251">251</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_PIXEL_FORMAT" data-ref="_M/NV_CIO_CRE_PIXEL_FORMAT">NV_CIO_CRE_PIXEL_FORMAT</dfn>		1:0</u></td></tr>
<tr><th id="252">252</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_HEB__INDEX" data-ref="_M/NV_CIO_CRE_HEB__INDEX">NV_CIO_CRE_HEB__INDEX</dfn>		0x2d	/* horizontal extra bits? */</u></td></tr>
<tr><th id="253">253</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_HEB_HDT_8" data-ref="_M/NV_CIO_CRE_HEB_HDT_8">NV_CIO_CRE_HEB_HDT_8</dfn>		0:0</u></td></tr>
<tr><th id="254">254</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_HEB_HDE_8" data-ref="_M/NV_CIO_CRE_HEB_HDE_8">NV_CIO_CRE_HEB_HDE_8</dfn>		1:1</u></td></tr>
<tr><th id="255">255</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_HEB_HBS_8" data-ref="_M/NV_CIO_CRE_HEB_HBS_8">NV_CIO_CRE_HEB_HBS_8</dfn>		2:2</u></td></tr>
<tr><th id="256">256</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_HEB_HRS_8" data-ref="_M/NV_CIO_CRE_HEB_HRS_8">NV_CIO_CRE_HEB_HRS_8</dfn>		3:3</u></td></tr>
<tr><th id="257">257</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_HEB_ILC_8" data-ref="_M/NV_CIO_CRE_HEB_ILC_8">NV_CIO_CRE_HEB_ILC_8</dfn>		4:4</u></td></tr>
<tr><th id="258">258</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_2E" data-ref="_M/NV_CIO_CRE_2E">NV_CIO_CRE_2E</dfn>			0x2e	/* some scratch or dummy reg to force writes to sink in */</u></td></tr>
<tr><th id="259">259</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_HCUR_ADDR2_INDEX" data-ref="_M/NV_CIO_CRE_HCUR_ADDR2_INDEX">NV_CIO_CRE_HCUR_ADDR2_INDEX</dfn>	0x2f	/* cursor */</u></td></tr>
<tr><th id="260">260</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_HCUR_ADDR0_INDEX" data-ref="_M/NV_CIO_CRE_HCUR_ADDR0_INDEX">NV_CIO_CRE_HCUR_ADDR0_INDEX</dfn>	0x30		/* pixmap */</u></td></tr>
<tr><th id="261">261</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_HCUR_ADDR0_ADR" data-ref="_M/NV_CIO_CRE_HCUR_ADDR0_ADR">NV_CIO_CRE_HCUR_ADDR0_ADR</dfn>	6:0</u></td></tr>
<tr><th id="262">262</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_HCUR_ASI" data-ref="_M/NV_CIO_CRE_HCUR_ASI">NV_CIO_CRE_HCUR_ASI</dfn>		7:7</u></td></tr>
<tr><th id="263">263</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_HCUR_ADDR1_INDEX" data-ref="_M/NV_CIO_CRE_HCUR_ADDR1_INDEX">NV_CIO_CRE_HCUR_ADDR1_INDEX</dfn>	0x31			/* address */</u></td></tr>
<tr><th id="264">264</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_HCUR_ADDR1_ENABLE" data-ref="_M/NV_CIO_CRE_HCUR_ADDR1_ENABLE">NV_CIO_CRE_HCUR_ADDR1_ENABLE</dfn>	0:0</u></td></tr>
<tr><th id="265">265</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_HCUR_ADDR1_CUR_DBL" data-ref="_M/NV_CIO_CRE_HCUR_ADDR1_CUR_DBL">NV_CIO_CRE_HCUR_ADDR1_CUR_DBL</dfn>	1:1</u></td></tr>
<tr><th id="266">266</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_HCUR_ADDR1_ADR" data-ref="_M/NV_CIO_CRE_HCUR_ADDR1_ADR">NV_CIO_CRE_HCUR_ADDR1_ADR</dfn>	7:2</u></td></tr>
<tr><th id="267">267</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_LCD__INDEX" data-ref="_M/NV_CIO_CRE_LCD__INDEX">NV_CIO_CRE_LCD__INDEX</dfn>		0x33</u></td></tr>
<tr><th id="268">268</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_LCD_LCD_SELECT" data-ref="_M/NV_CIO_CRE_LCD_LCD_SELECT">NV_CIO_CRE_LCD_LCD_SELECT</dfn>	0:0</u></td></tr>
<tr><th id="269">269</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_LCD_ROUTE_MASK" data-ref="_M/NV_CIO_CRE_LCD_ROUTE_MASK">NV_CIO_CRE_LCD_ROUTE_MASK</dfn>	0x3b</u></td></tr>
<tr><th id="270">270</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_DDC0_STATUS__INDEX" data-ref="_M/NV_CIO_CRE_DDC0_STATUS__INDEX">NV_CIO_CRE_DDC0_STATUS__INDEX</dfn>	0x36</u></td></tr>
<tr><th id="271">271</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_DDC0_WR__INDEX" data-ref="_M/NV_CIO_CRE_DDC0_WR__INDEX">NV_CIO_CRE_DDC0_WR__INDEX</dfn>	0x37</u></td></tr>
<tr><th id="272">272</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_ILACE__INDEX" data-ref="_M/NV_CIO_CRE_ILACE__INDEX">NV_CIO_CRE_ILACE__INDEX</dfn>		0x39	/* interlace */</u></td></tr>
<tr><th id="273">273</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_SCRATCH3__INDEX" data-ref="_M/NV_CIO_CRE_SCRATCH3__INDEX">NV_CIO_CRE_SCRATCH3__INDEX</dfn>	0x3b</u></td></tr>
<tr><th id="274">274</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_SCRATCH4__INDEX" data-ref="_M/NV_CIO_CRE_SCRATCH4__INDEX">NV_CIO_CRE_SCRATCH4__INDEX</dfn>	0x3c</u></td></tr>
<tr><th id="275">275</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_DDC_STATUS__INDEX" data-ref="_M/NV_CIO_CRE_DDC_STATUS__INDEX">NV_CIO_CRE_DDC_STATUS__INDEX</dfn>	0x3e</u></td></tr>
<tr><th id="276">276</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_DDC_WR__INDEX" data-ref="_M/NV_CIO_CRE_DDC_WR__INDEX">NV_CIO_CRE_DDC_WR__INDEX</dfn>		0x3f</u></td></tr>
<tr><th id="277">277</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_EBR_INDEX" data-ref="_M/NV_CIO_CRE_EBR_INDEX">NV_CIO_CRE_EBR_INDEX</dfn>		0x41	/* extra bits ? (vertical) */</u></td></tr>
<tr><th id="278">278</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_EBR_VDT_11" data-ref="_M/NV_CIO_CRE_EBR_VDT_11">NV_CIO_CRE_EBR_VDT_11</dfn>		0:0</u></td></tr>
<tr><th id="279">279</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_EBR_VDE_11" data-ref="_M/NV_CIO_CRE_EBR_VDE_11">NV_CIO_CRE_EBR_VDE_11</dfn>		2:2</u></td></tr>
<tr><th id="280">280</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_EBR_VRS_11" data-ref="_M/NV_CIO_CRE_EBR_VRS_11">NV_CIO_CRE_EBR_VRS_11</dfn>		4:4</u></td></tr>
<tr><th id="281">281</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_EBR_VBS_11" data-ref="_M/NV_CIO_CRE_EBR_VBS_11">NV_CIO_CRE_EBR_VBS_11</dfn>		6:6</u></td></tr>
<tr><th id="282">282</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_42" data-ref="_M/NV_CIO_CRE_42">NV_CIO_CRE_42</dfn>			0x42</u></td></tr>
<tr><th id="283">283</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_42_OFFSET_11" data-ref="_M/NV_CIO_CRE_42_OFFSET_11">NV_CIO_CRE_42_OFFSET_11</dfn>		6:6</u></td></tr>
<tr><th id="284">284</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_43" data-ref="_M/NV_CIO_CRE_43">NV_CIO_CRE_43</dfn>			0x43</u></td></tr>
<tr><th id="285">285</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_44" data-ref="_M/NV_CIO_CRE_44">NV_CIO_CRE_44</dfn>			0x44	/* head control */</u></td></tr>
<tr><th id="286">286</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_CSB" data-ref="_M/NV_CIO_CRE_CSB">NV_CIO_CRE_CSB</dfn>			0x45	/* colour saturation boost */</u></td></tr>
<tr><th id="287">287</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_RCR" data-ref="_M/NV_CIO_CRE_RCR">NV_CIO_CRE_RCR</dfn>			0x46</u></td></tr>
<tr><th id="288">288</th><td><u>#		define <dfn class="macro" id="_M/NV_CIO_CRE_RCR_ENDIAN_BIG" data-ref="_M/NV_CIO_CRE_RCR_ENDIAN_BIG">NV_CIO_CRE_RCR_ENDIAN_BIG</dfn>	7:7</u></td></tr>
<tr><th id="289">289</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_47" data-ref="_M/NV_CIO_CRE_47">NV_CIO_CRE_47</dfn>			0x47	/* extended fifo lwm, used on nv30+ */</u></td></tr>
<tr><th id="290">290</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_49" data-ref="_M/NV_CIO_CRE_49">NV_CIO_CRE_49</dfn>			0x49</u></td></tr>
<tr><th id="291">291</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_4B" data-ref="_M/NV_CIO_CRE_4B">NV_CIO_CRE_4B</dfn>			0x4b	/* given patterns in 0x[2-3][a-c] regs, probably scratch 6 */</u></td></tr>
<tr><th id="292">292</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_TVOUT_LATENCY" data-ref="_M/NV_CIO_CRE_TVOUT_LATENCY">NV_CIO_CRE_TVOUT_LATENCY</dfn>		0x52</u></td></tr>
<tr><th id="293">293</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_53" data-ref="_M/NV_CIO_CRE_53">NV_CIO_CRE_53</dfn>			0x53	/* `fp_htiming' according to Haiku */</u></td></tr>
<tr><th id="294">294</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_54" data-ref="_M/NV_CIO_CRE_54">NV_CIO_CRE_54</dfn>			0x54	/* `fp_vtiming' according to Haiku */</u></td></tr>
<tr><th id="295">295</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_57" data-ref="_M/NV_CIO_CRE_57">NV_CIO_CRE_57</dfn>			0x57	/* index reg for cr58 */</u></td></tr>
<tr><th id="296">296</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_58" data-ref="_M/NV_CIO_CRE_58">NV_CIO_CRE_58</dfn>			0x58	/* data reg for cr57 */</u></td></tr>
<tr><th id="297">297</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_59" data-ref="_M/NV_CIO_CRE_59">NV_CIO_CRE_59</dfn>			0x59	/* related to on/off-chip-ness of digital outputs */</u></td></tr>
<tr><th id="298">298</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_5B" data-ref="_M/NV_CIO_CRE_5B">NV_CIO_CRE_5B</dfn>			0x5B	/* newer colour saturation reg */</u></td></tr>
<tr><th id="299">299</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_85" data-ref="_M/NV_CIO_CRE_85">NV_CIO_CRE_85</dfn>			0x85</u></td></tr>
<tr><th id="300">300</th><td><u>#	define <dfn class="macro" id="_M/NV_CIO_CRE_86" data-ref="_M/NV_CIO_CRE_86">NV_CIO_CRE_86</dfn>			0x86</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/NV_PRMCIO_INP0__COLOR" data-ref="_M/NV_PRMCIO_INP0__COLOR">NV_PRMCIO_INP0__COLOR</dfn>		0x006013da</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_CU_START_POS" data-ref="_M/NV_PRAMDAC_CU_START_POS">NV_PRAMDAC_CU_START_POS</dfn>				0x00680300</u></td></tr>
<tr><th id="304">304</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_CU_START_POS_X" data-ref="_M/NV_PRAMDAC_CU_START_POS_X">NV_PRAMDAC_CU_START_POS_X</dfn>			15:0</u></td></tr>
<tr><th id="305">305</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_CU_START_POS_Y" data-ref="_M/NV_PRAMDAC_CU_START_POS_Y">NV_PRAMDAC_CU_START_POS_Y</dfn>			31:16</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/NV_RAMDAC_NV10_CURSYNC" data-ref="_M/NV_RAMDAC_NV10_CURSYNC">NV_RAMDAC_NV10_CURSYNC</dfn>				0x00680404</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_NVPLL_COEFF" data-ref="_M/NV_PRAMDAC_NVPLL_COEFF">NV_PRAMDAC_NVPLL_COEFF</dfn>				0x00680500</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_MPLL_COEFF" data-ref="_M/NV_PRAMDAC_MPLL_COEFF">NV_PRAMDAC_MPLL_COEFF</dfn>				0x00680504</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_VPLL_COEFF" data-ref="_M/NV_PRAMDAC_VPLL_COEFF">NV_PRAMDAC_VPLL_COEFF</dfn>				0x00680508</u></td></tr>
<tr><th id="311">311</th><td><u>#	define <dfn class="macro" id="_M/NV30_RAMDAC_ENABLE_VCO2" data-ref="_M/NV30_RAMDAC_ENABLE_VCO2">NV30_RAMDAC_ENABLE_VCO2</dfn>				(8 &lt;&lt; 4)</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_PLL_COEFF_SELECT" data-ref="_M/NV_PRAMDAC_PLL_COEFF_SELECT">NV_PRAMDAC_PLL_COEFF_SELECT</dfn>			0x0068050c</u></td></tr>
<tr><th id="314">314</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_PLL_COEFF_SELECT_USE_VPLL2_TRUE" data-ref="_M/NV_PRAMDAC_PLL_COEFF_SELECT_USE_VPLL2_TRUE">NV_PRAMDAC_PLL_COEFF_SELECT_USE_VPLL2_TRUE</dfn>	(4 &lt;&lt; 0)</u></td></tr>
<tr><th id="315">315</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_MPLL" data-ref="_M/NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_MPLL">NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_MPLL</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="316">316</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_VPLL" data-ref="_M/NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_VPLL">NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_VPLL</dfn>	(2 &lt;&lt; 8)</u></td></tr>
<tr><th id="317">317</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_NVPLL" data-ref="_M/NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_NVPLL">NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_NVPLL</dfn>	(4 &lt;&lt; 8)</u></td></tr>
<tr><th id="318">318</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_PLL_COEFF_SELECT_PLL_SOURCE_VPLL2" data-ref="_M/NV_PRAMDAC_PLL_COEFF_SELECT_PLL_SOURCE_VPLL2">NV_PRAMDAC_PLL_COEFF_SELECT_PLL_SOURCE_VPLL2</dfn>	(8 &lt;&lt; 8)</u></td></tr>
<tr><th id="319">319</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_PLL_COEFF_SELECT_TV_VSCLK1" data-ref="_M/NV_PRAMDAC_PLL_COEFF_SELECT_TV_VSCLK1">NV_PRAMDAC_PLL_COEFF_SELECT_TV_VSCLK1</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="320">320</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_PLL_COEFF_SELECT_TV_PCLK1" data-ref="_M/NV_PRAMDAC_PLL_COEFF_SELECT_TV_PCLK1">NV_PRAMDAC_PLL_COEFF_SELECT_TV_PCLK1</dfn>		(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="321">321</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_PLL_COEFF_SELECT_TV_VSCLK2" data-ref="_M/NV_PRAMDAC_PLL_COEFF_SELECT_TV_VSCLK2">NV_PRAMDAC_PLL_COEFF_SELECT_TV_VSCLK2</dfn>		(4 &lt;&lt; 16)</u></td></tr>
<tr><th id="322">322</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_PLL_COEFF_SELECT_TV_PCLK2" data-ref="_M/NV_PRAMDAC_PLL_COEFF_SELECT_TV_PCLK2">NV_PRAMDAC_PLL_COEFF_SELECT_TV_PCLK2</dfn>		(8 &lt;&lt; 16)</u></td></tr>
<tr><th id="323">323</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_PLL_COEFF_SELECT_TV_CLK_SOURCE_VIP" data-ref="_M/NV_PRAMDAC_PLL_COEFF_SELECT_TV_CLK_SOURCE_VIP">NV_PRAMDAC_PLL_COEFF_SELECT_TV_CLK_SOURCE_VIP</dfn>	(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="324">324</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_PLL_COEFF_SELECT_VCLK_RATIO_DB2" data-ref="_M/NV_PRAMDAC_PLL_COEFF_SELECT_VCLK_RATIO_DB2">NV_PRAMDAC_PLL_COEFF_SELECT_VCLK_RATIO_DB2</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="325">325</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_PLL_COEFF_SELECT_VCLK2_RATIO_DB2" data-ref="_M/NV_PRAMDAC_PLL_COEFF_SELECT_VCLK2_RATIO_DB2">NV_PRAMDAC_PLL_COEFF_SELECT_VCLK2_RATIO_DB2</dfn>	(2 &lt;&lt; 28)</u></td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_PLL_SETUP_CONTROL" data-ref="_M/NV_PRAMDAC_PLL_SETUP_CONTROL">NV_PRAMDAC_PLL_SETUP_CONTROL</dfn>			0x00680510</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/NV_RAMDAC_VPLL2" data-ref="_M/NV_RAMDAC_VPLL2">NV_RAMDAC_VPLL2</dfn>					0x00680520</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_SEL_CLK" data-ref="_M/NV_PRAMDAC_SEL_CLK">NV_PRAMDAC_SEL_CLK</dfn>				0x00680524</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/NV_RAMDAC_DITHER_NV11" data-ref="_M/NV_RAMDAC_DITHER_NV11">NV_RAMDAC_DITHER_NV11</dfn>				0x00680528</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_DACCLK" data-ref="_M/NV_PRAMDAC_DACCLK">NV_PRAMDAC_DACCLK</dfn>				0x0068052c</u></td></tr>
<tr><th id="332">332</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_DACCLK_SEL_DACCLK" data-ref="_M/NV_PRAMDAC_DACCLK_SEL_DACCLK">NV_PRAMDAC_DACCLK_SEL_DACCLK</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/NV_RAMDAC_NVPLL_B" data-ref="_M/NV_RAMDAC_NVPLL_B">NV_RAMDAC_NVPLL_B</dfn>				0x00680570</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/NV_RAMDAC_MPLL_B" data-ref="_M/NV_RAMDAC_MPLL_B">NV_RAMDAC_MPLL_B</dfn>				0x00680574</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/NV_RAMDAC_VPLL_B" data-ref="_M/NV_RAMDAC_VPLL_B">NV_RAMDAC_VPLL_B</dfn>				0x00680578</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/NV_RAMDAC_VPLL2_B" data-ref="_M/NV_RAMDAC_VPLL2_B">NV_RAMDAC_VPLL2_B</dfn>				0x0068057c</u></td></tr>
<tr><th id="338">338</th><td><u>#	define <dfn class="macro" id="_M/NV31_RAMDAC_ENABLE_VCO2" data-ref="_M/NV31_RAMDAC_ENABLE_VCO2">NV31_RAMDAC_ENABLE_VCO2</dfn>				(8 &lt;&lt; 28)</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_580" data-ref="_M/NV_PRAMDAC_580">NV_PRAMDAC_580</dfn>					0x00680580</u></td></tr>
<tr><th id="340">340</th><td><u>#	define <dfn class="macro" id="_M/NV_RAMDAC_580_VPLL1_ACTIVE" data-ref="_M/NV_RAMDAC_580_VPLL1_ACTIVE">NV_RAMDAC_580_VPLL1_ACTIVE</dfn>			(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="341">341</th><td><u>#	define <dfn class="macro" id="_M/NV_RAMDAC_580_VPLL2_ACTIVE" data-ref="_M/NV_RAMDAC_580_VPLL2_ACTIVE">NV_RAMDAC_580_VPLL2_ACTIVE</dfn>			(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_GENERAL_CONTROL" data-ref="_M/NV_PRAMDAC_GENERAL_CONTROL">NV_PRAMDAC_GENERAL_CONTROL</dfn>			0x00680600</u></td></tr>
<tr><th id="344">344</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_GENERAL_CONTROL_PIXMIX_ON" data-ref="_M/NV_PRAMDAC_GENERAL_CONTROL_PIXMIX_ON">NV_PRAMDAC_GENERAL_CONTROL_PIXMIX_ON</dfn>		(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="345">345</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_GENERAL_CONTROL_VGA_STATE_SEL" data-ref="_M/NV_PRAMDAC_GENERAL_CONTROL_VGA_STATE_SEL">NV_PRAMDAC_GENERAL_CONTROL_VGA_STATE_SEL</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="346">346</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_GENERAL_CONTROL_ALT_MODE_SEL" data-ref="_M/NV_PRAMDAC_GENERAL_CONTROL_ALT_MODE_SEL">NV_PRAMDAC_GENERAL_CONTROL_ALT_MODE_SEL</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="347">347</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_GENERAL_CONTROL_TERMINATION_75OHM" data-ref="_M/NV_PRAMDAC_GENERAL_CONTROL_TERMINATION_75OHM">NV_PRAMDAC_GENERAL_CONTROL_TERMINATION_75OHM</dfn>	(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="348">348</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_GENERAL_CONTROL_BPC_8BITS" data-ref="_M/NV_PRAMDAC_GENERAL_CONTROL_BPC_8BITS">NV_PRAMDAC_GENERAL_CONTROL_BPC_8BITS</dfn>		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="349">349</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_GENERAL_CONTROL_PIPE_LONG" data-ref="_M/NV_PRAMDAC_GENERAL_CONTROL_PIPE_LONG">NV_PRAMDAC_GENERAL_CONTROL_PIPE_LONG</dfn>		(2 &lt;&lt; 28)</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_TEST_CONTROL" data-ref="_M/NV_PRAMDAC_TEST_CONTROL">NV_PRAMDAC_TEST_CONTROL</dfn>				0x00680608</u></td></tr>
<tr><th id="351">351</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_TEST_CONTROL_TP_INS_EN_ASSERTED" data-ref="_M/NV_PRAMDAC_TEST_CONTROL_TP_INS_EN_ASSERTED">NV_PRAMDAC_TEST_CONTROL_TP_INS_EN_ASSERTED</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="352">352</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_TEST_CONTROL_PWRDWN_DAC_OFF" data-ref="_M/NV_PRAMDAC_TEST_CONTROL_PWRDWN_DAC_OFF">NV_PRAMDAC_TEST_CONTROL_PWRDWN_DAC_OFF</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="353">353</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_TEST_CONTROL_SENSEB_ALLHI" data-ref="_M/NV_PRAMDAC_TEST_CONTROL_SENSEB_ALLHI">NV_PRAMDAC_TEST_CONTROL_SENSEB_ALLHI</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_TESTPOINT_DATA" data-ref="_M/NV_PRAMDAC_TESTPOINT_DATA">NV_PRAMDAC_TESTPOINT_DATA</dfn>			0x00680610</u></td></tr>
<tr><th id="355">355</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_TESTPOINT_DATA_NOTBLANK" data-ref="_M/NV_PRAMDAC_TESTPOINT_DATA_NOTBLANK">NV_PRAMDAC_TESTPOINT_DATA_NOTBLANK</dfn>		(8 &lt;&lt; 28)</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_630" data-ref="_M/NV_PRAMDAC_630">NV_PRAMDAC_630</dfn>					0x00680630</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_634" data-ref="_M/NV_PRAMDAC_634">NV_PRAMDAC_634</dfn>					0x00680634</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_TV_SETUP" data-ref="_M/NV_PRAMDAC_TV_SETUP">NV_PRAMDAC_TV_SETUP</dfn>				0x00680700</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_TV_VTOTAL" data-ref="_M/NV_PRAMDAC_TV_VTOTAL">NV_PRAMDAC_TV_VTOTAL</dfn>				0x00680720</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_TV_VSKEW" data-ref="_M/NV_PRAMDAC_TV_VSKEW">NV_PRAMDAC_TV_VSKEW</dfn>				0x00680724</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_TV_VSYNC_DELAY" data-ref="_M/NV_PRAMDAC_TV_VSYNC_DELAY">NV_PRAMDAC_TV_VSYNC_DELAY</dfn>			0x00680728</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_TV_HTOTAL" data-ref="_M/NV_PRAMDAC_TV_HTOTAL">NV_PRAMDAC_TV_HTOTAL</dfn>				0x0068072c</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_TV_HSKEW" data-ref="_M/NV_PRAMDAC_TV_HSKEW">NV_PRAMDAC_TV_HSKEW</dfn>				0x00680730</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_TV_HSYNC_DELAY" data-ref="_M/NV_PRAMDAC_TV_HSYNC_DELAY">NV_PRAMDAC_TV_HSYNC_DELAY</dfn>			0x00680734</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_TV_HSYNC_DELAY2" data-ref="_M/NV_PRAMDAC_TV_HSYNC_DELAY2">NV_PRAMDAC_TV_HSYNC_DELAY2</dfn>			0x00680738</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_TV_SETUP" data-ref="_M/NV_PRAMDAC_TV_SETUP">NV_PRAMDAC_TV_SETUP</dfn>                             0x00680700</u></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_VDISPLAY_END" data-ref="_M/NV_PRAMDAC_FP_VDISPLAY_END">NV_PRAMDAC_FP_VDISPLAY_END</dfn>			0x00680800</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_VTOTAL" data-ref="_M/NV_PRAMDAC_FP_VTOTAL">NV_PRAMDAC_FP_VTOTAL</dfn>				0x00680804</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_VCRTC" data-ref="_M/NV_PRAMDAC_FP_VCRTC">NV_PRAMDAC_FP_VCRTC</dfn>				0x00680808</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_VSYNC_START" data-ref="_M/NV_PRAMDAC_FP_VSYNC_START">NV_PRAMDAC_FP_VSYNC_START</dfn>			0x0068080c</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_VSYNC_END" data-ref="_M/NV_PRAMDAC_FP_VSYNC_END">NV_PRAMDAC_FP_VSYNC_END</dfn>				0x00680810</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_VVALID_START" data-ref="_M/NV_PRAMDAC_FP_VVALID_START">NV_PRAMDAC_FP_VVALID_START</dfn>			0x00680814</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_VVALID_END" data-ref="_M/NV_PRAMDAC_FP_VVALID_END">NV_PRAMDAC_FP_VVALID_END</dfn>			0x00680818</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_HDISPLAY_END" data-ref="_M/NV_PRAMDAC_FP_HDISPLAY_END">NV_PRAMDAC_FP_HDISPLAY_END</dfn>			0x00680820</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_HTOTAL" data-ref="_M/NV_PRAMDAC_FP_HTOTAL">NV_PRAMDAC_FP_HTOTAL</dfn>				0x00680824</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_HCRTC" data-ref="_M/NV_PRAMDAC_FP_HCRTC">NV_PRAMDAC_FP_HCRTC</dfn>				0x00680828</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_HSYNC_START" data-ref="_M/NV_PRAMDAC_FP_HSYNC_START">NV_PRAMDAC_FP_HSYNC_START</dfn>			0x0068082c</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_HSYNC_END" data-ref="_M/NV_PRAMDAC_FP_HSYNC_END">NV_PRAMDAC_FP_HSYNC_END</dfn>				0x00680830</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_HVALID_START" data-ref="_M/NV_PRAMDAC_FP_HVALID_START">NV_PRAMDAC_FP_HVALID_START</dfn>			0x00680834</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_HVALID_END" data-ref="_M/NV_PRAMDAC_FP_HVALID_END">NV_PRAMDAC_FP_HVALID_END</dfn>			0x00680838</u></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/NV_RAMDAC_FP_DITHER" data-ref="_M/NV_RAMDAC_FP_DITHER">NV_RAMDAC_FP_DITHER</dfn>				0x0068083c</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TG_CONTROL" data-ref="_M/NV_PRAMDAC_FP_TG_CONTROL">NV_PRAMDAC_FP_TG_CONTROL</dfn>			0x00680848</u></td></tr>
<tr><th id="387">387</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TG_CONTROL_VSYNC_POS" data-ref="_M/NV_PRAMDAC_FP_TG_CONTROL_VSYNC_POS">NV_PRAMDAC_FP_TG_CONTROL_VSYNC_POS</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="388">388</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TG_CONTROL_VSYNC_DISABLE" data-ref="_M/NV_PRAMDAC_FP_TG_CONTROL_VSYNC_DISABLE">NV_PRAMDAC_FP_TG_CONTROL_VSYNC_DISABLE</dfn>		(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="389">389</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TG_CONTROL_HSYNC_POS" data-ref="_M/NV_PRAMDAC_FP_TG_CONTROL_HSYNC_POS">NV_PRAMDAC_FP_TG_CONTROL_HSYNC_POS</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="390">390</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TG_CONTROL_HSYNC_DISABLE" data-ref="_M/NV_PRAMDAC_FP_TG_CONTROL_HSYNC_DISABLE">NV_PRAMDAC_FP_TG_CONTROL_HSYNC_DISABLE</dfn>		(2 &lt;&lt; 4)</u></td></tr>
<tr><th id="391">391</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TG_CONTROL_MODE_SCALE" data-ref="_M/NV_PRAMDAC_FP_TG_CONTROL_MODE_SCALE">NV_PRAMDAC_FP_TG_CONTROL_MODE_SCALE</dfn>		(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="392">392</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TG_CONTROL_MODE_CENTER" data-ref="_M/NV_PRAMDAC_FP_TG_CONTROL_MODE_CENTER">NV_PRAMDAC_FP_TG_CONTROL_MODE_CENTER</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="393">393</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TG_CONTROL_MODE_NATIVE" data-ref="_M/NV_PRAMDAC_FP_TG_CONTROL_MODE_NATIVE">NV_PRAMDAC_FP_TG_CONTROL_MODE_NATIVE</dfn>		(2 &lt;&lt; 8)</u></td></tr>
<tr><th id="394">394</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TG_CONTROL_READ_PROG" data-ref="_M/NV_PRAMDAC_FP_TG_CONTROL_READ_PROG">NV_PRAMDAC_FP_TG_CONTROL_READ_PROG</dfn>		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="395">395</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TG_CONTROL_WIDTH_12" data-ref="_M/NV_PRAMDAC_FP_TG_CONTROL_WIDTH_12">NV_PRAMDAC_FP_TG_CONTROL_WIDTH_12</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="396">396</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TG_CONTROL_DISPEN_POS" data-ref="_M/NV_PRAMDAC_FP_TG_CONTROL_DISPEN_POS">NV_PRAMDAC_FP_TG_CONTROL_DISPEN_POS</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="397">397</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TG_CONTROL_DISPEN_DISABLE" data-ref="_M/NV_PRAMDAC_FP_TG_CONTROL_DISPEN_DISABLE">NV_PRAMDAC_FP_TG_CONTROL_DISPEN_DISABLE</dfn>		(2 &lt;&lt; 28)</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_MARGIN_COLOR" data-ref="_M/NV_PRAMDAC_FP_MARGIN_COLOR">NV_PRAMDAC_FP_MARGIN_COLOR</dfn>			0x0068084c</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_850" data-ref="_M/NV_PRAMDAC_850">NV_PRAMDAC_850</dfn>					0x00680850</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_85C" data-ref="_M/NV_PRAMDAC_85C">NV_PRAMDAC_85C</dfn>					0x0068085c</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_0" data-ref="_M/NV_PRAMDAC_FP_DEBUG_0">NV_PRAMDAC_FP_DEBUG_0</dfn>				0x00680880</u></td></tr>
<tr><th id="402">402</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_0_XSCALE_ENABLE" data-ref="_M/NV_PRAMDAC_FP_DEBUG_0_XSCALE_ENABLE">NV_PRAMDAC_FP_DEBUG_0_XSCALE_ENABLE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="403">403</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_0_YSCALE_ENABLE" data-ref="_M/NV_PRAMDAC_FP_DEBUG_0_YSCALE_ENABLE">NV_PRAMDAC_FP_DEBUG_0_YSCALE_ENABLE</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="404">404</th><td><i>/* This doesn't seem to be essential for tmds, but still often set */</i></td></tr>
<tr><th id="405">405</th><td><u>#	define <dfn class="macro" id="_M/NV_RAMDAC_FP_DEBUG_0_TMDS_ENABLED" data-ref="_M/NV_RAMDAC_FP_DEBUG_0_TMDS_ENABLED">NV_RAMDAC_FP_DEBUG_0_TMDS_ENABLED</dfn>		(8 &lt;&lt; 4)</u></td></tr>
<tr><th id="406">406</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_0_XINTERP_BILINEAR" data-ref="_M/NV_PRAMDAC_FP_DEBUG_0_XINTERP_BILINEAR">NV_PRAMDAC_FP_DEBUG_0_XINTERP_BILINEAR</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="407">407</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_0_YINTERP_BILINEAR" data-ref="_M/NV_PRAMDAC_FP_DEBUG_0_YINTERP_BILINEAR">NV_PRAMDAC_FP_DEBUG_0_YINTERP_BILINEAR</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="408">408</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_0_XWEIGHT_ROUND" data-ref="_M/NV_PRAMDAC_FP_DEBUG_0_XWEIGHT_ROUND">NV_PRAMDAC_FP_DEBUG_0_XWEIGHT_ROUND</dfn>		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="409">409</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_0_YWEIGHT_ROUND" data-ref="_M/NV_PRAMDAC_FP_DEBUG_0_YWEIGHT_ROUND">NV_PRAMDAC_FP_DEBUG_0_YWEIGHT_ROUND</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="410">410</th><td><u>#       define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_0_PWRDOWN_FPCLK" data-ref="_M/NV_PRAMDAC_FP_DEBUG_0_PWRDOWN_FPCLK">NV_PRAMDAC_FP_DEBUG_0_PWRDOWN_FPCLK</dfn>              (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_1" data-ref="_M/NV_PRAMDAC_FP_DEBUG_1">NV_PRAMDAC_FP_DEBUG_1</dfn>				0x00680884</u></td></tr>
<tr><th id="412">412</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_1_XSCALE_VALUE" data-ref="_M/NV_PRAMDAC_FP_DEBUG_1_XSCALE_VALUE">NV_PRAMDAC_FP_DEBUG_1_XSCALE_VALUE</dfn>		11:0</u></td></tr>
<tr><th id="413">413</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_1_XSCALE_TESTMODE_ENABLE" data-ref="_M/NV_PRAMDAC_FP_DEBUG_1_XSCALE_TESTMODE_ENABLE">NV_PRAMDAC_FP_DEBUG_1_XSCALE_TESTMODE_ENABLE</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="414">414</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_1_YSCALE_VALUE" data-ref="_M/NV_PRAMDAC_FP_DEBUG_1_YSCALE_VALUE">NV_PRAMDAC_FP_DEBUG_1_YSCALE_VALUE</dfn>		27:16</u></td></tr>
<tr><th id="415">415</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_1_YSCALE_TESTMODE_ENABLE" data-ref="_M/NV_PRAMDAC_FP_DEBUG_1_YSCALE_TESTMODE_ENABLE">NV_PRAMDAC_FP_DEBUG_1_YSCALE_TESTMODE_ENABLE</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_2" data-ref="_M/NV_PRAMDAC_FP_DEBUG_2">NV_PRAMDAC_FP_DEBUG_2</dfn>				0x00680888</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_DEBUG_3" data-ref="_M/NV_PRAMDAC_FP_DEBUG_3">NV_PRAMDAC_FP_DEBUG_3</dfn>				0x0068088C</u></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><i>/* see NV_PRAMDAC_INDIR_TMDS in rules.xml */</i></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TMDS_CONTROL" data-ref="_M/NV_PRAMDAC_FP_TMDS_CONTROL">NV_PRAMDAC_FP_TMDS_CONTROL</dfn>			0x006808b0</u></td></tr>
<tr><th id="421">421</th><td><u>#	define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TMDS_CONTROL_WRITE_DISABLE" data-ref="_M/NV_PRAMDAC_FP_TMDS_CONTROL_WRITE_DISABLE">NV_PRAMDAC_FP_TMDS_CONTROL_WRITE_DISABLE</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_FP_TMDS_DATA" data-ref="_M/NV_PRAMDAC_FP_TMDS_DATA">NV_PRAMDAC_FP_TMDS_DATA</dfn>				0x006808b4</u></td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_8C0" data-ref="_M/NV_PRAMDAC_8C0">NV_PRAMDAC_8C0</dfn>                                  0x006808c0</u></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><i>/* Some kind of switch */</i></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_900" data-ref="_M/NV_PRAMDAC_900">NV_PRAMDAC_900</dfn>					0x00680900</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_A20" data-ref="_M/NV_PRAMDAC_A20">NV_PRAMDAC_A20</dfn>					0x00680A20</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_A24" data-ref="_M/NV_PRAMDAC_A24">NV_PRAMDAC_A24</dfn>					0x00680A24</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_A34" data-ref="_M/NV_PRAMDAC_A34">NV_PRAMDAC_A34</dfn>					0x00680A34</u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/NV_PRAMDAC_CTV" data-ref="_M/NV_PRAMDAC_CTV">NV_PRAMDAC_CTV</dfn>					0x00680c00</u></td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><i>/* names fabricated from NV_USER_DAC info */</i></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/NV_PRMDIO_PIXEL_MASK" data-ref="_M/NV_PRMDIO_PIXEL_MASK">NV_PRMDIO_PIXEL_MASK</dfn>		0x006813c6</u></td></tr>
<tr><th id="436">436</th><td><u>#	define <dfn class="macro" id="_M/NV_PRMDIO_PIXEL_MASK_MASK" data-ref="_M/NV_PRMDIO_PIXEL_MASK_MASK">NV_PRMDIO_PIXEL_MASK_MASK</dfn>	0xff</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/NV_PRMDIO_READ_MODE_ADDRESS" data-ref="_M/NV_PRMDIO_READ_MODE_ADDRESS">NV_PRMDIO_READ_MODE_ADDRESS</dfn>	0x006813c7</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/NV_PRMDIO_WRITE_MODE_ADDRESS" data-ref="_M/NV_PRMDIO_WRITE_MODE_ADDRESS">NV_PRMDIO_WRITE_MODE_ADDRESS</dfn>	0x006813c8</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/NV_PRMDIO_PALETTE_DATA" data-ref="_M/NV_PRMDIO_PALETTE_DATA">NV_PRMDIO_PALETTE_DATA</dfn>		0x006813c9</u></td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_DEBUG_0" data-ref="_M/NV_PGRAPH_DEBUG_0">NV_PGRAPH_DEBUG_0</dfn>		0x00400080</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_DEBUG_1" data-ref="_M/NV_PGRAPH_DEBUG_1">NV_PGRAPH_DEBUG_1</dfn>		0x00400084</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_DEBUG_2_NV04" data-ref="_M/NV_PGRAPH_DEBUG_2_NV04">NV_PGRAPH_DEBUG_2_NV04</dfn>		0x00400088</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_DEBUG_2" data-ref="_M/NV_PGRAPH_DEBUG_2">NV_PGRAPH_DEBUG_2</dfn>		0x00400620</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_DEBUG_3" data-ref="_M/NV_PGRAPH_DEBUG_3">NV_PGRAPH_DEBUG_3</dfn>		0x0040008c</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_DEBUG_4" data-ref="_M/NV_PGRAPH_DEBUG_4">NV_PGRAPH_DEBUG_4</dfn>		0x00400090</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_INTR" data-ref="_M/NV_PGRAPH_INTR">NV_PGRAPH_INTR</dfn>			0x00400100</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_INTR_EN" data-ref="_M/NV_PGRAPH_INTR_EN">NV_PGRAPH_INTR_EN</dfn>		0x00400140</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_CTX_CONTROL" data-ref="_M/NV_PGRAPH_CTX_CONTROL">NV_PGRAPH_CTX_CONTROL</dfn>		0x00400144</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_CTX_CONTROL_NV04" data-ref="_M/NV_PGRAPH_CTX_CONTROL_NV04">NV_PGRAPH_CTX_CONTROL_NV04</dfn>	0x00400170</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_ABS_UCLIP_XMIN" data-ref="_M/NV_PGRAPH_ABS_UCLIP_XMIN">NV_PGRAPH_ABS_UCLIP_XMIN</dfn>	0x0040053C</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_ABS_UCLIP_YMIN" data-ref="_M/NV_PGRAPH_ABS_UCLIP_YMIN">NV_PGRAPH_ABS_UCLIP_YMIN</dfn>	0x00400540</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_ABS_UCLIP_XMAX" data-ref="_M/NV_PGRAPH_ABS_UCLIP_XMAX">NV_PGRAPH_ABS_UCLIP_XMAX</dfn>	0x00400544</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_ABS_UCLIP_YMAX" data-ref="_M/NV_PGRAPH_ABS_UCLIP_YMAX">NV_PGRAPH_ABS_UCLIP_YMAX</dfn>	0x00400548</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_BETA_AND" data-ref="_M/NV_PGRAPH_BETA_AND">NV_PGRAPH_BETA_AND</dfn>		0x00400608</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_LIMIT_VIOL_PIX" data-ref="_M/NV_PGRAPH_LIMIT_VIOL_PIX">NV_PGRAPH_LIMIT_VIOL_PIX</dfn>	0x00400610</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_BOFFSET0" data-ref="_M/NV_PGRAPH_BOFFSET0">NV_PGRAPH_BOFFSET0</dfn>		0x00400640</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_BOFFSET1" data-ref="_M/NV_PGRAPH_BOFFSET1">NV_PGRAPH_BOFFSET1</dfn>		0x00400644</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_BOFFSET2" data-ref="_M/NV_PGRAPH_BOFFSET2">NV_PGRAPH_BOFFSET2</dfn>		0x00400648</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_BLIMIT0" data-ref="_M/NV_PGRAPH_BLIMIT0">NV_PGRAPH_BLIMIT0</dfn>		0x00400684</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_BLIMIT1" data-ref="_M/NV_PGRAPH_BLIMIT1">NV_PGRAPH_BLIMIT1</dfn>		0x00400688</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_BLIMIT2" data-ref="_M/NV_PGRAPH_BLIMIT2">NV_PGRAPH_BLIMIT2</dfn>		0x0040068c</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_STATUS" data-ref="_M/NV_PGRAPH_STATUS">NV_PGRAPH_STATUS</dfn>		0x00400700</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_SURFACE" data-ref="_M/NV_PGRAPH_SURFACE">NV_PGRAPH_SURFACE</dfn>		0x00400710</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_STATE" data-ref="_M/NV_PGRAPH_STATE">NV_PGRAPH_STATE</dfn>			0x00400714</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_FIFO" data-ref="_M/NV_PGRAPH_FIFO">NV_PGRAPH_FIFO</dfn>			0x00400720</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_PATTERN_SHAPE" data-ref="_M/NV_PGRAPH_PATTERN_SHAPE">NV_PGRAPH_PATTERN_SHAPE</dfn>		0x00400810</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/NV_PGRAPH_TILE" data-ref="_M/NV_PGRAPH_TILE">NV_PGRAPH_TILE</dfn>			0x00400b00</u></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_INTR_EN" data-ref="_M/NV_PVIDEO_INTR_EN">NV_PVIDEO_INTR_EN</dfn>		0x00008140</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_BUFFER" data-ref="_M/NV_PVIDEO_BUFFER">NV_PVIDEO_BUFFER</dfn>		0x00008700</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_STOP" data-ref="_M/NV_PVIDEO_STOP">NV_PVIDEO_STOP</dfn>			0x00008704</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_UVPLANE_BASE" data-ref="_M/NV_PVIDEO_UVPLANE_BASE">NV_PVIDEO_UVPLANE_BASE</dfn>(buff)	(0x00008800+(buff)*4)</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_UVPLANE_LIMIT" data-ref="_M/NV_PVIDEO_UVPLANE_LIMIT">NV_PVIDEO_UVPLANE_LIMIT</dfn>(buff)	(0x00008808+(buff)*4)</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_UVPLANE_OFFSET_BUFF" data-ref="_M/NV_PVIDEO_UVPLANE_OFFSET_BUFF">NV_PVIDEO_UVPLANE_OFFSET_BUFF</dfn>(buff)	(0x00008820+(buff)*4)</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_BASE" data-ref="_M/NV_PVIDEO_BASE">NV_PVIDEO_BASE</dfn>(buff)		(0x00008900+(buff)*4)</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_LIMIT" data-ref="_M/NV_PVIDEO_LIMIT">NV_PVIDEO_LIMIT</dfn>(buff)		(0x00008908+(buff)*4)</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_LUMINANCE" data-ref="_M/NV_PVIDEO_LUMINANCE">NV_PVIDEO_LUMINANCE</dfn>(buff)	(0x00008910+(buff)*4)</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_CHROMINANCE" data-ref="_M/NV_PVIDEO_CHROMINANCE">NV_PVIDEO_CHROMINANCE</dfn>(buff)	(0x00008918+(buff)*4)</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_OFFSET_BUFF" data-ref="_M/NV_PVIDEO_OFFSET_BUFF">NV_PVIDEO_OFFSET_BUFF</dfn>(buff)	(0x00008920+(buff)*4)</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_SIZE_IN" data-ref="_M/NV_PVIDEO_SIZE_IN">NV_PVIDEO_SIZE_IN</dfn>(buff)		(0x00008928+(buff)*4)</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_POINT_IN" data-ref="_M/NV_PVIDEO_POINT_IN">NV_PVIDEO_POINT_IN</dfn>(buff)	(0x00008930+(buff)*4)</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_DS_DX" data-ref="_M/NV_PVIDEO_DS_DX">NV_PVIDEO_DS_DX</dfn>(buff)		(0x00008938+(buff)*4)</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_DT_DY" data-ref="_M/NV_PVIDEO_DT_DY">NV_PVIDEO_DT_DY</dfn>(buff)		(0x00008940+(buff)*4)</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_POINT_OUT" data-ref="_M/NV_PVIDEO_POINT_OUT">NV_PVIDEO_POINT_OUT</dfn>(buff)	(0x00008948+(buff)*4)</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_SIZE_OUT" data-ref="_M/NV_PVIDEO_SIZE_OUT">NV_PVIDEO_SIZE_OUT</dfn>(buff)	(0x00008950+(buff)*4)</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_FORMAT" data-ref="_M/NV_PVIDEO_FORMAT">NV_PVIDEO_FORMAT</dfn>(buff)		(0x00008958+(buff)*4)</u></td></tr>
<tr><th id="488">488</th><td><u>#	define <dfn class="macro" id="_M/NV_PVIDEO_FORMAT_PLANAR" data-ref="_M/NV_PVIDEO_FORMAT_PLANAR">NV_PVIDEO_FORMAT_PLANAR</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="489">489</th><td><u>#	define <dfn class="macro" id="_M/NV_PVIDEO_FORMAT_COLOR_LE_CR8YB8CB8YA8" data-ref="_M/NV_PVIDEO_FORMAT_COLOR_LE_CR8YB8CB8YA8">NV_PVIDEO_FORMAT_COLOR_LE_CR8YB8CB8YA8</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="490">490</th><td><u>#	define <dfn class="macro" id="_M/NV_PVIDEO_FORMAT_DISPLAY_COLOR_KEY" data-ref="_M/NV_PVIDEO_FORMAT_DISPLAY_COLOR_KEY">NV_PVIDEO_FORMAT_DISPLAY_COLOR_KEY</dfn>	(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="491">491</th><td><u>#	define <dfn class="macro" id="_M/NV_PVIDEO_FORMAT_MATRIX_ITURBT709" data-ref="_M/NV_PVIDEO_FORMAT_MATRIX_ITURBT709">NV_PVIDEO_FORMAT_MATRIX_ITURBT709</dfn>	(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_COLOR_KEY" data-ref="_M/NV_PVIDEO_COLOR_KEY">NV_PVIDEO_COLOR_KEY</dfn>		0x00008B00</u></td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><i>/* NV04 overlay defines from VIDIX &amp; Haiku */</i></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_INTR_EN_0" data-ref="_M/NV_PVIDEO_INTR_EN_0">NV_PVIDEO_INTR_EN_0</dfn>		0x00680140</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_STEP_SIZE" data-ref="_M/NV_PVIDEO_STEP_SIZE">NV_PVIDEO_STEP_SIZE</dfn>		0x00680200</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_CONTROL_Y" data-ref="_M/NV_PVIDEO_CONTROL_Y">NV_PVIDEO_CONTROL_Y</dfn>		0x00680204</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_CONTROL_X" data-ref="_M/NV_PVIDEO_CONTROL_X">NV_PVIDEO_CONTROL_X</dfn>		0x00680208</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_BUFF0_START_ADDRESS" data-ref="_M/NV_PVIDEO_BUFF0_START_ADDRESS">NV_PVIDEO_BUFF0_START_ADDRESS</dfn>	0x0068020c</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_BUFF0_PITCH_LENGTH" data-ref="_M/NV_PVIDEO_BUFF0_PITCH_LENGTH">NV_PVIDEO_BUFF0_PITCH_LENGTH</dfn>	0x00680214</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_BUFF0_OFFSET" data-ref="_M/NV_PVIDEO_BUFF0_OFFSET">NV_PVIDEO_BUFF0_OFFSET</dfn>		0x0068021c</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_BUFF1_START_ADDRESS" data-ref="_M/NV_PVIDEO_BUFF1_START_ADDRESS">NV_PVIDEO_BUFF1_START_ADDRESS</dfn>	0x00680210</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_BUFF1_PITCH_LENGTH" data-ref="_M/NV_PVIDEO_BUFF1_PITCH_LENGTH">NV_PVIDEO_BUFF1_PITCH_LENGTH</dfn>	0x00680218</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_BUFF1_OFFSET" data-ref="_M/NV_PVIDEO_BUFF1_OFFSET">NV_PVIDEO_BUFF1_OFFSET</dfn>		0x00680220</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_OE_STATE" data-ref="_M/NV_PVIDEO_OE_STATE">NV_PVIDEO_OE_STATE</dfn>		0x00680224</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_SU_STATE" data-ref="_M/NV_PVIDEO_SU_STATE">NV_PVIDEO_SU_STATE</dfn>		0x00680228</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_RM_STATE" data-ref="_M/NV_PVIDEO_RM_STATE">NV_PVIDEO_RM_STATE</dfn>		0x0068022c</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_WINDOW_START" data-ref="_M/NV_PVIDEO_WINDOW_START">NV_PVIDEO_WINDOW_START</dfn>		0x00680230</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_WINDOW_SIZE" data-ref="_M/NV_PVIDEO_WINDOW_SIZE">NV_PVIDEO_WINDOW_SIZE</dfn>		0x00680234</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_FIFO_THRES_SIZE" data-ref="_M/NV_PVIDEO_FIFO_THRES_SIZE">NV_PVIDEO_FIFO_THRES_SIZE</dfn>	0x00680238</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_FIFO_BURST_LENGTH" data-ref="_M/NV_PVIDEO_FIFO_BURST_LENGTH">NV_PVIDEO_FIFO_BURST_LENGTH</dfn>	0x0068023c</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_KEY" data-ref="_M/NV_PVIDEO_KEY">NV_PVIDEO_KEY</dfn>			0x00680240</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_OVERLAY" data-ref="_M/NV_PVIDEO_OVERLAY">NV_PVIDEO_OVERLAY</dfn>		0x00680244</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_RED_CSC_OFFSET" data-ref="_M/NV_PVIDEO_RED_CSC_OFFSET">NV_PVIDEO_RED_CSC_OFFSET</dfn>	0x00680280</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_GREEN_CSC_OFFSET" data-ref="_M/NV_PVIDEO_GREEN_CSC_OFFSET">NV_PVIDEO_GREEN_CSC_OFFSET</dfn>	0x00680284</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_BLUE_CSC_OFFSET" data-ref="_M/NV_PVIDEO_BLUE_CSC_OFFSET">NV_PVIDEO_BLUE_CSC_OFFSET</dfn>	0x00680288</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/NV_PVIDEO_CSC_ADJUST" data-ref="_M/NV_PVIDEO_CSC_ADJUST">NV_PVIDEO_CSC_ADJUST</dfn>		0x0068028c</u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><u>#<span data-ppcond="28">endif</span></u></td></tr>
<tr><th id="520">520</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='nouveau_dispnv04_arb.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/nouveau/dispnv04/nouveau_dispnv04_arb.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
