Analysis & Synthesis report for C5G_Tempsens
Sun Dec  9 18:48:18 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: lcdctrl_init:lcdctrl_init
 13. Port Connectivity Checks: "slowClock:clock_generate"
 14. Port Connectivity Checks: "lcdctrl_init:lcdctrl_init"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec  9 18:48:17 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; C5G_Tempsens                                ;
; Top-level Entity Name           ; C5G_Tempsens                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 48                                          ;
; Total pins                      ; 170                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; C5G_Tempsens       ; C5G_Tempsens       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; clock_generator.v                ; yes             ; User Verilog HDL File        ; /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/clock_generator.v ;         ;
; LCDModule_init.v                 ; yes             ; User Verilog HDL File        ; /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v  ;         ;
; C5G_Tempsens.v                   ; yes             ; Auto-Found Verilog HDL File  ; /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v    ;         ;
; hexto7segment.v                  ; yes             ; Auto-Found Verilog HDL File  ; /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/hexto7segment.v   ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 58                 ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 97                 ;
;     -- 7 input functions                    ; 3                  ;
;     -- 6 input functions                    ; 14                 ;
;     -- 5 input functions                    ; 13                 ;
;     -- 4 input functions                    ; 32                 ;
;     -- <=3 input functions                  ; 35                 ;
;                                             ;                    ;
; Dedicated logic registers                   ; 48                 ;
;                                             ;                    ;
; I/O pins                                    ; 170                ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; CLOCK_50_B7A~input ;
; Maximum fan-out                             ; 44                 ;
; Total fan-out                               ; 764                ;
; Average fan-out                             ; 1.41               ;
+---------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                              ;
+--------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------+---------------+--------------+
; Compilation Hierarchy Node     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                     ; Entity Name   ; Library Name ;
+--------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------+---------------+--------------+
; |C5G_Tempsens                  ; 97 (4)              ; 48 (4)                    ; 0                 ; 0          ; 170  ; 0            ; |C5G_Tempsens                           ; C5G_Tempsens  ; work         ;
;    |hexto7segment:hto7seg_2|   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_Tempsens|hexto7segment:hto7seg_2   ; hexto7segment ; work         ;
;    |hexto7segment:hto7seg|     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_Tempsens|hexto7segment:hto7seg     ; hexto7segment ; work         ;
;    |lcdctrl_init:lcdctrl_init| ; 79 (79)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_Tempsens|lcdctrl_init:lcdctrl_init ; lcdctrl_init  ; work         ;
+--------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+------------------------------------------+----------------------------------------+
; Register name                            ; Reason for Removal                     ;
+------------------------------------------+----------------------------------------+
; lcdctrl_init:lcdctrl_init|GPIO_TEST[7]   ; Stuck at GND due to stuck port data_in ;
; lcdctrl_init:lcdctrl_init|RDY            ; Stuck at GND due to stuck port data_in ;
; lcdctrl_init:lcdctrl_init|LCD_RW         ; Stuck at GND due to stuck port data_in ;
; lcdctrl_init:lcdctrl_init|DELAY_STATE[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4    ;                                        ;
+------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 48    ;
; Number of registers using Synchronous Clear  ; 29    ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; lcdctrl_init:lcdctrl_init|flag_rst     ; 31      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 16:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; Yes        ; |C5G_Tempsens|lcdctrl_init:lcdctrl_init|GPIO_TEST[6]   ;
; 18:1               ; 3 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |C5G_Tempsens|lcdctrl_init:lcdctrl_init|DELAY_STATE[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcdctrl_init:lcdctrl_init ;
+----------------+-------------------------+-----------------------------+
; Parameter Name ; Value                   ; Type                        ;
+----------------+-------------------------+-----------------------------+
; t_40ns         ; 00000000000000000000010 ; Unsigned Binary             ;
; t_250ns        ; 00000000000000000001100 ; Unsigned Binary             ;
; t_42us         ; 00000000000100000110100 ; Unsigned Binary             ;
; t_100us        ; 00000000001001110001000 ; Unsigned Binary             ;
; t_1640us       ; 00000010011001110000000 ; Unsigned Binary             ;
; t_4100us       ; 00000110010000011001000 ; Unsigned Binary             ;
; t_15000us      ; 00010110111000110110000 ; Unsigned Binary             ;
; t_50000us      ; 01001100010010110100000 ; Unsigned Binary             ;
; SETUP          ; 00111100                ; Unsigned Binary             ;
; DISP_ON        ; 00001100                ; Unsigned Binary             ;
; ALL_ON         ; 00001111                ; Unsigned Binary             ;
; ALL_OFF        ; 00001000                ; Unsigned Binary             ;
; CLEAR          ; 00000001                ; Unsigned Binary             ;
; ENTRY_N        ; 00000110                ; Unsigned Binary             ;
; HOME           ; 00000010                ; Unsigned Binary             ;
; C_SHIFT_L      ; 00010000                ; Unsigned Binary             ;
; C_SHIFT_R      ; 00010100                ; Unsigned Binary             ;
; D_SHIFT_L      ; 00011000                ; Unsigned Binary             ;
; D_SHIFT_R      ; 00011100                ; Unsigned Binary             ;
+----------------+-------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slowClock:clock_generate"                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_270kHz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcdctrl_init:lcdctrl_init"                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA    ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "DATA[7..2]" will be connected to GND. ;
; DATA[7] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; DATA[6] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; OPER    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "OPER[1..1]" will be connected to GND. ;
; OPER    ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; ENB     ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 48                          ;
;     ENA               ; 5                           ;
;     ENA SCLR SLD      ; 2                           ;
;     ENA SLD           ; 1                           ;
;     SCLR              ; 27                          ;
;     plain             ; 13                          ;
; arriav_io_obuf        ; 58                          ;
; arriav_lcell_comb     ; 101                         ;
;     arith             ; 23                          ;
;         1 data inputs ; 23                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 75                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 32                          ;
;         5 data inputs ; 13                          ;
;         6 data inputs ; 14                          ;
; boundary_port         ; 170                         ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Dec  9 18:47:53 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off C5G_Tempsens -c C5G_Tempsens
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file LCDModule.v
    Info (12023): Found entity 1: lcdctrl File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: slowClock File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/clock_generator.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file LCDModule_init.v
    Info (12023): Found entity 1: lcdctrl_init File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 6
Warning (10227): Verilog HDL Port Declaration warning at LCDModule_init.v(36): data type declaration for "DATA" declares packed dimensions but the port declaration declaration does not File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 36
Info (10499): HDL info at LCDModule_init.v(21): see declaration for object "DATA" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 21
Warning (10227): Verilog HDL Port Declaration warning at LCDModule_init.v(37): data type declaration for "OPER" declares packed dimensions but the port declaration declaration does not File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 37
Info (10499): HDL info at LCDModule_init.v(22): see declaration for object "OPER" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 22
Warning (10229): Verilog HDL Expression warning at C5G_Tempsens.v(119): truncated literal to match 2 bits File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 119
Warning (12125): Using design file C5G_Tempsens.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: C5G_Tempsens File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at C5G_Tempsens.v(140): created implicit net for "clk_270Hz" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 140
Info (12127): Elaborating entity "C5G_Tempsens" for the top level hierarchy
Warning (10858): Verilog HDL warning at C5G_Tempsens.v(88): object clk_270kHz used but never assigned File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 88
Warning (10230): Verilog HDL assignment warning at C5G_Tempsens.v(151): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 151
Warning (10030): Net "clk_270kHz" at C5G_Tempsens.v(88) has no driver or initial value, using a default initial value '0' File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 88
Warning (10034): Output port "LEDG[7..3]" at C5G_Tempsens.v(16) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 16
Warning (10034): Output port "LEDR[9..1]" at C5G_Tempsens.v(17) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 17
Warning (10034): Output port "HDMI_TX_D" at C5G_Tempsens.v(32) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
Warning (10034): Output port "SRAM_A" at C5G_Tempsens.v(58) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
Warning (10034): Output port "HDMI_TX_CLK" at C5G_Tempsens.v(31) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 31
Warning (10034): Output port "HDMI_TX_DE" at C5G_Tempsens.v(33) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 33
Warning (10034): Output port "HDMI_TX_HS" at C5G_Tempsens.v(34) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 34
Warning (10034): Output port "HDMI_TX_VS" at C5G_Tempsens.v(36) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 36
Warning (10034): Output port "ADC_CONVST" at C5G_Tempsens.v(39) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 39
Warning (10034): Output port "ADC_SCK" at C5G_Tempsens.v(40) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 40
Warning (10034): Output port "ADC_SDI" at C5G_Tempsens.v(41) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 41
Warning (10034): Output port "I2C_SCL" at C5G_Tempsens.v(45) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 45
Warning (10034): Output port "SD_CLK" at C5G_Tempsens.v(49) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 49
Warning (10034): Output port "UART_TX" at C5G_Tempsens.v(55) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 55
Warning (10034): Output port "SRAM_CE_n" at C5G_Tempsens.v(59) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 59
Warning (10034): Output port "SRAM_LB_n" at C5G_Tempsens.v(61) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 61
Warning (10034): Output port "SRAM_OE_n" at C5G_Tempsens.v(62) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 62
Warning (10034): Output port "SRAM_UB_n" at C5G_Tempsens.v(63) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 63
Warning (10034): Output port "SRAM_WE_n" at C5G_Tempsens.v(64) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 64
Info (12128): Elaborating entity "lcdctrl_init" for hierarchy "lcdctrl_init:lcdctrl_init" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 125
Warning (10036): Verilog HDL or VHDL warning at LCDModule_init.v(149): object "SUBSTATE" assigned a value but never read File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 149
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(142): truncated value with size 32 to match size of target (23) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 142
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(165): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 165
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(178): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 178
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(185): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 185
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(191): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 191
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(198): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 198
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(204): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 204
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(211): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 211
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(216): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 216
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(229): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 229
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(236): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 236
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(242): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 242
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(249): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 249
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(255): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 255
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(262): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 262
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(267): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 267
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(280): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 280
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(287): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 287
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(293): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 293
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(300): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 300
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(306): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 306
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(313): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 313
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(318): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 318
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(331): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 331
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(338): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 338
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(344): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 344
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(351): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 351
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(357): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 357
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(364): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 364
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(369): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 369
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(382): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 382
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(389): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 389
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(395): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 395
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(402): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 402
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(408): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 408
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(415): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 415
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(420): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 420
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(433): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 433
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(440): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 440
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(446): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 446
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(453): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 453
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(459): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 459
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(466): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 466
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(471): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 471
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(484): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 484
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(491): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 491
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(497): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 497
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(504): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 504
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(510): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 510
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(517): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 517
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(522): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 522
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(535): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 535
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(542): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 542
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(548): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 548
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(555): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 555
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(561): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 561
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(568): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 568
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(573): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 573
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(586): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 586
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(593): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 593
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(599): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 599
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(606): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 606
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(612): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 612
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(619): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 619
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(624): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 624
Warning (12125): Using design file hexto7segment.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hexto7segment File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/hexto7segment.v Line: 5
Info (12128): Elaborating entity "hexto7segment" for hierarchy "hexto7segment:hto7seg" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 130
Info (12128): Elaborating entity "slowClock" for hierarchy "slowClock:clock_generate" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 141
Warning (10230): Verilog HDL assignment warning at clock_generator.v(23): truncated value with size 32 to match size of target (28) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/clock_generator.v Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[0]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[4]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[8]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[15]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[16]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[17]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[18]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[19]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[20]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[21]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[22]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[24]" and its non-tri-state driver. File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "I2C_SDA" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 46
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 50
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 51
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 51
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 51
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 51
    Warning (13040): bidirectional pin "SRAM_D[0]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[1]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[2]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[3]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[4]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[5]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[6]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[7]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[8]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[9]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[10]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[11]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[12]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[13]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[14]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "SRAM_D[15]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 60
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO[7]" is fed by GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13033): The pin "GPIO[14]" is fed by GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13033): The pin "GPIO[23]" is fed by GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13033): The pin "GPIO[25]" is fed by GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[0]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[1]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[2]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[3]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[4]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[5]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[6]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[8]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[15]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[16]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[17]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[18]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[19]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[20]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[21]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[22]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
    Warning (13010): Node "GPIO[24]~synth" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 80
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 16
    Warning (13410): Pin "LEDG[1]" is stuck at VCC File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 16
    Warning (13410): Pin "LEDG[2]" is stuck at VCC File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 16
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 16
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 16
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 16
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 16
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 16
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 17
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 17
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 17
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 17
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 17
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 17
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 17
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 17
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 17
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 17
    Warning (13410): Pin "HDMI_TX_CLK" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 31
    Warning (13410): Pin "HDMI_TX_D[0]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[1]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[2]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[3]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[4]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[5]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[6]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[7]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[8]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[9]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[10]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[11]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[12]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[13]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[14]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[15]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[16]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[17]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[18]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[19]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[20]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[21]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[22]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[23]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
    Warning (13410): Pin "HDMI_TX_DE" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 33
    Warning (13410): Pin "HDMI_TX_HS" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 34
    Warning (13410): Pin "HDMI_TX_VS" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 36
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 39
    Warning (13410): Pin "ADC_SCK" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 40
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 41
    Warning (13410): Pin "I2C_SCL" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 45
    Warning (13410): Pin "SD_CLK" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 49
    Warning (13410): Pin "UART_TX" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 55
    Warning (13410): Pin "SRAM_A[0]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[1]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[2]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[3]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[4]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[5]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[6]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[7]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[8]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[9]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[10]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[11]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[12]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[13]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[14]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[15]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[16]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_A[17]" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
    Warning (13410): Pin "SRAM_CE_n" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 59
    Warning (13410): Pin "SRAM_LB_n" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 61
    Warning (13410): Pin "SRAM_OE_n" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 62
    Warning (13410): Pin "SRAM_UB_n" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 63
    Warning (13410): Pin "SRAM_WE_n" is stuck at GND File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 64
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_125_p" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK_50_B5B" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK_50_B6A" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 11
    Warning (15610): No output dependent on input pin "CLOCK_50_B8A" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 13
    Warning (15610): No output dependent on input pin "CPU_RESET_n" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 20
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 21
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 21
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 24
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 24
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 24
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 24
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 24
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 24
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 24
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 24
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 24
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 24
    Warning (15610): No output dependent on input pin "HDMI_TX_INT" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 35
    Warning (15610): No output dependent on input pin "ADC_SDO" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 42
    Warning (15610): No output dependent on input pin "UART_RX" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 54
Info (21057): Implemented 269 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 89 output pins
    Info (21060): Implemented 58 bidirectional pins
    Info (21061): Implemented 99 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 273 warnings
    Info: Peak virtual memory: 1110 megabytes
    Info: Processing ended: Sun Dec  9 18:48:18 2018
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:41


