Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/VLSI_DESIGN/UNI_Shift_Register/UNI_Shift_Register_tb_isim_beh.exe -prj /home/ise/VLSI_DESIGN/UNI_Shift_Register/UNI_Shift_Register_tb_beh.prj work.UNI_Shift_Register_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/VLSI_DESIGN/UNI_Shift_Register/UNI_Shift_Register_arch.vhd" into library work
Parsing VHDL file "/home/ise/VLSI_DESIGN/UNI_Shift_Register/UNI_Shift_Register_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98388 KB
Fuse CPU Usage: 1010 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity UNI_Shift_Register_arch [uni_shift_register_arch_default]
Compiling architecture behavior of entity uni_shift_register_tb
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable /home/ise/VLSI_DESIGN/UNI_Shift_Register/UNI_Shift_Register_tb_isim_beh.exe
Fuse Memory Usage: 117056 KB
Fuse CPU Usage: 1390 ms
GCC CPU Usage: 4500 ms
