 
****************************************
Report : clocks
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct  4 07:24:43 2025
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
ALU_CLK         10.00   {0 5}               G         {U0_CLK_gating/Gated_CLK}
DFTCLK          10.00   {0 5}                         {scan_clk}
REF_CLK1        10.00   {0 5}                         {REF_CLK}
RX_CLOCK       271.27   {0 135.634}         G         {U1_clock_divider/o_div_clk}
TX_CLOCK      8680.56   {0 4340.28}         G         {U0_clock_divider/o_div_clk}
UART_CLK1      271.27   {0 135.634}                   {UART_CLK}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
ALU_CLK       REF_CLK        {U0_CLK_gating/Gated_CLK}
                                            REF_CLK1       divide_by(1)
RX_CLOCK      UART_CLK       {U1_clock_divider/o_div_clk}
                                            UART_CLK1      divide_by(1)
TX_CLOCK      UART_CLK       {U0_clock_divider/o_div_clk}
                                            UART_CLK1      divide_by(32)
--------------------------------------------------------------------------------
1
