Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 12:40:58 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.155        0.000                      0                 1823        0.044        0.000                      0                 1823        2.927        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.155        0.000                      0                 1823        0.044        0.000                      0                 1823        2.927        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 fsm0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_11/acc/out_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.574ns (20.820%)  route 2.183ns (79.180%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.036     0.036    fsm0/clk
    SLICE_X44Y123        FDRE                                         r  fsm0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[3]/Q
                         net (fo=28, routed)          0.295     0.427    fsm0/fsm0_out[3]
    SLICE_X45Y122        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     0.563 f  fsm0/out[0]_i_4/O
                         net (fo=9, routed)           0.316     0.879    fsm0/out[0]_i_4_n_0
    SLICE_X44Y122        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.057 f  fsm0/done_buf[0]_i_2__2/O
                         net (fo=72, routed)          0.708     1.765    pe_11/fsm0/out_reg[31]
    SLICE_X44Y111        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     1.929 r  pe_11/fsm0/out[31]_i_1__9/O
                         net (fo=33, routed)          0.864     2.793    pe_11/acc/E[0]
    SLICE_X43Y116        FDRE                                         r  pe_11/acc/out_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=636, unset)          0.026     7.026    pe_11/acc/clk
    SLICE_X43Y116        FDRE                                         r  pe_11/acc/out_reg[24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y116        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     6.948    pe_11/acc/out_reg[24]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 fsm0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_11/acc/out_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.574ns (20.820%)  route 2.183ns (79.180%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.036     0.036    fsm0/clk
    SLICE_X44Y123        FDRE                                         r  fsm0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[3]/Q
                         net (fo=28, routed)          0.295     0.427    fsm0/fsm0_out[3]
    SLICE_X45Y122        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     0.563 f  fsm0/out[0]_i_4/O
                         net (fo=9, routed)           0.316     0.879    fsm0/out[0]_i_4_n_0
    SLICE_X44Y122        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.057 f  fsm0/done_buf[0]_i_2__2/O
                         net (fo=72, routed)          0.708     1.765    pe_11/fsm0/out_reg[31]
    SLICE_X44Y111        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     1.929 r  pe_11/fsm0/out[31]_i_1__9/O
                         net (fo=33, routed)          0.864     2.793    pe_11/acc/E[0]
    SLICE_X43Y116        FDRE                                         r  pe_11/acc/out_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=636, unset)          0.026     7.026    pe_11/acc/clk
    SLICE_X43Y116        FDRE                                         r  pe_11/acc/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y116        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043     6.948    pe_11/acc/out_reg[25]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 fsm0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_11/acc/out_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.574ns (20.820%)  route 2.183ns (79.180%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.036     0.036    fsm0/clk
    SLICE_X44Y123        FDRE                                         r  fsm0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[3]/Q
                         net (fo=28, routed)          0.295     0.427    fsm0/fsm0_out[3]
    SLICE_X45Y122        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     0.563 f  fsm0/out[0]_i_4/O
                         net (fo=9, routed)           0.316     0.879    fsm0/out[0]_i_4_n_0
    SLICE_X44Y122        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.057 f  fsm0/done_buf[0]_i_2__2/O
                         net (fo=72, routed)          0.708     1.765    pe_11/fsm0/out_reg[31]
    SLICE_X44Y111        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     1.929 r  pe_11/fsm0/out[31]_i_1__9/O
                         net (fo=33, routed)          0.864     2.793    pe_11/acc/E[0]
    SLICE_X43Y116        FDRE                                         r  pe_11/acc/out_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=636, unset)          0.026     7.026    pe_11/acc/clk
    SLICE_X43Y116        FDRE                                         r  pe_11/acc/out_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y116        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043     6.948    pe_11/acc/out_reg[26]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 fsm0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_11/acc/out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.574ns (20.820%)  route 2.183ns (79.180%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.036     0.036    fsm0/clk
    SLICE_X44Y123        FDRE                                         r  fsm0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[3]/Q
                         net (fo=28, routed)          0.295     0.427    fsm0/fsm0_out[3]
    SLICE_X45Y122        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     0.563 f  fsm0/out[0]_i_4/O
                         net (fo=9, routed)           0.316     0.879    fsm0/out[0]_i_4_n_0
    SLICE_X44Y122        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.057 f  fsm0/done_buf[0]_i_2__2/O
                         net (fo=72, routed)          0.708     1.765    pe_11/fsm0/out_reg[31]
    SLICE_X44Y111        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     1.929 r  pe_11/fsm0/out[31]_i_1__9/O
                         net (fo=33, routed)          0.864     2.793    pe_11/acc/E[0]
    SLICE_X43Y116        FDRE                                         r  pe_11/acc/out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=636, unset)          0.026     7.026    pe_11/acc/clk
    SLICE_X43Y116        FDRE                                         r  pe_11/acc/out_reg[27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y116        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043     6.948    pe_11/acc/out_reg[27]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 fsm0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_11/mul/out_tmp_reg__0/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.473ns (18.943%)  route 2.024ns (81.057%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.036     0.036    fsm0/clk
    SLICE_X44Y123        FDRE                                         r  fsm0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[3]/Q
                         net (fo=28, routed)          0.295     0.427    fsm0/fsm0_out[3]
    SLICE_X45Y122        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     0.563 f  fsm0/out[0]_i_4/O
                         net (fo=9, routed)           0.316     0.879    fsm0/out[0]_i_4_n_0
    SLICE_X44Y122        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.057 f  fsm0/done_buf[0]_i_2__2/O
                         net (fo=72, routed)          0.703     1.760    pe_11/fsm0/out_reg[31]
    SLICE_X44Y111        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.823 r  pe_11/fsm0/out_tmp_reg_i_2__2/O
                         net (fo=49, routed)          0.710     2.533    pe_11/mul/out_tmp_reg__0/B[11]
    DSP48E2_X4Y46        DSP_A_B_DATA                                 r  pe_11/mul/out_tmp_reg__0/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=636, unset)          0.044     7.044    pe_11/mul/out_tmp_reg__0/CLK
    DSP48E2_X4Y46        DSP_A_B_DATA                                 r  pe_11/mul/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y46        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.305     6.704    pe_11/mul/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 2.707ns (98.472%)  route 0.042ns (1.528%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.075     0.075    pe_00/mul/out_tmp0/CLK
    DSP48E2_X3Y49        DSP_A_B_DATA                                 r  pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y49        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    pe_00/mul/out_tmp0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y49        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  pe_00/mul/out_tmp0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    pe_00/mul/out_tmp0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y49        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  pe_00/mul/out_tmp0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    pe_00/mul/out_tmp0/DSP_MULTIPLIER.U<43>
    DSP48E2_X3Y49        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  pe_00/mul/out_tmp0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    pe_00/mul/out_tmp0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X3Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  pe_00/mul/out_tmp0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    pe_00/mul/out_tmp0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  pe_00/mul/out_tmp0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     2.126    pe_00/mul/out_tmp_reg__0/PCIN[47]
    DSP48E2_X3Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     2.824 r  pe_00/mul/out_tmp_reg__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     2.824    pe_00/mul/out_tmp_reg__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X3Y50        DSP_OUTPUT                                   r  pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=636, unset)          0.044     7.044    pe_00/mul/out_tmp_reg__0/CLK
    DSP48E2_X3Y50        DSP_OUTPUT                                   r  pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.010     7.019    pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 2.707ns (98.472%)  route 0.042ns (1.528%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.075     0.075    pe_00/mul/out_tmp0/CLK
    DSP48E2_X3Y49        DSP_A_B_DATA                                 r  pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y49        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    pe_00/mul/out_tmp0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y49        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  pe_00/mul/out_tmp0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    pe_00/mul/out_tmp0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y49        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  pe_00/mul/out_tmp0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    pe_00/mul/out_tmp0/DSP_MULTIPLIER.U<43>
    DSP48E2_X3Y49        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  pe_00/mul/out_tmp0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    pe_00/mul/out_tmp0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X3Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  pe_00/mul/out_tmp0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    pe_00/mul/out_tmp0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  pe_00/mul/out_tmp0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     2.126    pe_00/mul/out_tmp_reg__0/PCIN[47]
    DSP48E2_X3Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     2.824 r  pe_00/mul/out_tmp_reg__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.824    pe_00/mul/out_tmp_reg__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X3Y50        DSP_OUTPUT                                   r  pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=636, unset)          0.044     7.044    pe_00/mul/out_tmp_reg__0/CLK
    DSP48E2_X3Y50        DSP_OUTPUT                                   r  pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.010     7.019    pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 2.707ns (98.472%)  route 0.042ns (1.528%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.075     0.075    pe_00/mul/out_tmp0/CLK
    DSP48E2_X3Y49        DSP_A_B_DATA                                 r  pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y49        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    pe_00/mul/out_tmp0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y49        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  pe_00/mul/out_tmp0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    pe_00/mul/out_tmp0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y49        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  pe_00/mul/out_tmp0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    pe_00/mul/out_tmp0/DSP_MULTIPLIER.U<43>
    DSP48E2_X3Y49        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  pe_00/mul/out_tmp0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    pe_00/mul/out_tmp0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X3Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  pe_00/mul/out_tmp0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    pe_00/mul/out_tmp0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  pe_00/mul/out_tmp0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     2.126    pe_00/mul/out_tmp_reg__0/PCIN[47]
    DSP48E2_X3Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.698     2.824 r  pe_00/mul/out_tmp_reg__0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     2.824    pe_00/mul/out_tmp_reg__0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y50        DSP_OUTPUT                                   r  pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=636, unset)          0.044     7.044    pe_00/mul/out_tmp_reg__0/CLK
    DSP48E2_X3Y50        DSP_OUTPUT                                   r  pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.010     7.019    pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 2.707ns (98.472%)  route 0.042ns (1.528%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.075     0.075    pe_00/mul/out_tmp0/CLK
    DSP48E2_X3Y49        DSP_A_B_DATA                                 r  pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y49        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    pe_00/mul/out_tmp0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y49        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  pe_00/mul/out_tmp0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    pe_00/mul/out_tmp0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y49        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  pe_00/mul/out_tmp0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    pe_00/mul/out_tmp0/DSP_MULTIPLIER.U<43>
    DSP48E2_X3Y49        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  pe_00/mul/out_tmp0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    pe_00/mul/out_tmp0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X3Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  pe_00/mul/out_tmp0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    pe_00/mul/out_tmp0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  pe_00/mul/out_tmp0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     2.126    pe_00/mul/out_tmp_reg__0/PCIN[47]
    DSP48E2_X3Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.698     2.824 r  pe_00/mul/out_tmp_reg__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     2.824    pe_00/mul/out_tmp_reg__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X3Y50        DSP_OUTPUT                                   r  pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=636, unset)          0.044     7.044    pe_00/mul/out_tmp_reg__0/CLK
    DSP48E2_X3Y50        DSP_OUTPUT                                   r  pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.010     7.019    pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 2.707ns (98.472%)  route 0.042ns (1.528%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.075     0.075    pe_00/mul/out_tmp0/CLK
    DSP48E2_X3Y49        DSP_A_B_DATA                                 r  pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y49        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  pe_00/mul/out_tmp0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    pe_00/mul/out_tmp0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y49        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  pe_00/mul/out_tmp0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    pe_00/mul/out_tmp0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y49        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  pe_00/mul/out_tmp0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    pe_00/mul/out_tmp0/DSP_MULTIPLIER.U<43>
    DSP48E2_X3Y49        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  pe_00/mul/out_tmp0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    pe_00/mul/out_tmp0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X3Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  pe_00/mul/out_tmp0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    pe_00/mul/out_tmp0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  pe_00/mul/out_tmp0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     2.126    pe_00/mul/out_tmp_reg__0/PCIN[47]
    DSP48E2_X3Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     2.824 r  pe_00/mul/out_tmp_reg__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     2.824    pe_00/mul/out_tmp_reg__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X3Y50        DSP_OUTPUT                                   r  pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=636, unset)          0.044     7.044    pe_00/mul/out_tmp_reg__0/CLK
    DSP48E2_X3Y50        DSP_OUTPUT                                   r  pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.010     7.019    pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  4.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pe_01/mul/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.012     0.012    pe_01/mul/clk
    SLICE_X44Y120        FDRE                                         r  pe_01/mul/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe_01/mul/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.059     0.110    pe_01/mul/p_1_in[5]
    SLICE_X44Y119        FDRE                                         r  pe_01/mul/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.019     0.019    pe_01/mul/clk
    SLICE_X44Y119        FDRE                                         r  pe_01/mul/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y119        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    pe_01/mul/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg17/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg17/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.012     0.012    par_done_reg17/clk
    SLICE_X46Y125        FDRE                                         r  par_done_reg17/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg17/out_reg[0]/Q
                         net (fo=4, routed)           0.028     0.079    fsm0/par_done_reg17_out
    SLICE_X46Y125        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  fsm0/out[0]_i_1__29/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg17/out_reg[0]_0
    SLICE_X46Y125        FDRE                                         r  par_done_reg17/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.018     0.018    par_done_reg17/clk
    SLICE_X46Y125        FDRE                                         r  par_done_reg17/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X46Y125        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg17/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.012     0.012    par_done_reg0/clk
    SLICE_X44Y124        FDRE                                         r  par_done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg0/out_reg[0]/Q
                         net (fo=4, routed)           0.029     0.080    fsm0/par_done_reg0_out
    SLICE_X44Y124        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.095 r  fsm0/out[0]_i_1__12/O
                         net (fo=1, routed)           0.015     0.110    par_done_reg0/out_reg[0]_0
    SLICE_X44Y124        FDRE                                         r  par_done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.018     0.018    par_done_reg0/clk
    SLICE_X44Y124        FDRE                                         r  par_done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y124        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg31/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg31/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.012     0.012    par_done_reg31/clk
    SLICE_X44Y121        FDRE                                         r  par_done_reg31/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg31/out_reg[0]/Q
                         net (fo=4, routed)           0.029     0.080    fsm0/par_done_reg31_out
    SLICE_X44Y121        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.095 r  fsm0/out[0]_i_1__43/O
                         net (fo=1, routed)           0.015     0.110    par_done_reg31/out_reg[0]_0
    SLICE_X44Y121        FDRE                                         r  par_done_reg31/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.018     0.018    par_done_reg31/clk
    SLICE_X44Y121        FDRE                                         r  par_done_reg31/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y121        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg31/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 par_reset6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg29/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.012     0.012    par_reset6/clk
    SLICE_X46Y123        FDRE                                         r  par_reset6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y123        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  par_reset6/out_reg[0]/Q
                         net (fo=9, routed)           0.030     0.081    fsm0/par_reset6_out
    SLICE_X46Y123        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.095 r  fsm0/out[0]_i_1__41/O
                         net (fo=1, routed)           0.016     0.111    par_done_reg29/out_reg[0]_0
    SLICE_X46Y123        FDRE                                         r  par_done_reg29/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.018     0.018    par_done_reg29/clk
    SLICE_X46Y123        FDRE                                         r  par_done_reg29/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X46Y123        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg29/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pe_01/mul/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul_reg/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.013     0.013    pe_01/mul/clk
    SLICE_X44Y119        FDRE                                         r  pe_01/mul/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe_01/mul/out_reg[9]/Q
                         net (fo=1, routed)           0.061     0.113    pe_01/mul_reg/out_reg[31]_1[9]
    SLICE_X44Y117        FDRE                                         r  pe_01/mul_reg/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.019     0.019    pe_01/mul_reg/clk
    SLICE_X44Y117        FDRE                                         r  pe_01/mul_reg/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y117        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    pe_01/mul_reg/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pe_11/mul/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_11/mul/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.013     0.013    pe_11/mul/clk
    SLICE_X43Y111        FDRE                                         r  pe_11/mul/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe_11/mul/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.062     0.113    pe_11/mul/p_1_in[12]
    SLICE_X43Y111        FDRE                                         r  pe_11/mul/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.019     0.019    pe_11/mul/clk
    SLICE_X43Y111        FDRE                                         r  pe_11/mul/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y111        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    pe_11/mul/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top_00_read/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            top_00_read/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.054ns (54.545%)  route 0.045ns (45.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.012     0.012    top_00_read/clk
    SLICE_X44Y125        FDRE                                         r  top_00_read/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y125        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  top_00_read/out_reg[16]/Q
                         net (fo=3, routed)           0.030     0.081    top_00_read/down_00_write_in[0]
    SLICE_X44Y125        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.096 r  top_00_read/out[16]_i_1/O
                         net (fo=1, routed)           0.015     0.111    top_00_read/out[16]_i_1_n_0
    SLICE_X44Y125        FDRE                                         r  top_00_read/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.018     0.018    top_00_read/clk
    SLICE_X44Y125        FDRE                                         r  top_00_read/out_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y125        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    top_00_read/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.012     0.012    par_done_reg3/clk
    SLICE_X44Y123        FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=4, routed)           0.030     0.081    fsm0/par_done_reg3_out
    SLICE_X44Y123        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.095 r  fsm0/out[0]_i_1__15/O
                         net (fo=1, routed)           0.017     0.112    par_done_reg3/out_reg[0]_0
    SLICE_X44Y123        FDRE                                         r  par_done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.018     0.018    par_done_reg3/clk
    SLICE_X44Y123        FDRE                                         r  par_done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y123        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg35/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg35/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.013     0.013    par_done_reg35/clk
    SLICE_X44Y122        FDRE                                         r  par_done_reg35/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  par_done_reg35/out_reg[0]/Q
                         net (fo=3, routed)           0.029     0.081    fsm0/par_done_reg35_out
    SLICE_X44Y122        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.096 r  fsm0/out[0]_i_1__47/O
                         net (fo=1, routed)           0.017     0.113    par_done_reg35/out_reg[0]_0
    SLICE_X44Y122        FDRE                                         r  par_done_reg35/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=636, unset)          0.019     0.019    par_done_reg35/clk
    SLICE_X44Y122        FDRE                                         r  par_done_reg35/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y122        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg35/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X45Y125  l0/mem_reg_0_1_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X40Y123  l1/mem_reg_0_1_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X45Y126  t0/mem_reg_0_1_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X45Y123  t1/mem_reg_0_1_16_16/SP/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y51  pe_00/mul/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y50  pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y48  pe_01/mul/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y50  pe_01/mul/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y47  pe_10/mul/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y46  pe_10/mul/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X45Y125  l0/mem_reg_0_1_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X40Y123  l1/mem_reg_0_1_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X45Y126  t0/mem_reg_0_1_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X45Y123  t1/mem_reg_0_1_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X45Y125  l0/mem_reg_0_1_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X40Y123  l1/mem_reg_0_1_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X45Y126  t0/mem_reg_0_1_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X45Y123  t1/mem_reg_0_1_16_16/SP/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y125  down_00_write/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y125  down_00_write/out_reg[16]/C
High Pulse Width  Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X45Y125  l0/mem_reg_0_1_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X45Y125  l0/mem_reg_0_1_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X40Y123  l1/mem_reg_0_1_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X40Y123  l1/mem_reg_0_1_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X45Y126  t0/mem_reg_0_1_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X45Y126  t0/mem_reg_0_1_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X45Y123  t1/mem_reg_0_1_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X45Y123  t1/mem_reg_0_1_16_16/SP/CLK
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y125  down_00_write/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y125  down_00_write/done_reg/C



