{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544468550373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544468550373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 21:02:30 2018 " "Processing started: Mon Dec 10 21:02:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544468550373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544468550373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off smart_parking -c smart_parking " "Command: quartus_map --read_settings_files=on --write_settings_files=off smart_parking -c smart_parking" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544468550373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544468550763 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "smart_parking.v(13) " "Verilog HDL warning at smart_parking.v(13): extended using \"x\" or \"z\"" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544468558995 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "smart_parking.v(110) " "Verilog HDL information at smart_parking.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544468559011 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "smart_parking.v(136) " "Verilog HDL information at smart_parking.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544468559011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/lenovo/desktop/dsd project/smart_parking.v 5 5 " "Found 5 design units, including 5 entities, in source file c:/users/lenovo/desktop/dsd project/smart_parking.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544468559011 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_generator " "Found entity 2: clk_generator" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544468559011 ""} { "Info" "ISGN_ENTITY_NAME" "3 car_space " "Found entity 3: car_space" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544468559011 ""} { "Info" "ISGN_ENTITY_NAME" "4 entrance_exit " "Found entity 4: entrance_exit" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544468559011 ""} { "Info" "ISGN_ENTITY_NAME" "5 smart_parking " "Found entity 5: smart_parking" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544468559011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544468559011 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "smart_parking.v(77) " "Verilog HDL Instantiation warning at smart_parking.v(77): instance has no name" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 77 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1544468559011 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "smart_parking.v(186) " "Verilog HDL Instantiation warning at smart_parking.v(186): instance has no name" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 186 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1544468559011 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "smart_parking.v(198) " "Verilog HDL Instantiation warning at smart_parking.v(198): instance has no name" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 198 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1544468559011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "smart_parking " "Elaborating entity \"smart_parking\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrance_exit entrance_exit:comb_3 " "Elaborating entity \"entrance_exit\" for hierarchy \"entrance_exit:comb_3\"" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "comb_3" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "greenc smart_parking.v(68) " "Verilog HDL or VHDL warning at smart_parking.v(68): object \"greenc\" assigned a value but never read" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "smart_parking.v(100) " "Verilog HDL warning at smart_parking.v(100): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 100 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pswrd smart_parking.v(114) " "Verilog HDL Always Construct warning at smart_parking.v(114): variable \"pswrd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "password smart_parking.v(114) " "Verilog HDL Always Construct warning at smart_parking.v(114): variable \"password\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_count smart_parking.v(110) " "Verilog HDL Always Construct warning at smart_parking.v(110): inferring latch(es) for variable \"green_count\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_light smart_parking.v(110) " "Verilog HDL Always Construct warning at smart_parking.v(110): inferring latch(es) for variable \"green_light\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state smart_parking.v(126) " "Verilog HDL Always Construct warning at smart_parking.v(126): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state smart_parking.v(127) " "Verilog HDL Always Construct warning at smart_parking.v(127): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next smart_parking.v(124) " "Verilog HDL Always Construct warning at smart_parking.v(124): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stateout smart_parking.v(132) " "Verilog HDL Always Construct warning at smart_parking.v(132): variable \"stateout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stateout smart_parking.v(133) " "Verilog HDL Always Construct warning at smart_parking.v(133): variable \"stateout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextout smart_parking.v(130) " "Verilog HDL Always Construct warning at smart_parking.v(130): inferring latch(es) for variable \"nextout\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 smart_parking.v(142) " "Verilog HDL assignment warning at smart_parking.v(142): truncated value with size 32 to match size of target (13)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544468559027 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "smart_parking.v(147) " "Verilog HDL warning at smart_parking.v(147): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 147 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 smart_parking.v(160) " "Verilog HDL assignment warning at smart_parking.v(160): truncated value with size 32 to match size of target (3)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yo1 smart_parking.v(165) " "Verilog HDL Always Construct warning at smart_parking.v(165): variable \"yo1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yo2 smart_parking.v(165) " "Verilog HDL Always Construct warning at smart_parking.v(165): variable \"yo2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yo3 smart_parking.v(165) " "Verilog HDL Always Construct warning at smart_parking.v(165): variable \"yo3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yo4 smart_parking.v(165) " "Verilog HDL Always Construct warning at smart_parking.v(165): variable \"yo4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green_light smart_parking.v(165) " "Verilog HDL Always Construct warning at smart_parking.v(165): variable \"green_light\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 smart_parking.v(172) " "Verilog HDL assignment warning at smart_parking.v(172): truncated value with size 32 to match size of target (6)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 smart_parking.v(175) " "Verilog HDL assignment warning at smart_parking.v(175): truncated value with size 32 to match size of target (6)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 smart_parking.v(178) " "Verilog HDL assignment warning at smart_parking.v(178): truncated value with size 32 to match size of target (6)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smart_parking.v(183) " "Verilog HDL assignment warning at smart_parking.v(183): truncated value with size 32 to match size of target (4)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextout smart_parking.v(133) " "Inferred latch for \"nextout\" at smart_parking.v(133)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next smart_parking.v(127) " "Inferred latch for \"next\" at smart_parking.v(127)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_light smart_parking.v(110) " "Inferred latch for \"green_light\" at smart_parking.v(110)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generator entrance_exit:comb_3\|clk_generator:comb_3 " "Elaborating entity \"clk_generator\" for hierarchy \"entrance_exit:comb_3\|clk_generator:comb_3\"" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "comb_3" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 smart_parking.v(26) " "Verilog HDL assignment warning at smart_parking.v(26): truncated value with size 32 to match size of target (25)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544468559042 "|smart_parking|entrance_exit:comb_3|clk_generator:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder entrance_exit:comb_3\|seven_segment_decoder:comb_502 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"entrance_exit:comb_3\|seven_segment_decoder:comb_502\"" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "comb_502" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544468559058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car_space car_space:s1 " "Elaborating entity \"car_space\" for hierarchy \"car_space:s1\"" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "s1" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544468559058 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_out smart_parking.v(40) " "Verilog HDL Always Construct warning at smart_parking.v(40): inferring latch(es) for variable \"r_out\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544468559058 "|smart_parking|car_space:s1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_out smart_parking.v(40) " "Verilog HDL Always Construct warning at smart_parking.v(40): inferring latch(es) for variable \"y_out\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544468559058 "|smart_parking|car_space:s1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g_out smart_parking.v(40) " "Verilog HDL Always Construct warning at smart_parking.v(40): inferring latch(es) for variable \"g_out\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544468559058 "|smart_parking|car_space:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_out smart_parking.v(43) " "Inferred latch for \"g_out\" at smart_parking.v(43)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544468559058 "|smart_parking|car_space:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out smart_parking.v(43) " "Inferred latch for \"y_out\" at smart_parking.v(43)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544468559058 "|smart_parking|car_space:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_out smart_parking.v(43) " "Inferred latch for \"r_out\" at smart_parking.v(43)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544468559058 "|smart_parking|car_space:s1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544468559448 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digs\[1\] GND " "Pin \"digs\[1\]\" is stuck at GND" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544468559511 "|smart_parking|digs[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544468559511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544468559573 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544468559917 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/quartus/bin64/output_files/smart_parking.map.smsg " "Generated suppressed messages file E:/quartus/quartus/bin64/output_files/smart_parking.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544468559933 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544468559995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544468559995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544468560026 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544468560026 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544468560026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544468560026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4976 " "Peak virtual memory: 4976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544468560089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 21:02:40 2018 " "Processing ended: Mon Dec 10 21:02:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544468560089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544468560089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544468560089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544468560089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544468564307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544468564322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 21:02:44 2018 " "Processing started: Mon Dec 10 21:02:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544468564322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544468564322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off smart_parking -c smart_parking " "Command: quartus_fit --read_settings_files=off --write_settings_files=off smart_parking -c smart_parking" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544468564322 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544468564416 ""}
{ "Info" "0" "" "Project  = smart_parking" {  } {  } 0 0 "Project  = smart_parking" 0 0 "Fitter" 0 0 1544468564416 ""}
{ "Info" "0" "" "Revision = smart_parking" {  } {  } 0 0 "Revision = smart_parking" 0 0 "Fitter" 0 0 1544468564416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544468564557 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "smart_parking 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"smart_parking\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544468564557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544468564619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544468564619 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544468564806 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544468564822 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544468564931 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544468564931 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544468564931 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544468564931 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544468564931 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544468564931 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544468564931 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544468564931 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544468564931 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 418 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544468564931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 420 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544468564931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 422 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544468564931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 424 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544468564931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 426 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544468564931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 428 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544468564931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 430 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544468564931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 432 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544468564931 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544468564931 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544468564931 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544468564931 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544468564931 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544468564931 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544468564931 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1544468565556 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "smart_parking.sdc " "Synopsys Design Constraints File file not found: 'smart_parking.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544468565556 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544468565556 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544468565556 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544468565572 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544468565572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544468565588 ""}  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 410 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544468565588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk  " "Automatically promoted node entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544468565588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrance_exit:comb_3\|yo4 " "Destination node entrance_exit:comb_3\|yo4" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 144 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544468565588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrance_exit:comb_3\|yo3 " "Destination node entrance_exit:comb_3\|yo3" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 132 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544468565588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrance_exit:comb_3\|yo2 " "Destination node entrance_exit:comb_3\|yo2" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 131 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544468565588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrance_exit:comb_3\|yo1 " "Destination node entrance_exit:comb_3\|yo1" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 130 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544468565588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrance_exit:comb_3\|state " "Destination node entrance_exit:comb_3\|state" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 151 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544468565588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk~1 " "Destination node entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk~1" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 345 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544468565588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544468565588 ""}  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544468565588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "entrance_exit:comb_3\|always5~0  " "Automatically promoted node entrance_exit:comb_3\|always5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544468565588 ""}  } { { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 162 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544468565588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "entrance_exit:comb_3\|countdecr2  " "Automatically promoted node entrance_exit:comb_3\|countdecr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544468565588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrance_exit:comb_3\|countdecr2~3 " "Destination node entrance_exit:comb_3\|countdecr2~3" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 286 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544468565588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544468565588 ""}  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 143 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544468565588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "entrance_exit:comb_3\|stateout  " "Automatically promoted node entrance_exit:comb_3\|stateout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544468565588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrance_exit:comb_3\|comb~0 " "Destination node entrance_exit:comb_3\|comb~0" {  } { { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 349 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544468565588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrance_exit:comb_3\|comb~1 " "Destination node entrance_exit:comb_3\|comb~1" {  } { { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 350 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544468565588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544468565588 ""}  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/quartus/bin64/" { { 0 { 0 ""} 0 150 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544468565588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544468566087 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544468566087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544468566087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544468566087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544468566087 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544468566087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544468566087 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544468566087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544468566119 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1544468566119 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544468566119 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544468566212 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544468566212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544468567728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544468567899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544468567915 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544468569946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544468569946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544468570477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "E:/quartus/quartus/bin64/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544468572726 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544468572726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544468573726 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544468573726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544468573742 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.50 " "Total time spent on timing analysis during the Fitter is 1.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544468573758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544468573882 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1544468573882 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544468574148 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544468574242 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1544468574242 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544468574585 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544468575101 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/quartus/bin64/output_files/smart_parking.fit.smsg " "Generated suppressed messages file E:/quartus/quartus/bin64/output_files/smart_parking.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544468575366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5921 " "Peak virtual memory: 5921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544468575835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 21:02:55 2018 " "Processing ended: Mon Dec 10 21:02:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544468575835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544468575835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544468575835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544468575835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544468580066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544468580066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 21:02:59 2018 " "Processing started: Mon Dec 10 21:02:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544468580066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544468580066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off smart_parking -c smart_parking " "Command: quartus_asm --read_settings_files=off --write_settings_files=off smart_parking -c smart_parking" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544468580066 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544468581941 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544468582081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544468582987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 21:03:02 2018 " "Processing ended: Mon Dec 10 21:03:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544468582987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544468582987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544468582987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544468582987 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544468583628 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544468587252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544468587268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 21:03:07 2018 " "Processing started: Mon Dec 10 21:03:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544468587268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468587268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta smart_parking -c smart_parking " "Command: quartus_sta smart_parking -c smart_parking" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468587268 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1544468587362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468587596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468587627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468587627 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468587690 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "smart_parking.sdc " "Synopsys Design Constraints File file not found: 'smart_parking.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468587846 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468587846 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrance_exit:comb_3\|stateout entrance_exit:comb_3\|stateout " "create_clock -period 1.000 -name entrance_exit:comb_3\|stateout entrance_exit:comb_3\|stateout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544468587846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrance_exit:comb_3\|green_light entrance_exit:comb_3\|green_light " "create_clock -period 1.000 -name entrance_exit:comb_3\|green_light entrance_exit:comb_3\|green_light" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544468587846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pass_rsv pass_rsv " "create_clock -period 1.000 -name pass_rsv pass_rsv" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544468587846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrance_exit:comb_3\|countdecr2 entrance_exit:comb_3\|countdecr2 " "create_clock -period 1.000 -name entrance_exit:comb_3\|countdecr2 entrance_exit:comb_3\|countdecr2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544468587846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk " "create_clock -period 1.000 -name entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544468587846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544468587846 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468587846 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468587987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468587987 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1544468587987 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544468588018 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1544468588034 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.853 " "Worst-case setup slack is -6.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.853             -53.661 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk  " "   -6.853             -53.661 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.848             -71.410 clk  " "   -5.848             -71.410 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.643             -22.572 entrance_exit:comb_3\|stateout  " "   -5.643             -22.572 entrance_exit:comb_3\|stateout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.844             -19.376 entrance_exit:comb_3\|countdecr2  " "   -4.844             -19.376 entrance_exit:comb_3\|countdecr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.076             -15.879 entrance_exit:comb_3\|green_light  " "   -4.076             -15.879 entrance_exit:comb_3\|green_light " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.103             -12.900 pass_rsv  " "   -1.103             -12.900 pass_rsv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 entrance_exit:comb_3\|green_light  " "    0.348               0.000 entrance_exit:comb_3\|green_light " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 entrance_exit:comb_3\|countdecr2  " "    0.363               0.000 entrance_exit:comb_3\|countdecr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 entrance_exit:comb_3\|stateout  " "    0.363               0.000 entrance_exit:comb_3\|stateout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 clk  " "    0.622               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk  " "    0.641               0.000 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.084               0.000 pass_rsv  " "    1.084               0.000 pass_rsv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.478 clk  " "   -3.000             -39.478 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.866 pass_rsv  " "   -3.000             -33.866 pass_rsv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -28.060 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk  " "   -1.403             -28.060 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 entrance_exit:comb_3\|countdecr2  " "   -1.403              -5.612 entrance_exit:comb_3\|countdecr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 entrance_exit:comb_3\|green_light  " "   -1.403              -5.612 entrance_exit:comb_3\|green_light " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 entrance_exit:comb_3\|stateout  " "   -1.403              -5.612 entrance_exit:comb_3\|stateout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588112 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544468588127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588143 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588611 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.331 " "Worst-case setup slack is -6.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.331             -48.097 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk  " "   -6.331             -48.097 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.316             -62.481 clk  " "   -5.316             -62.481 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.136             -20.544 entrance_exit:comb_3\|stateout  " "   -5.136             -20.544 entrance_exit:comb_3\|stateout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.366             -17.464 entrance_exit:comb_3\|countdecr2  " "   -4.366             -17.464 entrance_exit:comb_3\|countdecr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.645             -14.189 entrance_exit:comb_3\|green_light  " "   -3.645             -14.189 entrance_exit:comb_3\|green_light " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.994             -11.496 pass_rsv  " "   -0.994             -11.496 pass_rsv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 entrance_exit:comb_3\|green_light  " "    0.313               0.000 entrance_exit:comb_3\|green_light " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 entrance_exit:comb_3\|countdecr2  " "    0.328               0.000 entrance_exit:comb_3\|countdecr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 entrance_exit:comb_3\|stateout  " "    0.329               0.000 entrance_exit:comb_3\|stateout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 clk  " "    0.574               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594               0.000 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk  " "    0.594               0.000 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.037               0.000 pass_rsv  " "    1.037               0.000 pass_rsv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.478 clk  " "   -3.000             -39.478 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.866 pass_rsv  " "   -3.000             -33.866 pass_rsv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -28.060 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk  " "   -1.403             -28.060 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 entrance_exit:comb_3\|countdecr2  " "   -1.403              -5.612 entrance_exit:comb_3\|countdecr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 entrance_exit:comb_3\|green_light  " "   -1.403              -5.612 entrance_exit:comb_3\|green_light " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 entrance_exit:comb_3\|stateout  " "   -1.403              -5.612 entrance_exit:comb_3\|stateout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588643 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544468588658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588815 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.185 " "Worst-case setup slack is -2.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.185             -11.222 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk  " "   -2.185             -11.222 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.029              -8.116 entrance_exit:comb_3\|stateout  " "   -2.029              -8.116 entrance_exit:comb_3\|stateout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.905             -16.230 clk  " "   -1.905             -16.230 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.663              -6.652 entrance_exit:comb_3\|countdecr2  " "   -1.663              -6.652 entrance_exit:comb_3\|countdecr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.053              -4.031 entrance_exit:comb_3\|green_light  " "   -1.053              -4.031 entrance_exit:comb_3\|green_light " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.179 pass_rsv  " "   -0.032              -0.179 pass_rsv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 entrance_exit:comb_3\|green_light  " "    0.152               0.000 entrance_exit:comb_3\|green_light " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 entrance_exit:comb_3\|stateout  " "    0.156               0.000 entrance_exit:comb_3\|stateout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 entrance_exit:comb_3\|countdecr2  " "    0.157               0.000 entrance_exit:comb_3\|countdecr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 clk  " "    0.239               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk  " "    0.250               0.000 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 pass_rsv  " "    0.520               0.000 pass_rsv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.962 clk  " "   -3.000             -29.962 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.414 pass_rsv  " "   -3.000             -28.414 pass_rsv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk  " "   -1.000             -20.000 entrance_exit:comb_3\|clk_generator:comb_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 entrance_exit:comb_3\|countdecr2  " "   -1.000              -4.000 entrance_exit:comb_3\|countdecr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 entrance_exit:comb_3\|green_light  " "   -1.000              -4.000 entrance_exit:comb_3\|green_light " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 entrance_exit:comb_3\|stateout  " "   -1.000              -4.000 entrance_exit:comb_3\|stateout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544468588830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468588830 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468589580 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468589580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5042 " "Peak virtual memory: 5042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544468589611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 21:03:09 2018 " "Processing ended: Mon Dec 10 21:03:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544468589611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544468589611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544468589611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468589611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544468593751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544468593751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 21:03:13 2018 " "Processing started: Mon Dec 10 21:03:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544468593751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544468593751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off smart_parking -c smart_parking " "Command: quartus_eda --read_settings_files=off --write_settings_files=off smart_parking -c smart_parking" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544468593751 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1544468594126 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "smart_parking.vho E:/quartus/quartus/bin64/simulation/modelsim/ simulation " "Generated file smart_parking.vho in folder \"E:/quartus/quartus/bin64/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544468594220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544468594329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 21:03:14 2018 " "Processing ended: Mon Dec 10 21:03:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544468594329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544468594329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544468594329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1544468594329 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1544468594938 ""}
