# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HTMega_FPGA.srcs/sources_1/new/PM_Controller.vhd" \

# Do not sort compile order
nosort
