INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:42:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 buffer50/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer15/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.817ns (20.215%)  route 3.224ns (79.785%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=883, unset)          0.508     0.508    buffer50/clk
    SLICE_X1Y125         FDRE                                         r  buffer50/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer50/outs_reg[2]/Q
                         net (fo=1, routed)           0.349     1.073    buffer50/control/Q[2]
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.043     1.116 r  buffer50/control/out0_valid_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.116    cmpi1/S[0]
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.373 r  cmpi1/out0_valid_INST_0_i_1/CO[3]
                         net (fo=27, routed)          0.823     2.196    buffer73/fifo/result[0]
    SLICE_X8Y133         LUT3 (Prop_lut3_I0_O)        0.043     2.239 r  buffer73/fifo/ctrlEnd_ready_i_2/O
                         net (fo=5, routed)           0.184     2.422    fork27/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.043     2.465 f  fork27/generateBlocks[1].regblock/transmitValue_i_4__9/O
                         net (fo=4, routed)           0.314     2.780    fork26/control/generateBlocks[5].regblock/transmitValue_i_9__0_0
    SLICE_X8Y129         LUT5 (Prop_lut5_I3_O)        0.043     2.823 r  fork26/control/generateBlocks[5].regblock/transmitValue_i_8__1/O
                         net (fo=2, routed)           0.553     3.376    buffer50/control/transmitValue_i_5
    SLICE_X5Y129         LUT6 (Prop_lut6_I1_O)        0.043     3.419 r  buffer50/control/transmitValue_i_9__0/O
                         net (fo=1, routed)           0.175     3.594    fork9/control/generateBlocks[1].regblock/transmitValue_i_3__1_1
    SLICE_X6Y128         LUT6 (Prop_lut6_I2_O)        0.043     3.637 r  fork9/control/generateBlocks[1].regblock/transmitValue_i_5/O
                         net (fo=1, routed)           0.451     4.088    fork9/control/generateBlocks[1].regblock/transmitValue_i_5_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I0_O)        0.043     4.131 r  fork9/control/generateBlocks[1].regblock/transmitValue_i_3__1/O
                         net (fo=13, routed)          0.116     4.247    fork5/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X10Y128        LUT5 (Prop_lut5_I4_O)        0.043     4.290 r  fork5/control/generateBlocks[1].regblock/dataReg[6]_i_1__0/O
                         net (fo=7, routed)           0.259     4.549    buffer15/E[0]
    SLICE_X10Y127        FDRE                                         r  buffer15/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=883, unset)          0.483     5.183    buffer15/clk
    SLICE_X10Y127        FDRE                                         r  buffer15/dataReg_reg[0]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X10Y127        FDRE (Setup_fdre_C_CE)      -0.169     4.978    buffer15/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                  0.429    




