Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Sep  4 19:18:13 2017
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file uart_test_timing_summary_routed.rpt -rpx uart_test_timing_summary_routed.rpx
| Design       : uart_test
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 90 register/latch pins with no clock driven by root clock pin: u0/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 198 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.154        0.000                      0                   33        0.259        0.000                      0                   33        2.000        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           2.154        0.000                      0                   33        0.259        0.000                      0                   33        2.000        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 u0/cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.589ns (24.191%)  route 1.846ns (75.809%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 8.777 - 5.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.369     4.019    u0/sys_clk_ibufg_BUFG
    SLICE_X52Y95         FDSE                                         r  u0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.379     4.398 r  u0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.670     5.067    u0/cnt[4]
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.105     5.172 f  u0/cnt[15]_i_5/O
                         net (fo=7, routed)           0.703     5.875    u0/cnt[15]_i_5_n_0
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.105     5.980 r  u0/cnt[15]_i_1/O
                         net (fo=12, routed)          0.473     6.453    u0/cnt[15]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  u0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.258     8.777    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y95         FDRE                                         r  u0/cnt_reg[1]/C
                         clock pessimism              0.218     8.995    
                         clock uncertainty           -0.035     8.959    
    SLICE_X53Y95         FDRE (Setup_fdre_C_R)       -0.352     8.607    u0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 u0/cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.589ns (24.191%)  route 1.846ns (75.809%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 8.777 - 5.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.369     4.019    u0/sys_clk_ibufg_BUFG
    SLICE_X52Y95         FDSE                                         r  u0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.379     4.398 r  u0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.670     5.067    u0/cnt[4]
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.105     5.172 f  u0/cnt[15]_i_5/O
                         net (fo=7, routed)           0.703     5.875    u0/cnt[15]_i_5_n_0
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.105     5.980 r  u0/cnt[15]_i_1/O
                         net (fo=12, routed)          0.473     6.453    u0/cnt[15]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  u0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.258     8.777    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y95         FDRE                                         r  u0/cnt_reg[2]/C
                         clock pessimism              0.218     8.995    
                         clock uncertainty           -0.035     8.959    
    SLICE_X53Y95         FDRE (Setup_fdre_C_R)       -0.352     8.607    u0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 u0/cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.589ns (24.191%)  route 1.846ns (75.809%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 8.777 - 5.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.369     4.019    u0/sys_clk_ibufg_BUFG
    SLICE_X52Y95         FDSE                                         r  u0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.379     4.398 r  u0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.670     5.067    u0/cnt[4]
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.105     5.172 f  u0/cnt[15]_i_5/O
                         net (fo=7, routed)           0.703     5.875    u0/cnt[15]_i_5_n_0
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.105     5.980 r  u0/cnt[15]_i_1/O
                         net (fo=12, routed)          0.473     6.453    u0/cnt[15]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  u0/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.258     8.777    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y95         FDRE                                         r  u0/cnt_reg[3]/C
                         clock pessimism              0.218     8.995    
                         clock uncertainty           -0.035     8.959    
    SLICE_X53Y95         FDRE (Setup_fdre_C_R)       -0.352     8.607    u0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 u0/cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.589ns (24.692%)  route 1.796ns (75.308%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 8.777 - 5.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.369     4.019    u0/sys_clk_ibufg_BUFG
    SLICE_X52Y95         FDSE                                         r  u0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.379     4.398 r  u0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.670     5.067    u0/cnt[4]
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.105     5.172 f  u0/cnt[15]_i_5/O
                         net (fo=7, routed)           0.703     5.875    u0/cnt[15]_i_5_n_0
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.105     5.980 r  u0/cnt[15]_i_1/O
                         net (fo=12, routed)          0.424     6.404    u0/cnt[15]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  u0/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.258     8.777    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y96         FDRE                                         r  u0/cnt_reg[6]/C
                         clock pessimism              0.214     8.991    
                         clock uncertainty           -0.035     8.955    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.352     8.603    u0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 u0/cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.589ns (24.692%)  route 1.796ns (75.308%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 8.777 - 5.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.369     4.019    u0/sys_clk_ibufg_BUFG
    SLICE_X52Y95         FDSE                                         r  u0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.379     4.398 r  u0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.670     5.067    u0/cnt[4]
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.105     5.172 f  u0/cnt[15]_i_5/O
                         net (fo=7, routed)           0.703     5.875    u0/cnt[15]_i_5_n_0
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.105     5.980 r  u0/cnt[15]_i_1/O
                         net (fo=12, routed)          0.424     6.404    u0/cnt[15]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  u0/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.258     8.777    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y96         FDRE                                         r  u0/cnt_reg[7]/C
                         clock pessimism              0.214     8.991    
                         clock uncertainty           -0.035     8.955    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.352     8.603    u0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 u0/cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.589ns (24.692%)  route 1.796ns (75.308%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 8.777 - 5.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.369     4.019    u0/sys_clk_ibufg_BUFG
    SLICE_X52Y95         FDSE                                         r  u0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.379     4.398 r  u0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.670     5.067    u0/cnt[4]
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.105     5.172 f  u0/cnt[15]_i_5/O
                         net (fo=7, routed)           0.703     5.875    u0/cnt[15]_i_5_n_0
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.105     5.980 r  u0/cnt[15]_i_1/O
                         net (fo=12, routed)          0.424     6.404    u0/cnt[15]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  u0/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.258     8.777    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y96         FDRE                                         r  u0/cnt_reg[8]/C
                         clock pessimism              0.214     8.991    
                         clock uncertainty           -0.035     8.955    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.352     8.603    u0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 u0/cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.589ns (24.703%)  route 1.795ns (75.297%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 8.777 - 5.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.369     4.019    u0/sys_clk_ibufg_BUFG
    SLICE_X52Y95         FDSE                                         r  u0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.379     4.398 r  u0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.670     5.067    u0/cnt[4]
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.105     5.172 f  u0/cnt[15]_i_5/O
                         net (fo=7, routed)           0.703     5.875    u0/cnt[15]_i_5_n_0
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.105     5.980 r  u0/cnt[15]_i_1/O
                         net (fo=12, routed)          0.423     6.403    u0/cnt[15]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  u0/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.258     8.777    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y97         FDRE                                         r  u0/cnt_reg[10]/C
                         clock pessimism              0.214     8.991    
                         clock uncertainty           -0.035     8.955    
    SLICE_X53Y97         FDRE (Setup_fdre_C_R)       -0.352     8.603    u0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 u0/cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.589ns (24.703%)  route 1.795ns (75.297%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 8.777 - 5.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.369     4.019    u0/sys_clk_ibufg_BUFG
    SLICE_X52Y95         FDSE                                         r  u0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.379     4.398 r  u0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.670     5.067    u0/cnt[4]
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.105     5.172 f  u0/cnt[15]_i_5/O
                         net (fo=7, routed)           0.703     5.875    u0/cnt[15]_i_5_n_0
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.105     5.980 r  u0/cnt[15]_i_1/O
                         net (fo=12, routed)          0.423     6.403    u0/cnt[15]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  u0/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.258     8.777    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y97         FDRE                                         r  u0/cnt_reg[11]/C
                         clock pessimism              0.214     8.991    
                         clock uncertainty           -0.035     8.955    
    SLICE_X53Y97         FDRE (Setup_fdre_C_R)       -0.352     8.603    u0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 u0/cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.589ns (24.703%)  route 1.795ns (75.297%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 8.777 - 5.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.369     4.019    u0/sys_clk_ibufg_BUFG
    SLICE_X52Y95         FDSE                                         r  u0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.379     4.398 r  u0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.670     5.067    u0/cnt[4]
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.105     5.172 f  u0/cnt[15]_i_5/O
                         net (fo=7, routed)           0.703     5.875    u0/cnt[15]_i_5_n_0
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.105     5.980 r  u0/cnt[15]_i_1/O
                         net (fo=12, routed)          0.423     6.403    u0/cnt[15]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  u0/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.258     8.777    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y97         FDRE                                         r  u0/cnt_reg[12]/C
                         clock pessimism              0.214     8.991    
                         clock uncertainty           -0.035     8.955    
    SLICE_X53Y97         FDRE (Setup_fdre_C_R)       -0.352     8.603    u0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 u0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.770ns (32.504%)  route 1.599ns (67.496%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 8.777 - 5.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.369     4.019    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y97         FDRE                                         r  u0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.379     4.398 f  u0/cnt_reg[10]/Q
                         net (fo=3, routed)           0.644     5.042    u0/cnt[10]
    SLICE_X52Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.166 f  u0/cnt[15]_i_3/O
                         net (fo=7, routed)           0.538     5.703    u0/cnt[15]_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.267     5.970 r  u0/cnt[9]_i_1/O
                         net (fo=4, routed)           0.417     6.387    u0/cnt[9]_i_1_n_0
    SLICE_X52Y95         FDSE                                         r  u0/cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          1.258     8.777    u0/sys_clk_ibufg_BUFG
    SLICE_X52Y95         FDSE                                         r  u0/cnt_reg[0]/C
                         clock pessimism              0.214     8.991    
                         clock uncertainty           -0.035     8.955    
    SLICE_X52Y95         FDSE (Setup_fdse_C_S)       -0.352     8.603    u0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  2.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.602    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y97         FDRE                                         r  u0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  u0/cnt_reg[12]/Q
                         net (fo=2, routed)           0.115     1.858    u0/cnt[12]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.966 r  u0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.966    u0/cnt_reg[12]_i_1_n_4
    SLICE_X53Y97         FDRE                                         r  u0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.961    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y97         FDRE                                         r  u0/cnt_reg[12]/C
                         clock pessimism             -0.359     1.602    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.105     1.707    u0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.602    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y97         FDRE                                         r  u0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  u0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.117     1.860    u0/cnt[11]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.971 r  u0/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.971    u0/cnt_reg[12]_i_1_n_5
    SLICE_X53Y97         FDRE                                         r  u0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.961    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y97         FDRE                                         r  u0/cnt_reg[11]/C
                         clock pessimism             -0.359     1.602    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.105     1.707    u0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.601    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y95         FDRE                                         r  u0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  u0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.118     1.860    u0/cnt[3]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.971 r  u0/cnt_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.971    u0/cnt_reg[3]_i_1_n_5
    SLICE_X53Y95         FDRE                                         r  u0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.960    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y95         FDRE                                         r  u0/cnt_reg[3]/C
                         clock pessimism             -0.359     1.601    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     1.706    u0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.602    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y98         FDRE                                         r  u0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  u0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.862    u0/cnt[15]
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.973 r  u0/cnt_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.973    u0/cnt_reg[15]_i_2_n_5
    SLICE_X53Y98         FDRE                                         r  u0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.961    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y98         FDRE                                         r  u0/cnt_reg[15]/C
                         clock pessimism             -0.359     1.602    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.105     1.707    u0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.968%)  route 0.119ns (32.032%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.601    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y96         FDRE                                         r  u0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  u0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.861    u0/cnt[7]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.972 r  u0/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    u0/cnt_reg[8]_i_1_n_5
    SLICE_X53Y96         FDRE                                         r  u0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.960    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y96         FDRE                                         r  u0/cnt_reg[7]/C
                         clock pessimism             -0.359     1.601    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105     1.706    u0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u0/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.975%)  route 0.115ns (31.025%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.602    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y98         FDRE                                         r  u0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  u0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.115     1.858    u0/cnt[13]
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.973 r  u0/cnt_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.973    u0/cnt_reg[15]_i_2_n_7
    SLICE_X53Y98         FDRE                                         r  u0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.961    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y98         FDRE                                         r  u0/cnt_reg[13]/C
                         clock pessimism             -0.359     1.602    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.105     1.707    u0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u0/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.602    u0/sys_clk_ibufg_BUFG
    SLICE_X52Y97         FDRE                                         r  u0/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  u0/clkout_reg/Q
                         net (fo=2, routed)           0.178     1.921    u0/clk
    SLICE_X52Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.966 r  u0/clkout_i_1/O
                         net (fo=1, routed)           0.000     1.966    u0/clkout_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  u0/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.961    u0/sys_clk_ibufg_BUFG
    SLICE_X52Y97         FDRE                                         r  u0/clkout_reg/C
                         clock pessimism             -0.359     1.602    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.091     1.693    u0/clkout_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u0/cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.733%)  route 0.188ns (50.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.601    u0/sys_clk_ibufg_BUFG
    SLICE_X52Y96         FDSE                                         r  u0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDSE (Prop_fdse_C_Q)         0.141     1.742 r  u0/cnt_reg[9]/Q
                         net (fo=8, routed)           0.188     1.930    u0/cnt[9]
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.975 r  u0/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.975    u0/cnt[9]_i_2_n_0
    SLICE_X52Y96         FDSE                                         r  u0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.960    u0/sys_clk_ibufg_BUFG
    SLICE_X52Y96         FDSE                                         r  u0/cnt_reg[9]/C
                         clock pessimism             -0.359     1.601    
    SLICE_X52Y96         FDSE (Hold_fdse_C_D)         0.092     1.693    u0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 u0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.285ns (70.586%)  route 0.119ns (29.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.601    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y96         FDRE                                         r  u0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  u0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.861    u0/cnt[7]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.005 r  u0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    u0/cnt_reg[8]_i_1_n_4
    SLICE_X53Y96         FDRE                                         r  u0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.960    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y96         FDRE                                         r  u0/cnt_reg[8]/C
                         clock pessimism             -0.359     1.601    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105     1.706    u0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u0/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.292ns (71.718%)  route 0.115ns (28.282%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.602    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y98         FDRE                                         r  u0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  u0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.115     1.858    u0/cnt[13]
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.009 r  u0/cnt_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.009    u0/cnt_reg[15]_i_2_n_6
    SLICE_X53Y98         FDRE                                         r  u0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    sys_clk_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.961    u0/sys_clk_ibufg_BUFG
    SLICE_X53Y98         FDRE                                         r  u0/cnt_reg[14]/C
                         clock pessimism             -0.359     1.602    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.105     1.707    u0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1  sys_clk_ibufg_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X52Y97   u0/clkout_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         5.000       4.000      SLICE_X52Y95   u0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X53Y98   u0/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X53Y98   u0/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X53Y98   u0/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X53Y95   u0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X53Y95   u0/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X53Y95   u0/cnt_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         5.000       4.000      SLICE_X52Y95   u0/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X52Y97   u0/clkout_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y98   u0/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y98   u0/cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y98   u0/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y97   u0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y97   u0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y97   u0/cnt_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X52Y95   u0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y95   u0/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y95   u0/cnt_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X52Y95   u0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y95   u0/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y95   u0/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y95   u0/cnt_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X52Y95   u0/cnt_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X52Y96   u0/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y96   u0/cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y96   u0/cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y96   u0/cnt_reg[8]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X52Y96   u0/cnt_reg[9]/C



