Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sun Jan 22 21:03:10 2023
| Host         : DESKTOP-CTQMUAG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            6 |
| No           | No                    | Yes                    |             176 |           69 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              17 |           10 |
| Yes          | No                    | Yes                    |              28 |           10 |
| Yes          | Yes                   | No                     |              15 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------+------------------------------+------------------+----------------+
|        Clock Signal        |           Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------------+----------------------------------+------------------------------+------------------+----------------+
|  i_clk_25Mhz/inst/clk_out1 | i_vga_ctrl/E[0]                  | reset_i_IBUF                 |                1 |              6 |
|  i_clk_25Mhz/inst/clk_out1 | i_vga_ctrl/sel                   | reset_i_IBUF                 |                5 |             10 |
|  i_clk_25Mhz/inst/clk_out1 | i_src_mux/s_blue                 | reset_i_IBUF                 |                4 |             12 |
|  i_clk_25Mhz/inst/clk_out1 | i_mem_ctrl_1/v_rom_addr_reg[0]_0 | i_src_mux/s_x_pos[9]_i_1_n_0 |                5 |             15 |
|  i_clk_25Mhz/inst/clk_out1 |                                  |                              |                6 |             17 |
|  i_clk_25Mhz/inst/clk_out1 | i_mem_ctrl_1/v_rom_addr_reg[0]_0 |                              |               10 |             17 |
|  s_1khzen_BUFG             |                                  | reset_i_IBUF                 |               15 |             51 |
|  i_clk_25Mhz/inst/clk_out1 |                                  | reset_i_IBUF                 |               54 |            125 |
+----------------------------+----------------------------------+------------------------------+------------------+----------------+


