// Tang Nano 9K Constraints (CST) â€” UART to ESP32
// Mapping (as wired):
//   ESP32 GPIO12 (TX)  -> Tang Nano pin 69 -> uart_rx (FPGA receives)
//   ESP32 GPIO26 (RX)  -> Tang Nano pin 68 -> uart_tx (FPGA transmits)
//
// IO standard: 3.3V LVCMOS
// Pull resistors: none

IO_LOC  "uart_rx"  P69;   // ESP32 TX -> FPGA RX
IO_LOC  "uart_tx"  P68;   // ESP32 RX -> FPGA TX
IO_PORT "uart_rx"  IO_TYPE=LVCMOS33 PULL_MODE=NONE;
IO_PORT "uart_tx"  IO_TYPE=LVCMOS33 PULL_MODE=NONE;
IO_LOC  "clk" P6;   //clk
IO_PORT "clk" IO_TYPE=LVCMOS33;

