# Combinational Circuit Simulation

This repository contains SystemVerilog code for simulating combinational circuits using QuestaSim

## Files
- `Task_1.sv` - RTL code for a combinational logic circuit.
- `Full_Adder.sv` - RTL code for a full-adder circuit.
