// Seed: 2699404025
module module_0 (
    input tri id_0,
    output uwire id_1,
    input wand id_2,
    output wand id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    input uwire id_9
);
  wire id_11;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd54
) (
    input tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri0 _id_3,
    input supply1 id_4,
    output wor id_5,
    output supply1 id_6,
    output uwire id_7,
    input tri0 id_8
);
  logic [1 : id_3] id_10 = -1'b0, id_11;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_6,
      id_4,
      id_5,
      id_6,
      id_1,
      id_7,
      id_1
  );
endmodule
