============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  11:56:20 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-8031 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1680                  
             Slack:=   -8031                  

Exceptions/Constraints:
  input_delay             -500            in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   wdata_in[2]           
   1680    8712   165      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    8712     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-8031 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1680                  
             Slack:=   -8031                  

Exceptions/Constraints:
  input_delay             -500            in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   wdata_in[5]           
   1680    8712   165      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0    8712     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-8031 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1680                  
             Slack:=   -8031                  

Exceptions/Constraints:
  input_delay             -500            in_del_8_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   wdata_in[1]           
   1680    8712   165      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0    8712     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-8031 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1680                  
             Slack:=   -8031                  

Exceptions/Constraints:
  input_delay             -500            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   wdata_in[3]           
   1680    8712   165      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0    8712     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-8031 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1680                  
             Slack:=   -8031                  

Exceptions/Constraints:
  input_delay             -500            in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   wdata_in[7]           
   1680    8712   165      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0    8712     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-8031 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1680                  
             Slack:=   -8031                  

Exceptions/Constraints:
  input_delay             -500            in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   wdata_in[4]           
   1680    8712   165      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0    8712     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-8031 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1680                  
             Slack:=   -8031                  

Exceptions/Constraints:
  input_delay             -500            in_del_9_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   wdata_in[0]           
   1680    8712   165      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0    8712     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-8031 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1680                  
             Slack:=   -8031                  

Exceptions/Constraints:
  input_delay             -500            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   wdata_in[6]           
   1680    8712   165      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0    8712     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 9: VIOLATED (-8018 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     122                  
       Uncertainty:-      40                  
     Required Time:=    1038                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1924                  
             Slack:=   -8018                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                    
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT          
     84    8900    42      8    4.5  NBUFFX8_RVT  wptr_full/fopt5075/Y    
     56    8956    22      1    0.6  AND2X1_RVT   wptr_full/g43/Y         
     70    9026    35      3    1.8  OA21X1_RVT   wptr_full/g5146/Y       
     31    9056    28      3    1.5  INVX1_RVT    wptr_full/g32/Y         
      0    9056     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: VIOLATED (-8018 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     122                  
       Uncertainty:-      40                  
     Required Time:=    1038                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1924                  
             Slack:=   -8018                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                    
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT          
     84    8900    42      8    4.5  NBUFFX8_RVT  wptr_full/fopt5075/Y    
     56    8956    22      1    0.6  AND2X1_RVT   wptr_full/g43/Y         
     70    9026    35      3    1.8  OA21X1_RVT   wptr_full/g5146/Y       
     31    9056    28      3    1.5  INVX1_RVT    wptr_full/g32/Y         
      0    9056     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: VIOLATED (-8017 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     126                  
       Uncertainty:-      40                  
     Required Time:=    1034                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1918                  
             Slack:=   -8017                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
    104    8920   100      1    1.7  NAND4X0_RVT  wptr_full/g5239/Y        
     99    9020    48      4    2.3  XNOR2X2_RVT  wptr_full/g3240__9945/Y  
     31    9051    30      2    1.0  INVX1_RVT    wptr_full/fopt3237/Y     
      0    9051     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: VIOLATED (-8017 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     126                  
       Uncertainty:-      40                  
     Required Time:=    1034                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1918                  
             Slack:=   -8017                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
    104    8920   100      1    1.7  NAND4X0_RVT  wptr_full/g5239/Y        
     99    9020    48      4    2.3  XNOR2X2_RVT  wptr_full/g3240__9945/Y  
     31    9051    30      2    1.0  INVX1_RVT    wptr_full/fopt3237/Y     
      0    9051     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: VIOLATED (-8008 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     126                  
       Uncertainty:-      40                  
     Required Time:=    1034                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1909                  
             Slack:=   -8008                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     96    8912    96      1    1.7  NAND3X0_RVT  wptr_full/g58/Y          
     99    9011    47      4    2.3  XNOR2X2_RVT  wptr_full/g3239__9315/Y  
     31    9042    30      2    1.0  INVX1_RVT    wptr_full/fopt/Y         
      0    9042     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 14: VIOLATED (-8008 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     126                  
       Uncertainty:-      40                  
     Required Time:=    1034                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1909                  
             Slack:=   -8008                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     96    8912    96      1    1.7  NAND3X0_RVT  wptr_full/g58/Y          
     99    9011    47      4    2.3  XNOR2X2_RVT  wptr_full/g3239__9315/Y  
     31    9042    30      2    1.0  INVX1_RVT    wptr_full/fopt/Y         
      0    9042     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 15: VIOLATED (-8008 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     123                  
       Uncertainty:-      40                  
     Required Time:=    1037                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1912                  
             Slack:=   -8008                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     84    8900    42      8    4.5  NBUFFX8_RVT  wptr_full/fopt5075/Y     
     66    8966    28      1    0.5  AND3X1_RVT   wptr_full/g5230/Y        
     53    9019    32      3    1.6  AO21X1_RVT   wptr_full/g5258/Y        
     25    9044    22      1    0.5  INVX0_RVT    wptr_full/g3200/Y        
      0    9044     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 16: VIOLATED (-8004 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1907                  
             Slack:=   -8004                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     96    8912    96      1    1.7  NAND3X0_RVT  wptr_full/g5059/Y        
    101    9013    48      4    2.7  XNOR2X2_RVT  wptr_full/g3245__2346/Y  
     26    9039    27      1    0.5  INVX1_RVT    wptr_full/fopt3232/Y     
      0    9039     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 17: VIOLATED (-8000 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1901                  
             Slack:=   -8000                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                    
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT          
    104    8920   100      1    1.7  NAND4X0_RVT  wptr_full/g5239/Y       
    113    9034    44      4    2.3  XNOR2X2_RVT  wptr_full/g3240__9945/Y 
      0    9034     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: VIOLATED (-8000 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1901                  
             Slack:=   -8000                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                    
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT          
    104    8920   100      1    1.7  NAND4X0_RVT  wptr_full/g5239/Y       
    113    9034    44      4    2.3  XNOR2X2_RVT  wptr_full/g3240__9945/Y 
      0    9034     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: VIOLATED (-8000 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     102                  
       Uncertainty:-      40                  
     Required Time:=    1058                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1925                  
             Slack:=   -8000                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     84    8900    42      8    4.5  NBUFFX8_RVT  wptr_full/fopt5075/Y     
     43    8944    41      1    1.0  NAND3X0_RVT  wptr_full/g3202__6260/Y  
    114    9058    44      3    2.3  HADDX1_RVT   wptr_full/g3175__5245/SO 
      0    9058     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: VIOLATED (-8000 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     102                  
       Uncertainty:-      40                  
     Required Time:=    1058                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1925                  
             Slack:=   -8000                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     84    8900    42      8    4.5  NBUFFX8_RVT  wptr_full/fopt5075/Y     
     43    8944    41      1    1.0  NAND3X0_RVT  wptr_full/g3202__6260/Y  
    114    9058    44      3    2.3  HADDX1_RVT   wptr_full/g3175__5245/SO 
      0    9058     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 21: VIOLATED (-8000 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     102                  
       Uncertainty:-      40                  
     Required Time:=    1058                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1925                  
             Slack:=   -8000                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     84    8900    42      8    4.5  NBUFFX8_RVT  wptr_full/fopt5075/Y     
     43    8944    40      1    1.0  NAND3X0_RVT  wptr_full/g3215__5259/Y  
    114    9058    44      3    2.3  HADDX1_RVT   wptr_full/g3190__5243/SO 
      0    9058     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: VIOLATED (-8000 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     102                  
       Uncertainty:-      40                  
     Required Time:=    1058                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1925                  
             Slack:=   -8000                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     84    8900    42      8    4.5  NBUFFX8_RVT  wptr_full/fopt5075/Y     
     43    8944    40      1    1.0  NAND3X0_RVT  wptr_full/g3215__5259/Y  
    114    9058    44      3    2.3  HADDX1_RVT   wptr_full/g3190__5243/SO 
      0    9058     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: VIOLATED (-7999 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     126                  
       Uncertainty:-      40                  
     Required Time:=    1034                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1901                  
             Slack:=   -7999                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     99    8915    42      1    1.0  AND2X1_RVT   wptr_full/g132/Y         
    119    9034    40      4    2.5  HADDX1_RVT   wptr_full/g141/SO        
      0    9034     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: VIOLATED (-7999 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1901                  
             Slack:=   -7999                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                    
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT          
     99    8915    42      1    1.0  AND2X1_RVT   wptr_full/g132/Y        
    119    9034    40      4    2.5  HADDX1_RVT   wptr_full/g141/SO       
      0    9034     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: VIOLATED (-7999 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1902                  
             Slack:=   -7999                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     99    8915    42      1    1.0  AND2X1_RVT   wptr_full/g132/Y         
     90    9006    45      4    2.5  HADDX1_RVT   wptr_full/g141/SO        
     28    9034    27      1    0.5  INVX0_RVT    wptr_full/fopt3233/Y     
      0    9034     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 26: VIOLATED (-7994 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1894                  
             Slack:=   -7994                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     96    8912    96      1    1.7  NAND3X0_RVT  wptr_full/g5059/Y        
    114    9027    45      4    2.7  XNOR2X2_RVT  wptr_full/g3245__2346/Y  
      0    9027     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: VIOLATED (-7994 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1894                  
             Slack:=   -7994                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                    
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT          
     96    8912    96      1    1.7  NAND3X0_RVT  wptr_full/g5059/Y       
    114    9027    45      4    2.7  XNOR2X2_RVT  wptr_full/g3245__2346/Y 
      0    9027     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: VIOLATED (-7991 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     126                  
       Uncertainty:-      40                  
     Required Time:=    1034                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1892                  
             Slack:=   -7991                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                    
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT          
     96    8912    96      1    1.7  NAND3X0_RVT  wptr_full/g58/Y         
    112    9025    44      4    2.3  XNOR2X2_RVT  wptr_full/g3239__9315/Y 
      0    9025     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: VIOLATED (-7991 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     126                  
       Uncertainty:-      40                  
     Required Time:=    1034                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1892                  
             Slack:=   -7991                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                    
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT          
     96    8912    96      1    1.7  NAND3X0_RVT  wptr_full/g58/Y         
    112    9025    44      4    2.3  XNOR2X2_RVT  wptr_full/g3239__9315/Y 
      0    9025     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: VIOLATED (-7989 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1892                  
             Slack:=   -7989                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                    
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT          
     84    8900    42      8    4.5  NBUFFX8_RVT  wptr_full/fopt5075/Y    
     42    8942    34      1    0.5  NAND2X0_RVT  wptr_full/g25/Y         
     82    9025    38      3    1.6  AO21X1_RVT   wptr_full/g5258/Y       
      0    9025     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: VIOLATED (-7986 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     124                  
       Uncertainty:-      40                  
     Required Time:=    1036                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1889                  
             Slack:=   -7986                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
    113    8930    41      1    0.5  AND3X1_RVT   wptr_full/g5235/Y        
     64    8994    41      4    2.5  AO21X1_RVT   wptr_full/g5137/Y        
     27    9022    25      1    0.5  INVX0_RVT    wptr_full/fopt5140/Y     
      0    9022     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: VIOLATED (-7986 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     126                  
       Uncertainty:-      40                  
     Required Time:=    1034                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1887                  
             Slack:=   -7986                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     96    8912    96      1    1.7  NAND3X0_RVT  wptr_full/g5119/Y        
    108    9020    40      2    1.4  XNOR2X2_RVT  wptr_full/g2/Y           
      0    9020     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: VIOLATED (-7976 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1875                  
             Slack:=   -7976                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     84    8900    42      8    4.5  NBUFFX8_RVT  wptr_full/fopt5075/Y     
     38    8938    33      1    0.5  NAND3X0_RVT  wptr_full/g35/Y          
     70    9008    38      3    1.8  OA21X1_RVT   wptr_full/g5146/Y        
      0    9008     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: VIOLATED (-7976 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1875                  
             Slack:=   -7976                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     84    8900    42      8    4.5  NBUFFX8_RVT  wptr_full/fopt5075/Y     
     38    8938    33      1    0.5  NAND3X0_RVT  wptr_full/g35/Y          
     70    9008    38      3    1.8  OA21X1_RVT   wptr_full/g5146/Y        
      0    9008     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 35: VIOLATED (-7968 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     105                  
       Uncertainty:-      40                  
     Required Time:=    1055                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1891                  
             Slack:=   -7968                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     82    8899    87      1    1.0  NAND3X0_RVT  wptr_full/g15/Y          
    125    9023    50      3    2.3  HADDX1_RVT   wptr_full/g3181__5247/SO 
      0    9023     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: VIOLATED (-7968 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     105                  
       Uncertainty:-      40                  
     Required Time:=    1055                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1891                  
             Slack:=   -7968                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     82    8899    87      1    1.0  NAND3X0_RVT  wptr_full/g15/Y          
    125    9023    50      3    2.3  HADDX1_RVT   wptr_full/g3181__5247/SO 
      0    9023     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: VIOLATED (-7968 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1867                  
             Slack:=   -7968                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                     
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT           
     82    8898    80      1    0.5  NAND2X0_RVT  wptr_full/g5138/Y        
    102    9000    47      4    2.5  AO21X1_RVT   wptr_full/g5137/Y        
      0    9000     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: VIOLATED (-7968 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1969                  
             Slack:=   -7968                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
    146    8864    29      1    1.1  NAND3X1_RVT  rptr_empty/g3/Y           
    104    8969    53      4    2.3  MUX21X1_RVT  rptr_empty/g5583/Y        
     32    9001    32      2    1.0  INVX1_RVT    rptr_empty/g2877/Y        
      0    9001     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: VIOLATED (-7968 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1969                  
             Slack:=   -7968                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
    146    8864    29      1    1.1  NAND3X1_RVT  rptr_empty/g3/Y           
    104    8969    53      4    2.3  MUX21X1_RVT  rptr_empty/g5583/Y        
     32    9001    32      2    1.0  INVX1_RVT    rptr_empty/g2877/Y        
      0    9001     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: VIOLATED (-7968 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1867                  
             Slack:=   -7968                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)    winc                    
   1684    8816   169     17    6.1  I1025_NS     io_b_winc/DOUT          
     82    8898    80      1    0.5  NAND2X0_RVT  wptr_full/g5138/Y       
    102    9000    47      4    2.5  AO21X1_RVT   wptr_full/g5137/Y       
      0    9000     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: VIOLATED (-7949 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      53                  
       Uncertainty:-      40                  
     Required Time:=    1107                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1924                  
             Slack:=   -7949                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)   winc                    
   1684    8816   169     17    6.1  I1025_NS    io_b_winc/DOUT          
     84    8900    42      8    4.5  NBUFFX8_RVT wptr_full/fopt5075/Y    
     56    8956    22      1    0.6  AND2X1_RVT  wptr_full/g43/Y         
     70    9026    35      3    1.8  OA21X1_RVT  wptr_full/g5146/Y       
     31    9056    28      3    1.5  INVX1_RVT   wptr_full/g32/Y         
      0    9056     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_2_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: VIOLATED (-7938 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      57                  
       Uncertainty:-      40                  
     Required Time:=    1103                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1908                  
             Slack:=   -7938                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)   winc                    
   1684    8816   169     17    6.1  I1025_NS    io_b_winc/DOUT          
     84    8900    42      8    4.5  NBUFFX8_RVT wptr_full/fopt5075/Y    
    109    9009    17      1    0.5  OR4X1_RVT   wptr_full/g5237/Y       
     32    9041    41      1    0.5  NAND2X0_RVT wptr_full/g4877__5017/Y 
      0    9041     -      1      -  DFFARX1_RVT wptr_full/wfull_reg/D   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: VIOLATED (-7937 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      63                  
       Uncertainty:-      40                  
     Required Time:=    1097                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1901                  
             Slack:=   -7937                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)   winc                    
   1684    8816   169     17    6.1  I1025_NS    io_b_winc/DOUT          
    104    8920   100      1    1.7  NAND4X0_RVT wptr_full/g5239/Y       
    113    9034    44      4    2.3  XNOR2X2_RVT wptr_full/g3240__9945/Y 
      0    9034     -      4      -  DFFARX2_RVT wptr_full/wbin_reg_9_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: VIOLATED (-7936 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      62                  
       Uncertainty:-      40                  
     Required Time:=    1098                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1901                  
             Slack:=   -7936                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)   winc                    
   1684    8816   169     17    6.1  I1025_NS    io_b_winc/DOUT          
     99    8915    42      1    1.0  AND2X1_RVT  wptr_full/g132/Y        
    119    9034    40      4    2.5  HADDX1_RVT  wptr_full/g141/SO       
      0    9034     -      4      -  DFFARX2_RVT wptr_full/wbin_reg_4_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: VIOLATED (-7930 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     124                  
       Uncertainty:-      40                  
     Required Time:=    1036                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1933                  
             Slack:=   -7930                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
     39    8758    67      3    2.1  INVX4_RVT    rptr_empty/g2919/Y        
     79    8837    35      2    1.2  OR3X1_RVT    rptr_empty/g2939__9315/Y  
     21    8859    23      1    0.5  INVX0_RVT    rptr_empty/g2869/Y        
     80    8939    40      4    2.5  AO22X1_RVT   rptr_empty/g2857__4900/Y  
     27    8966    25      1    0.5  INVX0_RVT    rptr_empty/g2856/Y        
      0    8966     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: VIOLATED (-7928 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1927                  
             Slack:=   -7928                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                     
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT           
    146    8864    29      1    1.1  NAND3X1_RVT  rptr_empty/g3/Y          
     95    8960    49      4    2.3  MUX21X1_RVT  rptr_empty/g5583/Y       
      0    8960     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: VIOLATED (-7928 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1927                  
             Slack:=   -7928                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                     
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT           
    146    8864    29      1    1.1  NAND3X1_RVT  rptr_empty/g3/Y          
     95    8960    49      4    2.3  MUX21X1_RVT  rptr_empty/g5583/Y       
      0    8960     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: VIOLATED (-7927 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      29                  
       Uncertainty:-      40                  
     Required Time:=    1131                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1925                  
             Slack:=   -7927                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)   winc                     
   1684    8816   169     17    6.1  I1025_NS    io_b_winc/DOUT           
     84    8900    42      8    4.5  NBUFFX8_RVT wptr_full/fopt5075/Y     
     43    8944    41      1    1.0  NAND3X0_RVT wptr_full/g3202__6260/Y  
    114    9058    44      3    2.3  HADDX1_RVT  wptr_full/g3175__5245/SO 
      0    9058     -      3      -  DFFARX2_RVT wptr_full/wbin_reg_3_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: VIOLATED (-7927 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      29                  
       Uncertainty:-      40                  
     Required Time:=    1131                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1925                  
             Slack:=   -7927                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)   winc                     
   1684    8816   169     17    6.1  I1025_NS    io_b_winc/DOUT           
     84    8900    42      8    4.5  NBUFFX8_RVT wptr_full/fopt5075/Y     
     43    8944    40      1    1.0  NAND3X0_RVT wptr_full/g3215__5259/Y  
    114    9058    44      3    2.3  HADDX1_RVT  wptr_full/g3190__5243/SO 
      0    9058     -      3      -  DFFARX2_RVT wptr_full/wbin_reg_1_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: VIOLATED (-7926 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      62                  
       Uncertainty:-      40                  
     Required Time:=    1098                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1892                  
             Slack:=   -7926                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)   winc                    
   1684    8816   169     17    6.1  I1025_NS    io_b_winc/DOUT          
     84    8900    42      8    4.5  NBUFFX8_RVT wptr_full/fopt5075/Y    
     42    8942    34      1    0.5  NAND2X0_RVT wptr_full/g25/Y         
     82    9025    38      3    1.6  AO21X1_RVT  wptr_full/g5258/Y       
      0    9025     -      3      -  DFFARX2_RVT wptr_full/wbin_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: VIOLATED (-7925 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      58                  
       Uncertainty:-      40                  
     Required Time:=    1102                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1894                  
             Slack:=   -7925                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)   winc                    
   1684    8816   169     17    6.1  I1025_NS    io_b_winc/DOUT          
     96    8912    96      1    1.7  NAND3X0_RVT wptr_full/g5059/Y       
    114    9027    45      4    2.7  XNOR2X2_RVT wptr_full/g3245__2346/Y 
      0    9027     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: VIOLATED (-7923 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      58                  
       Uncertainty:-      40                  
     Required Time:=    1102                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1892                  
             Slack:=   -7923                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)   winc                    
   1684    8816   169     17    6.1  I1025_NS    io_b_winc/DOUT          
     96    8912    96      1    1.7  NAND3X0_RVT wptr_full/g58/Y         
    112    9025    44      4    2.3  XNOR2X2_RVT wptr_full/g3239__9315/Y 
      0    9025     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: VIOLATED (-7918 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1918                  
             Slack:=   -7918                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
    116    8834    55      3    2.9  AND2X1_RVT   rptr_empty/g5545/Y        
    116    8950    35      2    1.3  HADDX1_RVT   rptr_empty/g2964__5513/SO 
      0    8950     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: VIOLATED (-7917 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      57                  
       Uncertainty:-      40                  
     Required Time:=    1103                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1887                  
             Slack:=   -7917                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)   winc                     
   1684    8816   169     17    6.1  I1025_NS    io_b_winc/DOUT           
     96    8912    96      1    1.7  NAND3X0_RVT wptr_full/g5119/Y        
    108    9020    40      2    1.4  XNOR2X2_RVT wptr_full/g2/Y           
      0    9020     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: VIOLATED (-7916 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     137                  
       Uncertainty:-      40                  
     Required Time:=    1023                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1906                  
             Slack:=   -7916                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
    116    8834    55      3    2.9  AND2X1_RVT   rptr_empty/g5545/Y        
     56    8890    24      1    0.6  OR2X1_RVT    rptr_empty/g5509/Y        
     48    8938    77      3    2.3  NAND3X0_RVT  rptr_empty/g5508/Y        
      0    8938     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: VIOLATED (-7916 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     137                  
       Uncertainty:-      40                  
     Required Time:=    1023                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1906                  
             Slack:=   -7916                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
    116    8834    55      3    2.9  AND2X1_RVT   rptr_empty/g5545/Y        
     56    8890    24      1    0.6  OR2X1_RVT    rptr_empty/g5509/Y        
     48    8938    77      3    2.3  NAND3X0_RVT  rptr_empty/g5508/Y        
      0    8938     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: VIOLATED (-7914 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     126                  
       Uncertainty:-      40                  
     Required Time:=    1034                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1916                  
             Slack:=   -7914                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
    101    8820    99      1    1.7  NAND3X0_RVT  rptr_empty/g5549/Y        
     99    8919    45      4    2.3  XNOR2X2_RVT  rptr_empty/g2__6161/Y     
     30    8949    29      2    1.0  INVX1_RVT    rptr_empty/g2865/Y        
      0    8949     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: VIOLATED (-7914 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     126                  
       Uncertainty:-      40                  
     Required Time:=    1034                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1916                  
             Slack:=   -7914                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
    101    8820    99      1    1.7  NAND3X0_RVT  rptr_empty/g5549/Y        
     99    8919    45      4    2.3  XNOR2X2_RVT  rptr_empty/g2__6161/Y     
     30    8949    29      2    1.0  INVX1_RVT    rptr_empty/g2865/Y        
      0    8949     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: VIOLATED (-7912 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     122                  
       Uncertainty:-      40                  
     Required Time:=    1038                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1918                  
             Slack:=   -7912                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
    116    8834    55      3    2.9  AND2X1_RVT   rptr_empty/g5545/Y        
     86    8920    37      2    1.3  HADDX1_RVT   rptr_empty/g2964__5513/SO 
     31    8951    28      2    1.4  INVX1_RVT    rptr_empty/g2858/Y        
      0    8951     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: VIOLATED (-7912 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     122                  
       Uncertainty:-      40                  
     Required Time:=    1038                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1918                  
             Slack:=   -7912                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
    116    8834    55      3    2.9  AND2X1_RVT   rptr_empty/g5545/Y        
     86    8920    37      2    1.3  HADDX1_RVT   rptr_empty/g2964__5513/SO 
     31    8951    28      2    1.4  INVX1_RVT    rptr_empty/g2858/Y        
      0    8951     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/D  
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: VIOLATED (-7910 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     126                  
       Uncertainty:-      40                  
     Required Time:=    1034                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1912                  
             Slack:=   -7910                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
     97    8815    97      1    1.7  NAND3X0_RVT  rptr_empty/g5544/Y        
     99    8914    47      4    2.3  XNOR2X2_RVT  rptr_empty/g2941__2883/Y  
     31    8945    30      2    1.0  INVX1_RVT    rptr_empty/g2861/Y        
      0    8945     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: VIOLATED (-7910 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     126                  
       Uncertainty:-      40                  
     Required Time:=    1034                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1912                  
             Slack:=   -7910                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
     97    8815    97      1    1.7  NAND3X0_RVT  rptr_empty/g5544/Y        
     99    8914    47      4    2.3  XNOR2X2_RVT  rptr_empty/g2941__2883/Y  
     31    8945    30      2    1.0  INVX1_RVT    rptr_empty/g2861/Y        
      0    8945     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: VIOLATED (-7900 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     123                  
       Uncertainty:-      40                  
     Required Time:=    1037                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1904                  
             Slack:=   -7900                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
     85    8803    89      2    1.1  NAND3X0_RVT  rptr_empty/g5543/Y        
     25    8828    41      1    0.5  INVX0_RVT    rptr_empty/g5384/Y        
     72    8900    43      2    1.3  OA22X1_RVT   rptr_empty/g5382/Y        
     36    8936    34      3    1.9  INVX1_RVT    rptr_empty/g5381/Y        
      0    8936     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: VIOLATED (-7900 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     123                  
       Uncertainty:-      40                  
     Required Time:=    1037                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1904                  
             Slack:=   -7900                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                     
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT           
     85    8803    89      2    1.1  NAND3X0_RVT  rptr_empty/g5543/Y       
     25    8828    41      1    0.5  INVX0_RVT    rptr_empty/g5384/Y       
     72    8900    43      2    1.3  OA22X1_RVT   rptr_empty/g5382/Y       
     36    8936    34      3    1.9  INVX1_RVT    rptr_empty/g5381/Y       
      0    8936     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: VIOLATED (-7899 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      59                  
       Uncertainty:-      40                  
     Required Time:=    1101                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1867                  
             Slack:=   -7899                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)   winc                    
   1684    8816   169     17    6.1  I1025_NS    io_b_winc/DOUT          
     82    8898    80      1    0.5  NAND2X0_RVT wptr_full/g5138/Y       
    102    9000    47      4    2.5  AO21X1_RVT  wptr_full/g5137/Y       
      0    9000     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_5_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: VIOLATED (-7899 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1900                  
             Slack:=   -7899                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                     
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT           
    101    8820    99      1    1.7  NAND3X0_RVT  rptr_empty/g5549/Y       
    113    8932    44      4    2.3  XNOR2X2_RVT  rptr_empty/g2__6161/Y    
      0    8932     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: VIOLATED (-7899 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1900                  
             Slack:=   -7899                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                     
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT           
    101    8820    99      1    1.7  NAND3X0_RVT  rptr_empty/g5549/Y       
    113    8932    44      4    2.3  XNOR2X2_RVT  rptr_empty/g2__6161/Y    
      0    8932     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: VIOLATED (-7896 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      32                  
       Uncertainty:-      40                  
     Required Time:=    1128                  
      Launch Clock:-    7533                  
       Input Delay:-    -400                  
         Data Path:-    1891                  
             Slack:=   -7896                  

Exceptions/Constraints:
  input_delay             -400            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7133 11370      1 2574.1  (arrival)   winc                     
   1684    8816   169     17    6.1  I1025_NS    io_b_winc/DOUT           
     82    8899    87      1    1.0  NAND3X0_RVT wptr_full/g15/Y          
    125    9023    50      3    2.3  HADDX1_RVT  wptr_full/g3181__5247/SO 
      0    9023     -      3      -  DFFARX2_RVT wptr_full/wbin_reg_8_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: VIOLATED (-7894 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1895                  
             Slack:=   -7894                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                     
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT           
     97    8815    97      1    1.7  NAND3X0_RVT  rptr_empty/g5544/Y       
    113    8928    44      4    2.3  XNOR2X2_RVT  rptr_empty/g2941__2883/Y 
      0    8928     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: VIOLATED (-7894 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1895                  
             Slack:=   -7894                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                     
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT           
     97    8815    97      1    1.7  NAND3X0_RVT  rptr_empty/g5544/Y       
    113    8928    44      4    2.3  XNOR2X2_RVT  rptr_empty/g2941__2883/Y 
      0    8928     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: VIOLATED (-7885 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1885                  
             Slack:=   -7885                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
     93    8812    94      1    1.1  NAND4X0_RVT  rptr_empty/g5702/Y        
    106    8918    45      2    1.4  MUX21X1_RVT  rptr_empty/g5586/Y        
      0    8918     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: VIOLATED (-7882 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1882                  
             Slack:=   -7882                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
     39    8758    67      3    2.1  INVX4_RVT    rptr_empty/g2919/Y        
     79    8837    35      2    1.2  OR3X1_RVT    rptr_empty/g2939__9315/Y  
     77    8914    47      4    2.5  AO22X1_RVT   rptr_empty/g2857__4900/Y  
      0    8914     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: VIOLATED (-7882 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1882                  
             Slack:=   -7882                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                     
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT           
     39    8758    67      3    2.1  INVX4_RVT    rptr_empty/g2919/Y       
     79    8837    35      2    1.2  OR3X1_RVT    rptr_empty/g2939__9315/Y 
     77    8914    47      4    2.5  AO22X1_RVT   rptr_empty/g2857__4900/Y 
      0    8914     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: VIOLATED (-7875 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_1_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     102                  
       Uncertainty:-      40                  
     Required Time:=    1058                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1901                  
             Slack:=   -7875                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
     39    8758    67      3    2.1  INVX4_RVT    rptr_empty/g2919/Y        
     65    8823    28      1    1.0  OR2X1_RVT    rptr_empty/g2940__9945/Y  
    111    8934    43      3    2.3  HADDX1_RVT   rptr_empty/g2970__4319/SO 
      0    8934     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: VIOLATED (-7875 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_2_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     102                  
       Uncertainty:-      40                  
     Required Time:=    1058                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1901                  
             Slack:=   -7875                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
     39    8758    67      3    2.1  INVX4_RVT    rptr_empty/g2919/Y        
     65    8823    28      1    1.0  OR2X1_RVT    rptr_empty/g2940__9945/Y  
    111    8934    43      3    2.3  HADDX1_RVT   rptr_empty/g2970__4319/SO 
      0    8934     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: VIOLATED (-7873 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      31                  
       Uncertainty:-      40                  
     Required Time:=    1129                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1970                  
             Slack:=   -7873                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   rinc                     
   1686    8719   171     12    9.2  I1025_NS    io_b_rinc/DOUT           
    113    8831    40      1    0.4  AND3X1_RVT  rptr_empty/g5039/Y       
     95    8926    40      1    0.7  AND4X1_RVT  rptr_empty/g2971__4998/Y 
     42    8968    45      1    0.6  NAND4X0_RVT rptr_empty/g55/Y         
     34    9002    38      1    0.5  NAND2X0_RVT rptr_empty/g4739__4881/Y 
      0    9002     -      1      -  DFFASX2_RVT rptr_empty/rempty_reg/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: VIOLATED (-7865 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1865                  
             Slack:=   -7865                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
     85    8803    89      2    1.1  NAND3X0_RVT  rptr_empty/g5543/Y        
     94    8897    37      2    1.3  OA22X1_RVT   rptr_empty/g5382/Y        
      0    8897     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: VIOLATED (-7865 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_0_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      98                  
       Uncertainty:-      40                  
     Required Time:=    1062                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1894                  
             Slack:=   -7865                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
     39    8758    67      3    2.1  INVX4_RVT    rptr_empty/g2919/Y        
     65    8823    28      1    1.0  OR2X1_RVT    rptr_empty/g2908__4877/Y  
    104    8927    36      2    1.4  HADDX1_RVT   rptr_empty/g2968__6260/SO 
      0    8927     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: VIOLATED (-7859 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      60                  
       Uncertainty:-      40                  
     Required Time:=    1100                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1927                  
             Slack:=   -7859                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   rinc                     
   1686    8719   171     12    9.2  I1025_NS    io_b_rinc/DOUT           
    146    8864    29      1    1.1  NAND3X1_RVT rptr_empty/g3/Y          
     95    8960    49      4    2.3  MUX21X1_RVT rptr_empty/g5583/Y       
      0    8960     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: VIOLATED (-7854 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1856                  
             Slack:=   -7854                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
    141    8860    47      4    2.5  AO22X1_RVT   rptr_empty/g61/Y          
     29    8889    28      1    0.5  INVX0_RVT    rptr_empty/g2864/Y        
      0    8889     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: VIOLATED (-7853 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     132                  
       Uncertainty:-      40                  
     Required Time:=    1028                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1849                  
             Slack:=   -7853                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                      
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT            
     74    8792    82      1    0.6  NAND3X0_RVT  rptr_empty/g5538/Y        
     90    8882    58      4    2.5  AO22X1_RVT   rptr_empty/g61/Y          
      0    8882     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: VIOLATED (-7853 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     132                  
       Uncertainty:-      40                  
     Required Time:=    1028                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1849                  
             Slack:=   -7853                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)    rinc                     
   1686    8719   171     12    9.2  I1025_NS     io_b_rinc/DOUT           
     74    8792    82      1    0.6  NAND3X0_RVT  rptr_empty/g5538/Y       
     90    8882    58      4    2.5  AO22X1_RVT   rptr_empty/g61/Y         
      0    8882     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: VIOLATED (-7847 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      68                  
       Uncertainty:-      40                  
     Required Time:=    1092                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1906                  
             Slack:=   -7847                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   rinc                     
   1686    8719   171     12    9.2  I1025_NS    io_b_rinc/DOUT           
    116    8834    55      3    2.9  AND2X1_RVT  rptr_empty/g5545/Y       
     56    8890    24      1    0.6  OR2X1_RVT   rptr_empty/g5509/Y       
     48    8938    77      3    2.3  NAND3X0_RVT rptr_empty/g5508/Y       
      0    8938     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: VIOLATED (-7841 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      55                  
       Uncertainty:-      40                  
     Required Time:=    1105                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1913                  
             Slack:=   -7841                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   rinc                     
   1686    8719   171     12    9.2  I1025_NS    io_b_rinc/DOUT           
    116    8834    55      3    2.9  AND2X1_RVT  rptr_empty/g5545/Y       
    111    8946    36      1    0.5  XNOR2X1_RVT rptr_empty/g5512/Y       
      0    8946     -      1      -  DFFARX1_RVT rptr_empty/rbin_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: VIOLATED (-7836 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      63                  
       Uncertainty:-      40                  
     Required Time:=    1097                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1900                  
             Slack:=   -7836                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   rinc                     
   1686    8719   171     12    9.2  I1025_NS    io_b_rinc/DOUT           
    101    8820    99      1    1.7  NAND3X0_RVT rptr_empty/g5549/Y       
    113    8932    44      4    2.3  XNOR2X2_RVT rptr_empty/g2__6161/Y    
      0    8932     -      4      -  DFFARX2_RVT rptr_empty/rbin_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: VIOLATED (-7831 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      63                  
       Uncertainty:-      40                  
     Required Time:=    1097                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1895                  
             Slack:=   -7831                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   rinc                     
   1686    8719   171     12    9.2  I1025_NS    io_b_rinc/DOUT           
     97    8815    97      1    1.7  NAND3X0_RVT rptr_empty/g5544/Y       
    113    8928    44      4    2.3  XNOR2X2_RVT rptr_empty/g2941__2883/Y 
      0    8928     -      4      -  DFFARX2_RVT rptr_empty/rbin_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: VIOLATED (-7831 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      55                  
       Uncertainty:-      40                  
     Required Time:=    1105                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1904                  
             Slack:=   -7831                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   rinc                     
   1686    8719   171     12    9.2  I1025_NS    io_b_rinc/DOUT           
     85    8803    89      2    1.1  NAND3X0_RVT rptr_empty/g5543/Y       
     25    8828    41      1    0.5  INVX0_RVT   rptr_empty/g5384/Y       
     72    8900    43      2    1.3  OA22X1_RVT  rptr_empty/g5382/Y       
     36    8936    34      3    1.9  INVX1_RVT   rptr_empty/g5381/Y       
      0    8936     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: VIOLATED (-7816 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      58                  
       Uncertainty:-      40                  
     Required Time:=    1102                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1885                  
             Slack:=   -7816                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   rinc                      
   1686    8719   171     12    9.2  I1025_NS    io_b_rinc/DOUT            
     93    8812    94      1    1.1  NAND4X0_RVT rptr_empty/g5702/Y        
    106    8918    45      2    1.4  MUX21X1_RVT rptr_empty/g5586/Y        
      0    8918     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: VIOLATED (-7814 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      59                  
       Uncertainty:-      40                  
     Required Time:=    1101                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1882                  
             Slack:=   -7814                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   rinc                     
   1686    8719   171     12    9.2  I1025_NS    io_b_rinc/DOUT           
     39    8758    67      3    2.1  INVX4_RVT   rptr_empty/g2919/Y       
     79    8837    35      2    1.2  OR3X1_RVT   rptr_empty/g2939__9315/Y 
     77    8914    47      4    2.5  AO22X1_RVT  rptr_empty/g2857__4900/Y 
      0    8914     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: VIOLATED (-7802 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      29                  
       Uncertainty:-      40                  
     Required Time:=    1131                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1901                  
             Slack:=   -7802                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   rinc                      
   1686    8719   171     12    9.2  I1025_NS    io_b_rinc/DOUT            
     39    8758    67      3    2.1  INVX4_RVT   rptr_empty/g2919/Y        
     65    8823    28      1    1.0  OR2X1_RVT   rptr_empty/g2940__9945/Y  
    111    8934    43      3    2.3  HADDX1_RVT  rptr_empty/g2970__4319/SO 
      0    8934     -      3      -  DFFARX2_RVT rptr_empty/rbin_reg_2_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: VIOLATED (-7791 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      24                  
       Uncertainty:-      40                  
     Required Time:=    1136                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1894                  
             Slack:=   -7791                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   rinc                      
   1686    8719   171     12    9.2  I1025_NS    io_b_rinc/DOUT            
     39    8758    67      3    2.1  INVX4_RVT   rptr_empty/g2919/Y        
     65    8823    28      1    1.0  OR2X1_RVT   rptr_empty/g2908__4877/Y  
    104    8927    36      2    1.4  HADDX1_RVT  rptr_empty/g2968__6260/SO 
      0    8927     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_0_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: VIOLATED (-7785 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      63                  
       Uncertainty:-      40                  
     Required Time:=    1097                  
      Launch Clock:-    7533                  
       Input Delay:-    -500                  
         Data Path:-    1849                  
             Slack:=   -7785                  

Exceptions/Constraints:
  input_delay             -500            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    7033 11370      1 2574.1  (arrival)   rinc                     
   1686    8719   171     12    9.2  I1025_NS    io_b_rinc/DOUT           
     74    8792    82      1    0.6  NAND3X0_RVT rptr_empty/g5538/Y       
     90    8882    58      4    2.5  AO22X1_RVT  rptr_empty/g61/Y         
      0    8882     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: VIOLATED (-50 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      400 (I) 
           Arrival:=     800          400     
                                              
      Output Delay:-   -1200                  
     Required Time:=    2000                  
      Launch Clock:-     400                  
         Data Path:-    1650                  
             Slack:=     -50                  

Exceptions/Constraints:
  output_delay            -1200            ou_del_20_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -     400   200     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    220     620    82      2    5.9  DFFASX2_RVT rptr_empty/rempty_reg/QN  
     42     662    54      1   21.8  INVX8_RVT   rptr_empty/g4880/Y        
   1388    2050   889      1 1433.3  D8I1025_NS  io_t_rempty/PADIO         
      0    2050     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: VIOLATED (-47 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      400 (I) 
           Arrival:=     800          400     
                                              
      Output Delay:-   -1200                  
     Required Time:=    2000                  
      Launch Clock:-     400                  
         Data Path:-    1647                  
             Slack:=     -47                  

Exceptions/Constraints:
  output_delay            -1200            ou_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      -     400   200     52      -  (arrival)    wptr_full/wfull_reg/CLK 
    186     586    63      5    3.4  DFFARX1_RVT  wptr_full/wfull_reg/QN  
     82     668    25      1   21.8  IBUFFX32_RVT wptr_full/g5020/Y       
   1378    2047   894      1 1433.3  D8I1025_NS   io_t_wfull/PADIO        
      0    2047     -      -      -  (port)       wfull                   
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 150: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 151: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 152: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 153: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 154: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 155: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 156: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 157: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 158: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 159: MET (302 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      78                  
       Uncertainty:-      40                  
     Required Time:=    1082                  
      Launch Clock:-     400                  
         Data Path:-     380                  
             Slack:=     302                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    247     647    71      9  5.9  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     27     674    38      2  1.0  INVX1_RVT    fifomem/g267/Y             
     53     727    58      2  1.3  NAND2X0_RVT  fifomem/g260__9315/Y       
     24     751    32      1  0.5  INVX0_RVT    fifomem/g259/Y             
     29     780    35      1  0.0  NAND2X0_RVT  fifomem/g251__8246/Y       
      0     780     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 160: MET (304 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      78                  
       Uncertainty:-      40                  
     Required Time:=    1082                  
      Launch Clock:-     400                  
         Data Path:-     378                  
             Slack:=     304                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    247     647    71      9  5.9  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     27     674    38      2  1.0  INVX1_RVT    fifomem/g267/Y             
     53     727    53      2  1.3  NAND2X0_RVT  fifomem/g263__2883/Y       
     23     750    30      1  0.5  INVX0_RVT    fifomem/g262/Y             
     28     778    35      1  0.0  NAND2X0_RVT  fifomem/g257__4733/Y       
      0     778     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 161: MET (305 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     381                  
             Slack:=     305                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    247     647    71      9  5.9  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     27     674    38      2  1.0  INVX1_RVT    fifomem/g267/Y             
     53     727    58      2  1.3  NAND2X0_RVT  fifomem/g260__9315/Y       
     54     781    21      1  0.0  OR2X1_RVT    fifomem/g253__6131/Y       
      0     781     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 162: MET (306 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     379                  
             Slack:=     306                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    247     647    71      9  5.9  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     27     674    38      2  1.0  INVX1_RVT    fifomem/g267/Y             
     53     727    53      2  1.3  NAND2X0_RVT  fifomem/g263__2883/Y       
     52     779    21      1  0.0  OR2X1_RVT    fifomem/g255__5115/Y       
      0     779     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 163: MET (307 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     379                  
             Slack:=     307                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    243     643    65      8  5.1  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     27     670    36      2  1.0  INVX1_RVT    fifomem/fopt/Y             
     55     725    59      2  1.4  NAND2X0_RVT  fifomem/g261__9945/Y       
     54     779    21      1  0.0  OR2X1_RVT    fifomem/g254__1881/Y       
      0     779     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 164: MET (307 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     379                  
             Slack:=     307                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    243     643    65      8  5.1  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     27     670    36      2  1.0  INVX1_RVT    fifomem/fopt/Y             
     55     725    59      2  1.4  NAND2X0_RVT  fifomem/g261__9945/Y       
     54     779    20      1  0.0  OR2X1_RVT    fifomem/g256__7482/Y       
      0     779     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 165: MET (328 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      78                  
       Uncertainty:-      40                  
     Required Time:=    1082                  
      Launch Clock:-     400                  
         Data Path:-     354                  
             Slack:=     328                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    175     575    64      5  3.3  DFFARX1_RVT  wptr_full/wbin_reg_7_/QN  
     52     627    50     10  6.5  INVX2_RVT    wptr_full/g5187/Y         
     25     652    31      2  1.0  INVX1_RVT    fifomem/g249/Y            
     51     703    52      2  1.3  NAND2X0_RVT  fifomem/g246__1705/Y      
     23     727    29      1  0.5  INVX0_RVT    fifomem/g245/Y            
     28     754    36      1  0.0  NAND2X0_RVT  fifomem/g240__6783/Y      
      0     754     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 166: MET (328 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     357                  
             Slack:=     328                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    175     575    64      5  3.3  DFFARX1_RVT  wptr_full/wbin_reg_7_/QN  
     52     627    50     10  6.5  INVX2_RVT    wptr_full/g5187/Y         
     25     652    31      2  1.0  INVX1_RVT    fifomem/g249/Y            
     52     705    54      2  1.4  NAND2X0_RVT  fifomem/g244__2802/Y      
     52     757    21      1  0.0  OR2X1_RVT    fifomem/g237__4319/Y      
      0     757     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 167: MET (328 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     357                  
             Slack:=     328                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    175     575    64      5  3.3  DFFARX1_RVT  wptr_full/wbin_reg_7_/QN  
     52     627    50     10  6.5  INVX2_RVT    wptr_full/g5187/Y         
     25     652    31      2  1.0  INVX1_RVT    fifomem/g249/Y            
     52     705    54      2  1.4  NAND2X0_RVT  fifomem/g244__2802/Y      
     52     757    20      1  0.0  OR2X1_RVT    fifomem/g239__5526/Y      
      0     757     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 168: MET (330 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     355                  
             Slack:=     330                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    175     575    64      5  3.3  DFFARX1_RVT  wptr_full/wbin_reg_7_/QN  
     52     627    50     10  6.5  INVX2_RVT    wptr_full/g5187/Y         
     25     652    31      2  1.0  INVX1_RVT    fifomem/g249/Y            
     51     703    52      2  1.3  NAND2X0_RVT  fifomem/g246__1705/Y      
     52     755    21      1  0.0  OR2X1_RVT    fifomem/g238__8428/Y      
      0     755     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 169: MET (336 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      78                  
       Uncertainty:-      40                  
     Required Time:=    1082                  
      Launch Clock:-     400                  
         Data Path:-     346                  
             Slack:=     336                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    174     574    59      5  4.5  DFFARX2_RVT  wptr_full/wbin_reg_8_/QN  
     47     622    46      9  5.6  INVX2_RVT    wptr_full/g124/Y          
     24     646    29      2  1.0  INVX1_RVT    fifomem/g250/Y            
     48     694    56      2  1.3  NAND2X0_RVT  fifomem/g243__1617/Y      
     24     718    31      1  0.5  INVX0_RVT    fifomem/g242/Y            
     29     746    36      1  0.0  NAND2X0_RVT  fifomem/g234__2398/Y      
      0     746     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (338 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     347                  
             Slack:=     338                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    174     574    59      5  4.5  DFFARX2_RVT  wptr_full/wbin_reg_8_/QN  
     47     622    46      9  5.6  INVX2_RVT    wptr_full/g124/Y          
     24     646    29      2  1.0  INVX1_RVT    fifomem/g250/Y            
     48     694    56      2  1.3  NAND2X0_RVT  fifomem/g243__1617/Y      
     53     747    21      1  0.0  OR2X1_RVT    fifomem/g236__6260/Y      
      0     747     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (342 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     343                  
             Slack:=     342                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    236     636    67      9  5.6  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     56     693    47      1  0.7  NAND2X0_RVT  fifomem/g264__2346/Y       
     50     743    21      1  0.0  OR2X1_RVT    fifomem/g252__7098/Y       
      0     743     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (354 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     331                  
             Slack:=     354                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    185     585    62      5  3.3  DFFARX1_RVT  wptr_full/wbin_reg_7_/QN  
     45     630    51     10  6.4  INVX2_RVT    wptr_full/g5187/Y         
     52     682    44      1  0.7  NAND2X0_RVT  fifomem/g247__5122/Y      
     49     731    21      1  0.0  OR2X1_RVT    fifomem/g235__5107/Y      
      0     731     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (393 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      78                  
       Uncertainty:-      40                  
     Required Time:=    1082                  
      Launch Clock:-     400                  
         Data Path:-     289                  
             Slack:=     393                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_9_/CLK 
    253     653    62     13  9.2  DFFARX2_RVT  wptr_full/wbin_reg_9_/Q   
     37     689    35      1  0.0  NAND3X0_RVT  fifomem/g241__3680/Y      
      0     689     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (395 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      78                  
       Uncertainty:-      40                  
     Required Time:=    1082                  
      Launch Clock:-     400                  
         Data Path:-     287                  
             Slack:=     395                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_9_/CLK 
    251     651    59     13  8.6  DFFARX2_RVT  rptr_empty/rbin_reg_9_/Q   
     36     687    38      1  0.0  NAND3X0_RVT  fifomem/g258__6161/Y       
      0     687     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 176: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 177: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 178: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 179: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 180: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 181: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 182: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 183: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 184: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 185: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 186: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 187: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 188: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 189: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 190: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 191: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 192: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 193: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 194: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 195: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 196: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 197: MET (573 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -74                  
       Uncertainty:-      40                  
     Required Time:=    1234                  
      Launch Clock:-     400                  
         Data Path:-     261                  
             Slack:=     573                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    202     602    92      9  6.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/QN  
     59     661    60     12  2.8  INVX1_RVT    rptr_empty/g5301/Y         
      0     661     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (573 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -74                  
       Uncertainty:-      40                  
     Required Time:=    1234                  
      Launch Clock:-     400                  
         Data Path:-     261                  
             Slack:=     573                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    202     602    92      9  6.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/QN  
     59     661    60     12  2.8  INVX1_RVT    rptr_empty/g5301/Y         
      0     661     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (573 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -74                  
       Uncertainty:-      40                  
     Required Time:=    1234                  
      Launch Clock:-     400                  
         Data Path:-     261                  
             Slack:=     573                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    202     602    92      9  6.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/QN  
     59     661    60     12  2.8  INVX1_RVT    rptr_empty/g5301/Y         
      0     661     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (573 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -74                  
       Uncertainty:-      40                  
     Required Time:=    1234                  
      Launch Clock:-     400                  
         Data Path:-     261                  
             Slack:=     573                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    202     602    92      9  6.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/QN  
     59     661    60     12  2.8  INVX1_RVT    rptr_empty/g5301/Y         
      0     661     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (573 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -74                  
       Uncertainty:-      40                  
     Required Time:=    1234                  
      Launch Clock:-     400                  
         Data Path:-     261                  
             Slack:=     573                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    202     602    92      9  6.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/QN  
     59     661    60     12  2.8  INVX1_RVT    rptr_empty/g5301/Y         
      0     661     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (573 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -74                  
       Uncertainty:-      40                  
     Required Time:=    1234                  
      Launch Clock:-     400                  
         Data Path:-     261                  
             Slack:=     573                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    202     602    92      9  6.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/QN  
     59     661    60     12  2.8  INVX1_RVT    rptr_empty/g5301/Y         
      0     661     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (573 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -74                  
       Uncertainty:-      40                  
     Required Time:=    1234                  
      Launch Clock:-     400                  
         Data Path:-     261                  
             Slack:=     573                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    202     602    92      9  6.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/QN  
     59     661    60     12  2.8  INVX1_RVT    rptr_empty/g5301/Y         
      0     661     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (573 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -74                  
       Uncertainty:-      40                  
     Required Time:=    1234                  
      Launch Clock:-     400                  
         Data Path:-     261                  
             Slack:=     573                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    202     602    92      9  6.9  DFFARX1_RVT  rptr_empty/rbin_reg_4_/QN  
     59     661    60     12  2.8  INVX1_RVT    rptr_empty/g5301/Y         
      0     661     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (580 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     580                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    163     563    53      3  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/QN  
     43     606    41      4  2.3  INVX1_RVT    rptr_empty/g15/Y           
     58     663    32     14  3.3  NBUFFX2_RVT  rptr_empty/g14/Y           
      0     663     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (580 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     580                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    163     563    53      3  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/QN  
     43     606    41      4  2.3  INVX1_RVT    rptr_empty/g15/Y           
     58     663    32     14  3.3  NBUFFX2_RVT  rptr_empty/g14/Y           
      0     663     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (580 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     580                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    163     563    53      3  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/QN  
     43     606    41      4  2.3  INVX1_RVT    rptr_empty/g15/Y           
     58     663    32     14  3.3  NBUFFX2_RVT  rptr_empty/g14/Y           
      0     663     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (580 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     580                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    163     563    53      3  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/QN  
     43     606    41      4  2.3  INVX1_RVT    rptr_empty/g15/Y           
     58     663    32     14  3.3  NBUFFX2_RVT  rptr_empty/g14/Y           
      0     663     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (580 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     580                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    163     563    53      3  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/QN  
     43     606    41      4  2.3  INVX1_RVT    rptr_empty/g15/Y           
     58     663    32     14  3.3  NBUFFX2_RVT  rptr_empty/g14/Y           
      0     663     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (580 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     580                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    163     563    53      3  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/QN  
     43     606    41      4  2.3  INVX1_RVT    rptr_empty/g15/Y           
     58     663    32     14  3.3  NBUFFX2_RVT  rptr_empty/g14/Y           
      0     663     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (580 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     580                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    163     563    53      3  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/QN  
     43     606    41      4  2.3  INVX1_RVT    rptr_empty/g15/Y           
     58     663    32     14  3.3  NBUFFX2_RVT  rptr_empty/g14/Y           
      0     663     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (580 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     580                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    163     563    53      3  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/QN  
     43     606    41      4  2.3  INVX1_RVT    rptr_empty/g15/Y           
     58     663    32     14  3.3  NBUFFX2_RVT  rptr_empty/g14/Y           
      0     663     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (588 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     253                  
             Slack:=     588                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    160     560    48      2  2.0  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     33     593    32      5  2.8  INVX2_RVT    wptr_full/fopt5257/Y       
     60     653    38     16  5.1  NBUFFX2_RVT  wptr_full/fopt5256/Y       
      0     653     -     16    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (588 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     253                  
             Slack:=     588                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    160     560    48      2  2.0  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     33     593    32      5  2.8  INVX2_RVT    wptr_full/fopt5257/Y       
     60     653    38     16  5.1  NBUFFX2_RVT  wptr_full/fopt5256/Y       
      0     653     -     16    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (588 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     253                  
             Slack:=     588                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    160     560    48      2  2.0  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     33     593    32      5  2.8  INVX2_RVT    wptr_full/fopt5257/Y       
     60     653    38     16  5.1  NBUFFX2_RVT  wptr_full/fopt5256/Y       
      0     653     -     16    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (588 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     253                  
             Slack:=     588                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    160     560    48      2  2.0  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     33     593    32      5  2.8  INVX2_RVT    wptr_full/fopt5257/Y       
     60     653    38     16  5.1  NBUFFX2_RVT  wptr_full/fopt5256/Y       
      0     653     -     16    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (588 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     253                  
             Slack:=     588                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    160     560    48      2  2.0  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     33     593    32      5  2.8  INVX2_RVT    wptr_full/fopt5257/Y       
     60     653    38     16  5.1  NBUFFX2_RVT  wptr_full/fopt5256/Y       
      0     653     -     16    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (588 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     253                  
             Slack:=     588                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    160     560    48      2  2.0  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     33     593    32      5  2.8  INVX2_RVT    wptr_full/fopt5257/Y       
     60     653    38     16  5.1  NBUFFX2_RVT  wptr_full/fopt5256/Y       
      0     653     -     16    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (588 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     253                  
             Slack:=     588                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    160     560    48      2  2.0  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     33     593    32      5  2.8  INVX2_RVT    wptr_full/fopt5257/Y       
     60     653    38     16  5.1  NBUFFX2_RVT  wptr_full/fopt5256/Y       
      0     653     -     16    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (588 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     253                  
             Slack:=     588                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    160     560    48      2  2.0  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     33     593    32      5  2.8  INVX2_RVT    wptr_full/fopt5257/Y       
     60     653    38     16  5.1  NBUFFX2_RVT  wptr_full/fopt5256/Y       
      0     653     -     16    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (597 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -76                  
       Uncertainty:-      40                  
     Required Time:=    1236                  
      Launch Clock:-     400                  
         Data Path:-     239                  
             Slack:=     597                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    182     582    71      7  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     56     639    54     14  3.3  INVX1_RVT    rptr_empty/g4899/Y         
      0     639     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (597 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -76                  
       Uncertainty:-      40                  
     Required Time:=    1236                  
      Launch Clock:-     400                  
         Data Path:-     239                  
             Slack:=     597                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    182     582    71      7  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     56     639    54     14  3.3  INVX1_RVT    rptr_empty/g4899/Y         
      0     639     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (597 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -76                  
       Uncertainty:-      40                  
     Required Time:=    1236                  
      Launch Clock:-     400                  
         Data Path:-     239                  
             Slack:=     597                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    182     582    71      7  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     56     639    54     14  3.3  INVX1_RVT    rptr_empty/g4899/Y         
      0     639     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (597 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -76                  
       Uncertainty:-      40                  
     Required Time:=    1236                  
      Launch Clock:-     400                  
         Data Path:-     239                  
             Slack:=     597                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    182     582    71      7  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     56     639    54     14  3.3  INVX1_RVT    rptr_empty/g4899/Y         
      0     639     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (597 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -76                  
       Uncertainty:-      40                  
     Required Time:=    1236                  
      Launch Clock:-     400                  
         Data Path:-     239                  
             Slack:=     597                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    182     582    71      7  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     56     639    54     14  3.3  INVX1_RVT    rptr_empty/g4899/Y         
      0     639     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (597 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -76                  
       Uncertainty:-      40                  
     Required Time:=    1236                  
      Launch Clock:-     400                  
         Data Path:-     239                  
             Slack:=     597                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    182     582    71      7  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     56     639    54     14  3.3  INVX1_RVT    rptr_empty/g4899/Y         
      0     639     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (597 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -76                  
       Uncertainty:-      40                  
     Required Time:=    1236                  
      Launch Clock:-     400                  
         Data Path:-     239                  
             Slack:=     597                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    182     582    71      7  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     56     639    54     14  3.3  INVX1_RVT    rptr_empty/g4899/Y         
      0     639     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (597 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -76                  
       Uncertainty:-      40                  
     Required Time:=    1236                  
      Launch Clock:-     400                  
         Data Path:-     239                  
             Slack:=     597                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    182     582    71      7  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     56     639    54     14  3.3  INVX1_RVT    rptr_empty/g4899/Y         
      0     639     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (612 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     225                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    173     573    62      4  3.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/QN   
     52     625    50     19  6.7  INVX2_RVT    wptr_full/g17/Y            
      0     625     -     19    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (612 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     225                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    173     573    62      4  3.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/QN   
     52     625    50     19  6.7  INVX2_RVT    wptr_full/g17/Y            
      0     625     -     19    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (612 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     225                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    173     573    62      4  3.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/QN   
     52     625    50     19  6.7  INVX2_RVT    wptr_full/g17/Y            
      0     625     -     19    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (612 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     225                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    173     573    62      4  3.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/QN   
     52     625    50     19  6.7  INVX2_RVT    wptr_full/g17/Y            
      0     625     -     19    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (612 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     225                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    173     573    62      4  3.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/QN   
     52     625    50     19  6.7  INVX2_RVT    wptr_full/g17/Y            
      0     625     -     19    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (612 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     225                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    173     573    62      4  3.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/QN   
     52     625    50     19  6.7  INVX2_RVT    wptr_full/g17/Y            
      0     625     -     19    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (612 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     225                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    173     573    62      4  3.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/QN   
     52     625    50     19  6.7  INVX2_RVT    wptr_full/g17/Y            
      0     625     -     19    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (612 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     225                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    173     573    62      4  3.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/QN   
     52     625    50     19  6.7  INVX2_RVT    wptr_full/g17/Y            
      0     625     -     19    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (613 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     613                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    170     570    56      4  3.7  DFFARX2_RVT  wptr_full/wbin_reg_1_/QN   
     54     624    51     14  3.8  INVX1_RVT    wptr_full/g37/Y            
      0     624     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (613 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     613                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    170     570    56      4  3.7  DFFARX2_RVT  wptr_full/wbin_reg_1_/QN   
     54     624    51     14  3.8  INVX1_RVT    wptr_full/g37/Y            
      0     624     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (613 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     613                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    170     570    56      4  3.7  DFFARX2_RVT  wptr_full/wbin_reg_1_/QN   
     54     624    51     14  3.8  INVX1_RVT    wptr_full/g37/Y            
      0     624     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (613 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     613                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    170     570    56      4  3.7  DFFARX2_RVT  wptr_full/wbin_reg_1_/QN   
     54     624    51     14  3.8  INVX1_RVT    wptr_full/g37/Y            
      0     624     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (613 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     613                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    170     570    56      4  3.7  DFFARX2_RVT  wptr_full/wbin_reg_1_/QN   
     54     624    51     14  3.8  INVX1_RVT    wptr_full/g37/Y            
      0     624     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (613 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     613                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    170     570    56      4  3.7  DFFARX2_RVT  wptr_full/wbin_reg_1_/QN   
     54     624    51     14  3.8  INVX1_RVT    wptr_full/g37/Y            
      0     624     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (613 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     613                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    170     570    56      4  3.7  DFFARX2_RVT  wptr_full/wbin_reg_1_/QN   
     54     624    51     14  3.8  INVX1_RVT    wptr_full/g37/Y            
      0     624     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (613 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -77                  
       Uncertainty:-      40                  
     Required Time:=    1237                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     613                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    170     570    56      4  3.7  DFFARX2_RVT  wptr_full/wbin_reg_1_/QN   
     54     624    51     14  3.8  INVX1_RVT    wptr_full/g37/Y            
      0     624     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (615 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     223                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    177     577    65      5  3.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     623    46     17  4.8  INVX2_RVT    wptr_full/g5136/Y          
      0     623     -     17    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (615 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     223                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    177     577    65      5  3.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     623    46     17  4.8  INVX2_RVT    wptr_full/g5136/Y          
      0     623     -     17    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (615 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     223                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    177     577    65      5  3.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     623    46     17  4.8  INVX2_RVT    wptr_full/g5136/Y          
      0     623     -     17    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (615 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     223                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    177     577    65      5  3.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     623    46     17  4.8  INVX2_RVT    wptr_full/g5136/Y          
      0     623     -     17    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (615 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     223                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    177     577    65      5  3.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     623    46     17  4.8  INVX2_RVT    wptr_full/g5136/Y          
      0     623     -     17    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (615 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     223                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    177     577    65      5  3.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     623    46     17  4.8  INVX2_RVT    wptr_full/g5136/Y          
      0     623     -     17    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (615 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     223                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    177     577    65      5  3.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     623    46     17  4.8  INVX2_RVT    wptr_full/g5136/Y          
      0     623     -     17    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (615 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     223                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    177     577    65      5  3.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     623    46     17  4.8  INVX2_RVT    wptr_full/g5136/Y          
      0     623     -     17    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (619 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     221                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    182     582    67      5  6.2  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     39     621    41     18  6.6  INVX4_RVT    wptr_full/g138/Y           
      0     621     -     18    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (619 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     221                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    182     582    67      5  6.2  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     39     621    41     18  6.6  INVX4_RVT    wptr_full/g138/Y           
      0     621     -     18    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (619 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     221                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    182     582    67      5  6.2  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     39     621    41     18  6.6  INVX4_RVT    wptr_full/g138/Y           
      0     621     -     18    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (619 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     221                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    182     582    67      5  6.2  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     39     621    41     18  6.6  INVX4_RVT    wptr_full/g138/Y           
      0     621     -     18    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (619 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     221                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    182     582    67      5  6.2  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     39     621    41     18  6.6  INVX4_RVT    wptr_full/g138/Y           
      0     621     -     18    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (619 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     221                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    182     582    67      5  6.2  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     39     621    41     18  6.6  INVX4_RVT    wptr_full/g138/Y           
      0     621     -     18    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (619 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     221                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    182     582    67      5  6.2  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     39     621    41     18  6.6  INVX4_RVT    wptr_full/g138/Y           
      0     621     -     18    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (619 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     221                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    182     582    67      5  6.2  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     39     621    41     18  6.6  INVX4_RVT    wptr_full/g138/Y           
      0     621     -     18    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (627 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     627                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    173     573    58      4  4.2  DFFARX2_RVT  rptr_empty/rbin_reg_6_/QN  
     41     614    40     20  8.6  INVX4_RVT    rptr_empty/fopt5286/Y      
      0     614     -     20    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (627 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     627                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    173     573    58      4  4.2  DFFARX2_RVT  rptr_empty/rbin_reg_6_/QN  
     41     614    40     20  8.6  INVX4_RVT    rptr_empty/fopt5286/Y      
      0     614     -     20    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (627 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     627                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    173     573    58      4  4.2  DFFARX2_RVT  rptr_empty/rbin_reg_6_/QN  
     41     614    40     20  8.6  INVX4_RVT    rptr_empty/fopt5286/Y      
      0     614     -     20    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (627 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     627                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    173     573    58      4  4.2  DFFARX2_RVT  rptr_empty/rbin_reg_6_/QN  
     41     614    40     20  8.6  INVX4_RVT    rptr_empty/fopt5286/Y      
      0     614     -     20    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (627 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     627                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    173     573    58      4  4.2  DFFARX2_RVT  rptr_empty/rbin_reg_6_/QN  
     41     614    40     20  8.6  INVX4_RVT    rptr_empty/fopt5286/Y      
      0     614     -     20    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (627 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     627                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    173     573    58      4  4.2  DFFARX2_RVT  rptr_empty/rbin_reg_6_/QN  
     41     614    40     20  8.6  INVX4_RVT    rptr_empty/fopt5286/Y      
      0     614     -     20    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (627 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     627                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    173     573    58      4  4.2  DFFARX2_RVT  rptr_empty/rbin_reg_6_/QN  
     41     614    40     20  8.6  INVX4_RVT    rptr_empty/fopt5286/Y      
      0     614     -     20    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (627 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     627                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    173     573    58      4  4.2  DFFARX2_RVT  rptr_empty/rbin_reg_6_/QN  
     41     614    40     20  8.6  INVX4_RVT    rptr_empty/fopt5286/Y      
      0     614     -     20    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (632 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     632                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    176     576    61      5  4.8  DFFARX2_RVT  rptr_empty/rbin_reg_2_/QN  
     34     610    36     17  5.3  INVX4_RVT    rptr_empty/g26/Y           
      0     610     -     17    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (632 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     632                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    176     576    61      5  4.8  DFFARX2_RVT  rptr_empty/rbin_reg_2_/QN  
     34     610    36     17  5.3  INVX4_RVT    rptr_empty/g26/Y           
      0     610     -     17    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (632 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     632                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    176     576    61      5  4.8  DFFARX2_RVT  rptr_empty/rbin_reg_2_/QN  
     34     610    36     17  5.3  INVX4_RVT    rptr_empty/g26/Y           
      0     610     -     17    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (632 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     632                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    176     576    61      5  4.8  DFFARX2_RVT  rptr_empty/rbin_reg_2_/QN  
     34     610    36     17  5.3  INVX4_RVT    rptr_empty/g26/Y           
      0     610     -     17    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (632 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     632                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    176     576    61      5  4.8  DFFARX2_RVT  rptr_empty/rbin_reg_2_/QN  
     34     610    36     17  5.3  INVX4_RVT    rptr_empty/g26/Y           
      0     610     -     17    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (632 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     632                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    176     576    61      5  4.8  DFFARX2_RVT  rptr_empty/rbin_reg_2_/QN  
     34     610    36     17  5.3  INVX4_RVT    rptr_empty/g26/Y           
      0     610     -     17    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (632 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     632                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    176     576    61      5  4.8  DFFARX2_RVT  rptr_empty/rbin_reg_2_/QN  
     34     610    36     17  5.3  INVX4_RVT    rptr_empty/g26/Y           
      0     610     -     17    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (632 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     632                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    176     576    61      5  4.8  DFFARX2_RVT  rptr_empty/rbin_reg_2_/QN  
     34     610    36     17  5.3  INVX4_RVT    rptr_empty/g26/Y           
      0     610     -     17    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (634 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     634                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    170     570    59      1  2.7  DFFARX1_RVT  rptr_empty/rbin_reg_0_/QN  
     38     607    38     20  7.1  INVX4_RVT    rptr_empty/g17/Y           
      0     607     -     20    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (634 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     634                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    170     570    59      1  2.7  DFFARX1_RVT  rptr_empty/rbin_reg_0_/QN  
     38     607    38     20  7.1  INVX4_RVT    rptr_empty/g17/Y           
      0     607     -     20    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (634 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     634                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    170     570    59      1  2.7  DFFARX1_RVT  rptr_empty/rbin_reg_0_/QN  
     38     607    38     20  7.1  INVX4_RVT    rptr_empty/g17/Y           
      0     607     -     20    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (634 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     634                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    170     570    59      1  2.7  DFFARX1_RVT  rptr_empty/rbin_reg_0_/QN  
     38     607    38     20  7.1  INVX4_RVT    rptr_empty/g17/Y           
      0     607     -     20    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (634 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     634                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    170     570    59      1  2.7  DFFARX1_RVT  rptr_empty/rbin_reg_0_/QN  
     38     607    38     20  7.1  INVX4_RVT    rptr_empty/g17/Y           
      0     607     -     20    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (634 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     634                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    170     570    59      1  2.7  DFFARX1_RVT  rptr_empty/rbin_reg_0_/QN  
     38     607    38     20  7.1  INVX4_RVT    rptr_empty/g17/Y           
      0     607     -     20    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (634 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     634                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    170     570    59      1  2.7  DFFARX1_RVT  rptr_empty/rbin_reg_0_/QN  
     38     607    38     20  7.1  INVX4_RVT    rptr_empty/g17/Y           
      0     607     -     20    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (634 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     634                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    170     570    59      1  2.7  DFFARX1_RVT  rptr_empty/rbin_reg_0_/QN  
     38     607    38     20  7.1  INVX4_RVT    rptr_empty/g17/Y           
      0     607     -     20    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 285: MET (636 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     205                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    163     563    53      2  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     42     605    40     15  4.6  INVX2_RVT    rptr_empty/g9/Y            
      0     605     -     15    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 286: MET (636 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     205                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    163     563    53      2  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     42     605    40     15  4.6  INVX2_RVT    rptr_empty/g9/Y            
      0     605     -     15    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 287: MET (636 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     205                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    163     563    53      2  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     42     605    40     15  4.6  INVX2_RVT    rptr_empty/g9/Y            
      0     605     -     15    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 288: MET (636 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     205                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    163     563    53      2  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     42     605    40     15  4.6  INVX2_RVT    rptr_empty/g9/Y            
      0     605     -     15    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 289: MET (636 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     205                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    163     563    53      2  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     42     605    40     15  4.6  INVX2_RVT    rptr_empty/g9/Y            
      0     605     -     15    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 290: MET (636 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     205                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    163     563    53      2  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     42     605    40     15  4.6  INVX2_RVT    rptr_empty/g9/Y            
      0     605     -     15    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 291: MET (636 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     205                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    163     563    53      2  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     42     605    40     15  4.6  INVX2_RVT    rptr_empty/g9/Y            
      0     605     -     15    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 292: MET (636 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     205                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    163     563    53      2  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     42     605    40     15  4.6  INVX2_RVT    rptr_empty/g9/Y            
      0     605     -     15    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 293: MET (643 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     200                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    166     566    52      3  3.0  DFFARX2_RVT  wptr_full/wbin_reg_3_/QN   
     34     600    34     13  2.8  INVX2_RVT    wptr_full/g5180/Y          
      0     600     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 294: MET (643 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     200                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    166     566    52      3  3.0  DFFARX2_RVT  wptr_full/wbin_reg_3_/QN   
     34     600    34     13  2.8  INVX2_RVT    wptr_full/g5180/Y          
      0     600     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 295: MET (643 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     200                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    166     566    52      3  3.0  DFFARX2_RVT  wptr_full/wbin_reg_3_/QN   
     34     600    34     13  2.8  INVX2_RVT    wptr_full/g5180/Y          
      0     600     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 296: MET (643 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     200                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    166     566    52      3  3.0  DFFARX2_RVT  wptr_full/wbin_reg_3_/QN   
     34     600    34     13  2.8  INVX2_RVT    wptr_full/g5180/Y          
      0     600     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 297: MET (643 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     200                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    166     566    52      3  3.0  DFFARX2_RVT  wptr_full/wbin_reg_3_/QN   
     34     600    34     13  2.8  INVX2_RVT    wptr_full/g5180/Y          
      0     600     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 298: MET (643 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     200                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    166     566    52      3  3.0  DFFARX2_RVT  wptr_full/wbin_reg_3_/QN   
     34     600    34     13  2.8  INVX2_RVT    wptr_full/g5180/Y          
      0     600     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 299: MET (643 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     200                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    166     566    52      3  3.0  DFFARX2_RVT  wptr_full/wbin_reg_3_/QN   
     34     600    34     13  2.8  INVX2_RVT    wptr_full/g5180/Y          
      0     600     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 300: MET (643 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     200                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    166     566    52      3  3.0  DFFARX2_RVT  wptr_full/wbin_reg_3_/QN   
     34     600    34     13  2.8  INVX2_RVT    wptr_full/g5180/Y          
      0     600     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 301: MET (643 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    35     14  3.1  INVX2_RVT    wptr_full/g5077/Y          
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 302: MET (643 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    35     14  3.1  INVX2_RVT    wptr_full/g5077/Y          
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 303: MET (643 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    35     14  3.1  INVX2_RVT    wptr_full/g5077/Y          
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 304: MET (643 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    35     14  3.1  INVX2_RVT    wptr_full/g5077/Y          
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 305: MET (643 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    35     14  3.1  INVX2_RVT    wptr_full/g5077/Y          
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 306: MET (643 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    35     14  3.1  INVX2_RVT    wptr_full/g5077/Y          
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 307: MET (643 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    35     14  3.1  INVX2_RVT    wptr_full/g5077/Y          
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 308: MET (643 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    35     14  3.1  INVX2_RVT    wptr_full/g5077/Y          
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

