
*** Running vivado
    with args -log embsys_nexys4IO_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source embsys_nexys4IO_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Ryan Bornhorst/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source embsys_nexys4IO_0_0.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:XilinxVivadoÅ8.2dataoards' does not exist, it will not be used to search board files.
Command: synth_design -top embsys_nexys4IO_0_0 -part xc7a100tcsg324-1 -directive FewerCarryChains -retiming -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 428.195 ; gain = 98.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'embsys_nexys4IO_0_0' [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_nexys4IO_0_0/synth/embsys_nexys4IO_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'nexys4IO_v2_0' [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0.v:4]
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nexys4IO_v2_0_S00_AXI' [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0_S00_AXI.v:4]
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0_S00_AXI.v:261]
INFO: [Synth 8-226] default block is never used [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0_S00_AXI.v:498]
INFO: [Synth 8-6157] synthesizing module 'debounce' [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:24]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter pb0_in bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:125]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v:24]
INFO: [Synth 8-6157] synthesizing module 'sevensegment' [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/sevensegment.v:35]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter digit1 bound to: 8'b11111110 
	Parameter digit2 bound to: 8'b11111101 
	Parameter digit3 bound to: 8'b11111011 
	Parameter digit4 bound to: 8'b11110111 
	Parameter digit5 bound to: 8'b11101111 
	Parameter digit6 bound to: 8'b11011111 
	Parameter digit7 bound to: 8'b10111111 
	Parameter digit8 bound to: 8'b01111111 
INFO: [Synth 8-6157] synthesizing module 'Digit' [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/sevensegment.v:194]
	Parameter zero bound to: 7'b1000000 
	Parameter one bound to: 7'b1111001 
	Parameter two bound to: 7'b0100100 
	Parameter three bound to: 7'b0110000 
	Parameter four bound to: 7'b0011001 
	Parameter five bound to: 7'b0010010 
	Parameter six bound to: 7'b0000010 
	Parameter seven bound to: 7'b1111000 
	Parameter eight bound to: 7'b0000000 
	Parameter nine bound to: 7'b0010000 
	Parameter A bound to: 7'b0001000 
	Parameter B bound to: 7'b0000011 
	Parameter C bound to: 7'b1000110 
	Parameter D bound to: 7'b0100001 
	Parameter E bound to: 7'b0000110 
	Parameter F bound to: 7'b0001110 
	Parameter seg_a bound to: 7'b1111110 
	Parameter seg_b bound to: 7'b1111101 
	Parameter seg_c bound to: 7'b1111011 
	Parameter seg_d bound to: 7'b1110111 
	Parameter seg_e bound to: 7'b1101111 
	Parameter seg_f bound to: 7'b1011111 
	Parameter seg_g bound to: 7'b0111111 
	Parameter upH bound to: 7'b0001001 
	Parameter upL bound to: 7'b1000111 
	Parameter upR bound to: 7'b0001000 
	Parameter lol bound to: 7'b1001111 
	Parameter lor bound to: 7'b0101111 
	Parameter loy bound to: 7'b0010001 
	Parameter blank bound to: 7'b1111111 
INFO: [Synth 8-6155] done synthesizing module 'Digit' (2#1) [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/sevensegment.v:194]
INFO: [Synth 8-6155] done synthesizing module 'sevensegment' (3#1) [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/sevensegment.v:35]
INFO: [Synth 8-6157] synthesizing module 'rgbpwm' [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/rgbpwm.v:62]
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter PWM_DC_WIDTH bound to: 8 - type: integer 
	Parameter PWM_CH_COUNT bound to: 3 - type: integer 
	Parameter PWM_CNTR_WIDTH bound to: 9 - type: integer 
	Parameter RED_INDEX bound to: 2 - type: integer 
	Parameter GREEN_INDEX bound to: 1 - type: integer 
	Parameter BLUE_INDEX bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rgbpwm' (4#1) [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/rgbpwm.v:62]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0_S00_AXI.v:241]
INFO: [Synth 8-6155] done synthesizing module 'nexys4IO_v2_0_S00_AXI' (5#1) [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'nexys4IO_v2_0' (6#1) [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'embsys_nexys4IO_0_0' (7#1) [c:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_nexys4IO_0_0/synth/embsys_nexys4IO_0_0.v:57]
WARNING: [Synth 8-3331] design nexys4IO_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design nexys4IO_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design nexys4IO_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design nexys4IO_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design nexys4IO_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design nexys4IO_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 482.383 ; gain = 152.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 482.383 ; gain = 152.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 482.383 ; gain = 152.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 813.043 ; gain = 2.320
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:43 . Memory (MB): peak = 813.043 ; gain = 483.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:43 . Memory (MB): peak = 813.043 ; gain = 483.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:43 . Memory (MB): peak = 813.043 ; gain = 483.063
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_pb0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'sevensegment'
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  digit1 |                              000 |                         11111110
                  digit2 |                              001 |                         11111101
                  digit3 |                              010 |                         11111011
                  digit4 |                              011 |                         11110111
                  digit5 |                              100 |                         11101111
                  digit6 |                              101 |                         11011111
                  digit7 |                              110 |                         10111111
                  digit8 |                              111 |                         01111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'sequential' in module 'sevensegment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 813.043 ; gain = 483.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 22    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	  16 Input     32 Bit        Muxes := 15    
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 22    
Module Digit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sevensegment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rgbpwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module nexys4IO_v2_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	  16 Input     32 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_pb0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design nexys4IO_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design nexys4IO_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design nexys4IO_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design nexys4IO_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design nexys4IO_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design nexys4IO_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/nexys4IO_v2_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/nexys4IO_v2_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nexys4IO_v2_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/nexys4IO_v2_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/nexys4IO_v2_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nexys4IO_v2_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb0_reg[3]) is unused and will be removed from module embsys_nexys4IO_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb0_reg[2]) is unused and will be removed from module embsys_nexys4IO_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb0_reg[1]) is unused and will be removed from module embsys_nexys4IO_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb0_reg[0]) is unused and will be removed from module embsys_nexys4IO_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[0]) is unused and will be removed from module embsys_nexys4IO_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nexys4IO_v2_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module embsys_nexys4IO_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nexys4IO_v2_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module embsys_nexys4IO_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nexys4IO_v2_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module embsys_nexys4IO_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nexys4IO_v2_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module embsys_nexys4IO_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nexys4IO_v2_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module embsys_nexys4IO_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nexys4IO_v2_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module embsys_nexys4IO_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:51 . Memory (MB): peak = 813.043 ; gain = 483.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:01 . Memory (MB): peak = 819.660 ; gain = 489.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:01 . Memory (MB): peak = 820.551 ; gain = 490.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `embsys_nexys4IO_0_0`
	Effective logic levels on critical path before retiming is: 4
	Total number of crtical paths = 0

	Optimizing at the module level
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 4
	Total number of crtical paths = 0
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `embsys_nexys4IO_0_0' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:01:02 . Memory (MB): peak = 837.176 ; gain = 507.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 837.176 ; gain = 507.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 837.176 ; gain = 507.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 837.176 ; gain = 507.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 837.176 ; gain = 507.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 837.176 ; gain = 507.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 837.176 ; gain = 507.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |    13|
|3     |LUT2   |    36|
|4     |LUT3   |    16|
|5     |LUT4   |    17|
|6     |LUT5   |   117|
|7     |LUT6   |   204|
|8     |MUXF7  |    72|
|9     |MUXF8  |    32|
|10    |FDRE   |   787|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |  1310|
|2     |  inst                         |nexys4IO_v2_0         |  1310|
|3     |    nexys4IO_v2_0_S00_AXI_inst |nexys4IO_v2_0_S00_AXI |  1308|
|4     |      DB                       |debounce              |   239|
|5     |      RGB1B                    |rgbpwm                |    31|
|6     |      RGB2B                    |rgbpwm_0              |    31|
|7     |      SSB                      |sevensegment          |   256|
|8     |        Digit0                 |Digit                 |    16|
|9     |        Digit1                 |Digit_1               |    16|
|10    |        Digit2                 |Digit_2               |    16|
|11    |        Digit3                 |Digit_3               |    32|
|12    |        Digit4                 |Digit_4               |    16|
|13    |        Digit5                 |Digit_5               |    16|
|14    |        Digit6                 |Digit_6               |    16|
|15    |        Digit7                 |Digit_7               |    24|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 837.176 ; gain = 507.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 837.176 ; gain = 176.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 837.176 ; gain = 507.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:07 . Memory (MB): peak = 839.957 ; gain = 521.449
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.runs/embsys_nexys4IO_0_0_synth_1/embsys_nexys4IO_0_0.dcp' has been generated.
