#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov  3 15:25:00 2020
# Process ID: 2380
# Current directory: F:/course_s3_hls_3eg/vivado/rgb2ycrcb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7868 F:\course_s3_hls_3eg\vivado\rgb2ycrcb\rgb2ycrcb.xpr
# Log file: F:/course_s3_hls_3eg/vivado/rgb2ycrcb/vivado.log
# Journal file: F:/course_s3_hls_3eg/vivado/rgb2ycrcb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.xpr
INFO: [Project 1-313] Project file moved from 'F:/course_s3_hls/vivado/rgb2gray' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls_3eg/vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls_3eg/hls/rgb2gray'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx_2020.1/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.211 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_150m
Adding component instance block -- xilinx.com:ip:mipi_csi2_rx_subsystem:5.0 - mipi_csi2_rx_subsyst_0
Adding component instance block -- xilinx.com:ip:v_demosaic:1.0 - v_demosaic_0
Adding component instance block -- xilinx.com:ip:v_gamma_lut:1.0 - v_gamma_lut_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_1
Adding component instance block -- xilinx.com:hls:rgb2gray:1.0 - rgb2gray_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_vdma_0/Data_S2MM.
Successfully read diagram <design_1> from BD file <F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /phy/system_rst_out(undef) and /system_rst_out(rst)
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.238 ; gain = 0.000
set_property  ip_repo_paths  f:/course_s3_hls_3eg/vivado/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls_3eg/vivado/ip_repo'.
set_property  ip_repo_paths  {f:/course_s3_hls_3eg/vivado/ip_repo F:/course_s3_hls_3eg/hls/rgb2ycrcb} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls_3eg/vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls_3eg/hls/rgb2ycrcb'.
delete_bd_objs [get_bd_intf_nets axis_subset_converter_0_M_AXIS] [get_bd_intf_nets rgb2gray_0_video_out] [get_bd_cells rgb2gray_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:rgb2ycrcb:1.0 rgb2ycrcb_0
endgroup
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tdata] [get_bd_pins rgb2ycrcb_0/src_TDATA]
WARNING: [BD 41-1306] The connection to interface pin /axis_subset_converter_0/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /rgb2ycrcb_0/src_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection src
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tdest] [get_bd_pins rgb2ycrcb_0/src_TDEST]
WARNING: [BD 41-1306] The connection to interface pin /axis_subset_converter_0/m_axis_tdest is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /rgb2ycrcb_0/src_TDEST is being overridden by the user. This pin will not be connected as a part of interface connection src
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tid] [get_bd_pins rgb2ycrcb_0/src_TID]
WARNING: [BD 41-1306] The connection to interface pin /axis_subset_converter_0/m_axis_tid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /rgb2ycrcb_0/src_TID is being overridden by the user. This pin will not be connected as a part of interface connection src
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tkeep] [get_bd_pins rgb2ycrcb_0/src_TKEEP]
WARNING: [BD 41-1306] The connection to interface pin /axis_subset_converter_0/m_axis_tkeep is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /rgb2ycrcb_0/src_TKEEP is being overridden by the user. This pin will not be connected as a part of interface connection src
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tlast] [get_bd_pins rgb2ycrcb_0/src_TLAST]
WARNING: [BD 41-1306] The connection to interface pin /axis_subset_converter_0/m_axis_tlast is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /rgb2ycrcb_0/src_TLAST is being overridden by the user. This pin will not be connected as a part of interface connection src
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tready] [get_bd_pins rgb2ycrcb_0/src_TREADY]
WARNING: [BD 41-1306] The connection to interface pin /axis_subset_converter_0/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /rgb2ycrcb_0/src_TREADY is being overridden by the user. This pin will not be connected as a part of interface connection src
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tstrb] [get_bd_pins rgb2ycrcb_0/src_TSTRB]
WARNING: [BD 41-1306] The connection to interface pin /axis_subset_converter_0/m_axis_tstrb is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /rgb2ycrcb_0/src_TSTRB is being overridden by the user. This pin will not be connected as a part of interface connection src
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tuser] [get_bd_pins rgb2ycrcb_0/src_TUSER]
WARNING: [BD 41-1306] The connection to interface pin /axis_subset_converter_0/m_axis_tuser is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /rgb2ycrcb_0/src_TUSER is being overridden by the user. This pin will not be connected as a part of interface connection src
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tvalid] [get_bd_pins rgb2ycrcb_0/src_TVALID]
WARNING: [BD 41-1306] The connection to interface pin /axis_subset_converter_0/m_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /rgb2ycrcb_0/src_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection src
connect_bd_net [get_bd_pins rgb2ycrcb_0/en_ap_vld] [get_bd_pins axis_subset_converter_0/m_axis_tuser]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:cpu_reg_v1_0:1.0 cpu_reg_v1_0_0
endgroup
set_property location {6 2449 812} [get_bd_cells cpu_reg_v1_0_0]
connect_bd_net [get_bd_pins cpu_reg_v1_0_0/s00_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M04_AXI] [get_bd_intf_pins cpu_reg_v1_0_0/s00_axi]
connect_bd_net [get_bd_pins cpu_reg_v1_0_0/s00_axi_aresetn] [get_bd_pins proc_sys_reset_150m/peripheral_aresetn]
connect_bd_net [get_bd_pins cpu_reg_v1_0_0/reg_out5] [get_bd_pins rgb2ycrcb_0/en]
connect_bd_net [get_bd_pins rgb2ycrcb_0/ap_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins rgb2ycrcb_0/ap_rst_n] [get_bd_pins proc_sys_reset_150m/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins rgb2ycrcb_0/dst] [get_bd_intf_pins axis_subset_converter_1/S_AXIS]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </cpu_reg_v1_0_0/s00_axi/reg0> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(0) and /axi_interconnect_1/s00_mmu/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(0) and /axi_interconnect_1/s00_mmu/M_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1903.527 ; gain = 0.000
assign_bd_address
Slave segment '/cpu_reg_v1_0_0/s00_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8004_0000 [ 64K ]>.
save_bd_design
Wrote  : <F:\course_s3_hls_3eg\vivado\rgb2ycrcb\rgb2ycrcb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
Wrote  : <F:\course_s3_hls_3eg\vivado\rgb2ycrcb\rgb2ycrcb.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/v_demosaic_0/s_axis_video_TDEST'(1) to pin: '/mipi_csi2_rx_subsyst_0/video_out_tdest'(10) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rgb2ycrcb_0/src_TDATA'(24) to pin '/axis_subset_converter_0/m_axis_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rgb2ycrcb_0/src_TKEEP'(3) to pin '/axis_subset_converter_0/m_axis_tkeep'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rgb2ycrcb_0/src_TSTRB'(3) to pin '/axis_subset_converter_0/m_axis_tstrb'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rgb2ycrcb_0/en'(1) to pin '/cpu_reg_v1_0_0/reg_out5'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/v_demosaic_0/s_axis_video_TDEST'(1) to pin: '/mipi_csi2_rx_subsyst_0/video_out_tdest'(10) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rgb2ycrcb_0/src_TDATA'(24) to pin '/axis_subset_converter_0/m_axis_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rgb2ycrcb_0/src_TKEEP'(3) to pin '/axis_subset_converter_0/m_axis_tkeep'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rgb2ycrcb_0/src_TSTRB'(3) to pin '/axis_subset_converter_0/m_axis_tstrb'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rgb2ycrcb_0/en'(1) to pin '/cpu_reg_v1_0_0/reg_out5'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file f:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/hw_handoff/design_1_mipi_csi2_rx_subsyst_0_0.hwh
Generated Block Design Tcl file f:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/hw_handoff/design_1_mipi_csi2_rx_subsyst_0_0_bd.tcl
Generated Hardware Definition File f:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/design_1_mipi_csi2_rx_subsyst_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2ycrcb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu_reg_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 14ed14a097a8b512; cache size = 59.890 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 3f5e74dea79c61dd; cache size = 59.890 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_cpu_reg_v1_0_0_0, cache-ID = c76519800fb88e60; cache size = 59.890 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = 19e62383f9168104; cache size = 59.890 MB.
[Tue Nov  3 15:33:22 2020] Launched design_1_rgb2ycrcb_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_rgb2ycrcb_0_0_synth_1: F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.runs/design_1_rgb2ycrcb_0_0_synth_1/runme.log
synth_1: F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.runs/synth_1/runme.log
[Tue Nov  3 15:33:22 2020] Launched impl_1...
Run output will be captured here: F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1903.527 ; gain = 0.000
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
set_property pfm_name {} [get_files -all {F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file F:/course_s3_hls_3eg/vivado/rgb2ycrcb/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: F:/course_s3_hls_3eg/vivado/rgb2ycrcb/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (F:/xilinx_2020.1/Vivado/2020.1/data\embeddedsw) loading 1 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: F:/course_s3_hls_3eg/vivado/rgb2ycrcb/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1903.527 ; gain = 0.000
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 15:58:39 2020...
