Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 14 20:31:58 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     82.834        0.000                      0                 1081        0.024        0.000                      0                 1081       48.750        0.000                       0                   416  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              82.834        0.000                      0                 1077        0.024        0.000                      0                 1077       48.750        0.000                       0                   416  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.735        0.000                      0                    4        1.375        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       82.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.834ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.363ns  (logic 2.650ns (16.195%)  route 13.713ns (83.805%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 104.888 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.560     5.144    display/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          5.111    10.773    sm/M_brams_ro
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.897 r  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.212    12.109    sm/ram_reg_i_172_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.462    12.694    sm/ram_reg_i_139_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.818 r  sm/ram_reg_i_61/O
                         net (fo=23, routed)          1.845    14.663    L_reg/M_sm_ra1[2]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124    14.787 r  L_reg/ram_reg_i_37/O
                         net (fo=17, routed)          1.714    16.501    sm/ram_reg_11
    SLICE_X42Y55         LUT5 (Prop_lut5_I2_O)        0.124    16.625 r  sm/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.625    alum/S[3]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.001 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/out_sig0_carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.324 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           1.104    18.429    alum/data0[5]
    SLICE_X45Y58         LUT3 (Prop_lut3_I2_O)        0.334    18.763 r  alum/ram_reg_i_83/O
                         net (fo=1, routed)           0.560    19.323    sm/D_registers_q_reg[7][5]
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.326    19.649 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           1.066    20.715    sm/D_states_q_reg[6]_rep__0_7
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.153    20.868 r  sm/ram_reg_i_8/O
                         net (fo=1, routed)           0.640    21.507    brams/bram2/ram_reg_1[5]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.483   104.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.145    
                         clock uncertainty           -0.035   105.110    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769   104.341    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.341    
                         arrival time                         -21.507    
  -------------------------------------------------------------------
                         slack                                 82.834    

Slack (MET) :             82.945ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.253ns  (logic 2.568ns (15.801%)  route 13.685ns (84.199%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 104.888 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.560     5.144    display/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          5.111    10.773    sm/M_brams_ro
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.897 r  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.212    12.109    sm/ram_reg_i_172_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.462    12.694    sm/ram_reg_i_139_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.818 r  sm/ram_reg_i_61/O
                         net (fo=23, routed)          1.845    14.663    L_reg/M_sm_ra1[2]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124    14.787 r  L_reg/ram_reg_i_37/O
                         net (fo=17, routed)          1.683    16.470    sm/ram_reg_11
    SLICE_X43Y55         LUT5 (Prop_lut5_I2_O)        0.124    16.594 r  sm/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    16.594    alum/ram_reg_i_101_2[3]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.995 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.995    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.109 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.109    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.443 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.720    18.163    sm/ram_reg_i_22_0[2]
    SLICE_X45Y58         LUT5 (Prop_lut5_I1_O)        0.303    18.466 f  sm/ram_reg_i_71/O
                         net (fo=1, routed)           0.300    18.766    sm/ram_reg_i_71_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.124    18.890 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           1.426    20.316    sm/D_registers_q_reg[5][9]
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.154    20.470 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.927    21.397    brams/bram2/ram_reg_1[9]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.483   104.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.145    
                         clock uncertainty           -0.035   105.110    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.769   104.341    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.341    
                         arrival time                         -21.397    
  -------------------------------------------------------------------
                         slack                                 82.945    

Slack (MET) :             83.133ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.267ns  (logic 2.621ns (16.112%)  route 13.646ns (83.888%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 104.888 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.560     5.144    display/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          5.111    10.773    sm/M_brams_ro
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.897 r  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.212    12.109    sm/ram_reg_i_172_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.462    12.694    sm/ram_reg_i_139_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.818 r  sm/ram_reg_i_61/O
                         net (fo=23, routed)          1.845    14.663    L_reg/M_sm_ra1[2]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124    14.787 r  L_reg/ram_reg_i_37/O
                         net (fo=17, routed)          1.714    16.501    sm/ram_reg_11
    SLICE_X42Y55         LUT5 (Prop_lut5_I2_O)        0.124    16.625 r  sm/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.625    alum/S[3]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.001 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/out_sig0_carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.324 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           1.104    18.429    alum/data0[5]
    SLICE_X45Y58         LUT3 (Prop_lut3_I2_O)        0.334    18.763 r  alum/ram_reg_i_83/O
                         net (fo=1, routed)           0.560    19.323    sm/D_registers_q_reg[7][5]
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.326    19.649 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           1.066    20.715    display/ram_reg_13
    SLICE_X48Y52         LUT5 (Prop_lut5_I3_O)        0.124    20.839 r  display/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.573    21.411    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.483   104.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.145    
                         clock uncertainty           -0.035   105.110    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   104.544    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.544    
                         arrival time                         -21.412    
  -------------------------------------------------------------------
                         slack                                 83.133    

Slack (MET) :             83.149ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.043ns  (logic 2.356ns (14.686%)  route 13.687ns (85.314%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 104.888 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.560     5.144    display/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          5.111    10.773    sm/M_brams_ro
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.897 r  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.212    12.109    sm/ram_reg_i_172_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.462    12.694    sm/ram_reg_i_139_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.818 r  sm/ram_reg_i_61/O
                         net (fo=23, routed)          1.845    14.663    L_reg/M_sm_ra1[2]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124    14.787 r  L_reg/ram_reg_i_37/O
                         net (fo=17, routed)          1.683    16.470    sm/ram_reg_11
    SLICE_X43Y55         LUT5 (Prop_lut5_I2_O)        0.124    16.594 r  sm/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    16.594    alum/ram_reg_i_101_2[3]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.995 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.995    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.234 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.631    17.865    alum/data1[6]
    SLICE_X41Y56         LUT3 (Prop_lut3_I0_O)        0.302    18.167 r  alum/ram_reg_i_80/O
                         net (fo=1, routed)           0.421    18.588    sm/D_registers_q_reg[7][6]
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.124    18.712 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           1.403    20.115    sm/D_states_q_reg[6]_rep__0_5
    SLICE_X48Y53         LUT5 (Prop_lut5_I4_O)        0.152    20.267 r  sm/ram_reg_i_7/O
                         net (fo=1, routed)           0.920    21.187    brams/bram2/ram_reg_1[6]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.483   104.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.145    
                         clock uncertainty           -0.035   105.110    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.774   104.336    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.336    
                         arrival time                         -21.187    
  -------------------------------------------------------------------
                         slack                                 83.149    

Slack (MET) :             83.414ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.784ns  (logic 2.432ns (15.408%)  route 13.352ns (84.592%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 104.888 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.560     5.144    display/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          5.111    10.773    sm/M_brams_ro
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.897 r  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.212    12.109    sm/ram_reg_i_172_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.462    12.694    sm/ram_reg_i_139_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.818 r  sm/ram_reg_i_61/O
                         net (fo=23, routed)          1.845    14.663    L_reg/M_sm_ra1[2]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124    14.787 r  L_reg/ram_reg_i_37/O
                         net (fo=17, routed)          1.683    16.470    sm/ram_reg_11
    SLICE_X43Y55         LUT5 (Prop_lut5_I2_O)        0.124    16.594 r  sm/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    16.594    alum/ram_reg_i_101_2[3]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.995 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.995    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.308 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.795    18.103    sm/ram_reg_i_22_0[0]
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.306    18.409 f  sm/ram_reg_i_77/O
                         net (fo=1, routed)           0.667    19.076    sm/ram_reg_i_77_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.200 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.999    20.199    sm/D_registers_q_reg[5][7]
    SLICE_X48Y54         LUT5 (Prop_lut5_I4_O)        0.150    20.349 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.579    20.928    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.483   104.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.145    
                         clock uncertainty           -0.035   105.110    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768   104.342    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.342    
                         arrival time                         -20.928    
  -------------------------------------------------------------------
                         slack                                 83.414    

Slack (MET) :             83.467ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.725ns  (logic 2.532ns (16.101%)  route 13.193ns (83.899%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 104.888 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.560     5.144    display/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          5.111    10.773    sm/M_brams_ro
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.897 r  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.212    12.109    sm/ram_reg_i_172_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.462    12.694    sm/ram_reg_i_139_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.818 r  sm/ram_reg_i_61/O
                         net (fo=23, routed)          1.845    14.663    L_reg/M_sm_ra1[2]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124    14.787 r  L_reg/ram_reg_i_37/O
                         net (fo=17, routed)          1.714    16.501    sm/ram_reg_11
    SLICE_X42Y55         LUT5 (Prop_lut5_I2_O)        0.124    16.625 r  sm/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.625    alum/S[3]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.001 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/out_sig0_carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.220 r  alum/out_sig0_carry__0/O[0]
                         net (fo=1, routed)           0.802    18.022    alum/data0[4]
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.323    18.345 r  alum/ram_reg_i_86/O
                         net (fo=1, routed)           0.575    18.920    sm/D_registers_q_reg[7][4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I4_O)        0.326    19.246 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           1.030    20.276    sm/D_states_q_reg[6]_rep__0_8
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.150    20.426 r  sm/ram_reg_i_9/O
                         net (fo=1, routed)           0.444    20.869    brams/bram2/ram_reg_1[4]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.483   104.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.145    
                         clock uncertainty           -0.035   105.110    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.774   104.336    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.336    
                         arrival time                         -20.869    
  -------------------------------------------------------------------
                         slack                                 83.467    

Slack (MET) :             83.516ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.884ns  (logic 2.538ns (15.979%)  route 13.346ns (84.021%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 104.888 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.560     5.144    display/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          5.111    10.773    sm/M_brams_ro
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.897 r  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.212    12.109    sm/ram_reg_i_172_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.462    12.694    sm/ram_reg_i_139_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.818 r  sm/ram_reg_i_61/O
                         net (fo=23, routed)          1.845    14.663    L_reg/M_sm_ra1[2]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124    14.787 r  L_reg/ram_reg_i_37/O
                         net (fo=17, routed)          1.683    16.470    sm/ram_reg_11
    SLICE_X43Y55         LUT5 (Prop_lut5_I2_O)        0.124    16.594 r  sm/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    16.594    alum/ram_reg_i_101_2[3]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.995 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.995    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.109 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.109    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.443 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.720    18.163    sm/ram_reg_i_22_0[2]
    SLICE_X45Y58         LUT5 (Prop_lut5_I1_O)        0.303    18.466 f  sm/ram_reg_i_71/O
                         net (fo=1, routed)           0.300    18.766    sm/ram_reg_i_71_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.124    18.890 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           1.426    20.316    display/ram_reg_5
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124    20.440 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.588    21.028    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.483   104.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.145    
                         clock uncertainty           -0.035   105.110    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   104.544    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.544    
                         arrival time                         -21.028    
  -------------------------------------------------------------------
                         slack                                 83.516    

Slack (MET) :             83.570ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.830ns  (logic 2.506ns (15.831%)  route 13.324ns (84.169%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 104.888 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.560     5.144    display/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          5.111    10.773    sm/M_brams_ro
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.897 r  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.212    12.109    sm/ram_reg_i_172_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.462    12.694    sm/ram_reg_i_139_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.818 r  sm/ram_reg_i_61/O
                         net (fo=23, routed)          1.845    14.663    L_reg/M_sm_ra1[2]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124    14.787 r  L_reg/ram_reg_i_37/O
                         net (fo=17, routed)          1.714    16.501    sm/ram_reg_11
    SLICE_X42Y55         LUT5 (Prop_lut5_I2_O)        0.124    16.625 r  sm/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.625    alum/S[3]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.001 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/out_sig0_carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.220 r  alum/out_sig0_carry__0/O[0]
                         net (fo=1, routed)           0.802    18.022    alum/data0[4]
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.323    18.345 r  alum/ram_reg_i_86/O
                         net (fo=1, routed)           0.575    18.920    sm/D_registers_q_reg[7][4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I4_O)        0.326    19.246 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           1.030    20.276    display/ram_reg_15
    SLICE_X48Y52         LUT5 (Prop_lut5_I3_O)        0.124    20.400 r  display/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.574    20.974    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.483   104.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.145    
                         clock uncertainty           -0.035   105.110    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   104.544    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.544    
                         arrival time                         -20.974    
  -------------------------------------------------------------------
                         slack                                 83.570    

Slack (MET) :             83.616ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.785ns  (logic 2.510ns (15.902%)  route 13.274ns (84.098%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 104.888 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.560     5.144    display/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          5.111    10.773    sm/M_brams_ro
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.897 r  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.212    12.109    sm/ram_reg_i_172_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.462    12.694    sm/ram_reg_i_139_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.818 r  sm/ram_reg_i_61/O
                         net (fo=23, routed)          1.845    14.663    L_reg/M_sm_ra1[2]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124    14.787 r  L_reg/ram_reg_i_37/O
                         net (fo=17, routed)          1.714    16.501    sm/ram_reg_11
    SLICE_X42Y55         LUT5 (Prop_lut5_I2_O)        0.124    16.625 r  sm/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.625    alum/S[3]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.001 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/out_sig0_carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.118 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.118    alum/out_sig0_carry__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.235 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.235    alum/out_sig0_carry__1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.454 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.946    18.400    alum/p_1_in
    SLICE_X45Y58         LUT3 (Prop_lut3_I2_O)        0.295    18.695 f  alum/ram_reg_i_53/O
                         net (fo=1, routed)           0.264    18.959    sm/D_registers_q_reg[7][12]
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.083 f  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.983    20.067    sm/ram_reg_i_18_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I3_O)        0.124    20.191 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.738    20.929    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.483   104.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.145    
                         clock uncertainty           -0.035   105.110    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   104.544    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.544    
                         arrival time                         -20.929    
  -------------------------------------------------------------------
                         slack                                 83.616    

Slack (MET) :             83.641ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.759ns  (logic 2.510ns (15.927%)  route 13.249ns (84.073%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 104.888 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.560     5.144    display/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          5.111    10.773    sm/M_brams_ro
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.897 r  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.212    12.109    sm/ram_reg_i_172_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.462    12.694    sm/ram_reg_i_139_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.818 r  sm/ram_reg_i_61/O
                         net (fo=23, routed)          1.845    14.663    L_reg/M_sm_ra1[2]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124    14.787 r  L_reg/ram_reg_i_37/O
                         net (fo=17, routed)          1.714    16.501    sm/ram_reg_11
    SLICE_X42Y55         LUT5 (Prop_lut5_I2_O)        0.124    16.625 r  sm/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.625    alum/S[3]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.001 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/out_sig0_carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.118 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.118    alum/out_sig0_carry__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.235 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.235    alum/out_sig0_carry__1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.454 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.946    18.400    alum/p_1_in
    SLICE_X45Y58         LUT3 (Prop_lut3_I2_O)        0.295    18.695 f  alum/ram_reg_i_53/O
                         net (fo=1, routed)           0.264    18.959    sm/D_registers_q_reg[7][12]
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.083 f  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.972    20.055    sm/ram_reg_i_18_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.179 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.723    20.903    brams/bram2/ram_reg_1[12]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.483   104.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.145    
                         clock uncertainty           -0.035   105.110    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   104.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.544    
                         arrival time                         -20.903    
  -------------------------------------------------------------------
                         slack                                 83.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.848    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.825     2.014    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X42Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.848    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.825     2.014    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X42Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.848    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.825     2.014    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X42Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.848    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.825     2.014    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X42Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.851    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.825     2.014    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X42Y65         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.769    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.851    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.825     2.014    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X42Y65         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.769    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.851    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.825     2.014    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X42Y65         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.769    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.851    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.825     2.014    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X42Y65         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.769    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.119%)  route 0.298ns (67.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.557     1.501    sr1/clk_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.298     1.940    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y66         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.824     2.013    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y66         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.534    
    SLICE_X42Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.844    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.119%)  route 0.298ns (67.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.557     1.501    sr1/clk_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.298     1.940    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y66         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.824     2.013    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y66         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.534    
    SLICE_X42Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.844    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y20   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y21   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y57   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y57   L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y66   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.735ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 0.704ns (14.552%)  route 4.134ns (85.448%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X51Y65         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.456     5.592 f  sm/D_states_q_reg[3]/Q
                         net (fo=93, routed)          1.923     7.515    sm/D_states_q_reg_n_0_[3]
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.639 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.526     9.165    sm/D_stage_q[3]_i_3_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.289 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.685     9.974    fifo_reset_cond/AS[0]
    SLICE_X54Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.443   104.847    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X54Y51         FDPE (Recov_fdpe_C_PRE)     -0.361   104.709    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.709    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                 94.735    

Slack (MET) :             94.735ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 0.704ns (14.552%)  route 4.134ns (85.448%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X51Y65         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.456     5.592 f  sm/D_states_q_reg[3]/Q
                         net (fo=93, routed)          1.923     7.515    sm/D_states_q_reg_n_0_[3]
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.639 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.526     9.165    sm/D_stage_q[3]_i_3_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.289 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.685     9.974    fifo_reset_cond/AS[0]
    SLICE_X54Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.443   104.847    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X54Y51         FDPE (Recov_fdpe_C_PRE)     -0.361   104.709    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.709    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                 94.735    

Slack (MET) :             94.735ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 0.704ns (14.552%)  route 4.134ns (85.448%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X51Y65         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.456     5.592 f  sm/D_states_q_reg[3]/Q
                         net (fo=93, routed)          1.923     7.515    sm/D_states_q_reg_n_0_[3]
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.639 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.526     9.165    sm/D_stage_q[3]_i_3_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.289 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.685     9.974    fifo_reset_cond/AS[0]
    SLICE_X54Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.443   104.847    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X54Y51         FDPE (Recov_fdpe_C_PRE)     -0.361   104.709    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.709    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                 94.735    

Slack (MET) :             94.735ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 0.704ns (14.552%)  route 4.134ns (85.448%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X51Y65         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.456     5.592 f  sm/D_states_q_reg[3]/Q
                         net (fo=93, routed)          1.923     7.515    sm/D_states_q_reg_n_0_[3]
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.639 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.526     9.165    sm/D_stage_q[3]_i_3_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.289 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.685     9.974    fifo_reset_cond/AS[0]
    SLICE_X54Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.443   104.847    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X54Y51         FDPE (Recov_fdpe_C_PRE)     -0.361   104.709    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.709    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                 94.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.375ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.186ns (13.823%)  route 1.160ns (86.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=111, routed)         0.898     2.543    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.588 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.261     2.849    fifo_reset_cond/AS[0]
    SLICE_X54Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.835     2.025    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X54Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.475    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.375ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.186ns (13.823%)  route 1.160ns (86.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=111, routed)         0.898     2.543    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.588 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.261     2.849    fifo_reset_cond/AS[0]
    SLICE_X54Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.835     2.025    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X54Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.475    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.375ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.186ns (13.823%)  route 1.160ns (86.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=111, routed)         0.898     2.543    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.588 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.261     2.849    fifo_reset_cond/AS[0]
    SLICE_X54Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.835     2.025    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X54Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.475    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.375ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.186ns (13.823%)  route 1.160ns (86.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=111, routed)         0.898     2.543    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.588 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.261     2.849    fifo_reset_cond/AS[0]
    SLICE_X54Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.835     2.025    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X54Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.475    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  1.375    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.748ns  (logic 10.462ns (31.000%)  route 23.286ns (69.000%))
  Logic Levels:           31  (CARRY4=9 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.469     7.061    L_reg/Q[1]
    SLICE_X38Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.185 r  L_reg/L_6aff6fac_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.658     7.843    L_reg/L_6aff6fac_remainder0__0_carry_i_18_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.967 r  L_reg/L_6aff6fac_remainder0__0_carry_i_11/O
                         net (fo=5, routed)           1.331     9.298    L_reg/L_6aff6fac_remainder0__0_carry_i_11_n_0
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.422 r  L_reg/L_6aff6fac_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.643    10.065    L_reg/L_6aff6fac_remainder0__0_carry_i_13_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.150    10.215 r  L_reg/L_6aff6fac_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.818    11.033    L_reg/L_6aff6fac_remainder0__0_carry_i_8_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I3_O)        0.326    11.359 r  L_reg/L_6aff6fac_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.359    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[3]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.735 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.735    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.852 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.175 f  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.950    13.126    L_reg/L_6aff6fac_remainder0[9]
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.306    13.432 f  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          1.195    14.626    L_reg/i__carry_i_19__0_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.124    14.750 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.910    15.661    L_reg/i__carry_i_20__0_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124    15.785 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           0.801    16.585    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X39Y49         LUT4 (Prop_lut4_I3_O)        0.124    16.709 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.970    17.679    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.152    17.831 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.613    18.444    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.326    18.770 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.519    19.290    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.797 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.797    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.911 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.911    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.150 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.098    21.248    L_reg/L_6aff6fac_remainder0_inferred__1/i__carry__2[2]
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.302    21.550 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          1.289    22.839    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.963 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.809    23.771    L_reg/i__carry_i_12_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.895 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.693    24.588    L_reg/i__carry_i_13_n_0
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.124    24.712 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.655    25.368    L_reg/i__carry_i_9__0_n_0
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.150    25.518 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.475    25.993    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.591 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    26.591    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.708 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.708    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.927 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.998    27.925    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y50         LUT6 (Prop_lut6_I3_O)        0.295    28.220 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.149    28.369    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.124    28.493 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.614    29.107    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    29.231 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.868    30.100    L_reg/timerseg_OBUF[3]_inst_i_1_1
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124    30.224 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.238    31.462    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.154    31.616 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.522    35.137    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.747    38.884 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.884    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.131ns  (logic 10.232ns (30.884%)  route 22.899ns (69.116%))
  Logic Levels:           31  (CARRY4=9 LUT2=3 LUT3=2 LUT4=5 LUT5=7 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.469     7.061    L_reg/Q[1]
    SLICE_X38Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.185 r  L_reg/L_6aff6fac_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.658     7.843    L_reg/L_6aff6fac_remainder0__0_carry_i_18_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.967 r  L_reg/L_6aff6fac_remainder0__0_carry_i_11/O
                         net (fo=5, routed)           1.331     9.298    L_reg/L_6aff6fac_remainder0__0_carry_i_11_n_0
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.422 r  L_reg/L_6aff6fac_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.643    10.065    L_reg/L_6aff6fac_remainder0__0_carry_i_13_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.150    10.215 r  L_reg/L_6aff6fac_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.818    11.033    L_reg/L_6aff6fac_remainder0__0_carry_i_8_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I3_O)        0.326    11.359 r  L_reg/L_6aff6fac_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.359    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[3]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.735 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.735    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.852 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.175 f  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.950    13.126    L_reg/L_6aff6fac_remainder0[9]
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.306    13.432 f  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          1.195    14.626    L_reg/i__carry_i_19__0_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.124    14.750 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.910    15.661    L_reg/i__carry_i_20__0_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124    15.785 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           0.801    16.585    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X39Y49         LUT4 (Prop_lut4_I3_O)        0.124    16.709 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.970    17.679    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.152    17.831 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.613    18.444    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.326    18.770 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.519    19.290    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.797 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.797    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.911 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.911    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.150 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.098    21.248    L_reg/L_6aff6fac_remainder0_inferred__1/i__carry__2[2]
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.302    21.550 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          1.289    22.839    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.963 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.809    23.771    L_reg/i__carry_i_12_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.895 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.693    24.588    L_reg/i__carry_i_13_n_0
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.124    24.712 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.655    25.368    L_reg/i__carry_i_9__0_n_0
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.150    25.518 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.475    25.993    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.591 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    26.591    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.708 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.708    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.927 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.998    27.925    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y50         LUT6 (Prop_lut6_I3_O)        0.295    28.220 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.149    28.369    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.124    28.493 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.842    29.335    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I1_O)        0.124    29.459 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.414    29.873    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    29.997 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.074    31.072    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124    31.196 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.524    34.720    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.267 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.267    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.006ns  (logic 10.211ns (30.936%)  route 22.796ns (69.064%))
  Logic Levels:           31  (CARRY4=9 LUT2=3 LUT3=1 LUT4=6 LUT5=7 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.469     7.061    L_reg/Q[1]
    SLICE_X38Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.185 r  L_reg/L_6aff6fac_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.658     7.843    L_reg/L_6aff6fac_remainder0__0_carry_i_18_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.967 r  L_reg/L_6aff6fac_remainder0__0_carry_i_11/O
                         net (fo=5, routed)           1.331     9.298    L_reg/L_6aff6fac_remainder0__0_carry_i_11_n_0
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.422 r  L_reg/L_6aff6fac_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.643    10.065    L_reg/L_6aff6fac_remainder0__0_carry_i_13_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.150    10.215 r  L_reg/L_6aff6fac_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.818    11.033    L_reg/L_6aff6fac_remainder0__0_carry_i_8_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I3_O)        0.326    11.359 r  L_reg/L_6aff6fac_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.359    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[3]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.735 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.735    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.852 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.175 f  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.950    13.126    L_reg/L_6aff6fac_remainder0[9]
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.306    13.432 f  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          1.195    14.626    L_reg/i__carry_i_19__0_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.124    14.750 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.910    15.661    L_reg/i__carry_i_20__0_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124    15.785 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           0.801    16.585    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X39Y49         LUT4 (Prop_lut4_I3_O)        0.124    16.709 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.970    17.679    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.152    17.831 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.613    18.444    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.326    18.770 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.519    19.290    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.797 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.797    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.911 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.911    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.150 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.098    21.248    L_reg/L_6aff6fac_remainder0_inferred__1/i__carry__2[2]
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.302    21.550 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          1.289    22.839    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.963 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.809    23.771    L_reg/i__carry_i_12_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.895 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.693    24.588    L_reg/i__carry_i_13_n_0
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.124    24.712 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.655    25.368    L_reg/i__carry_i_9__0_n_0
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.150    25.518 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.475    25.993    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.591 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    26.591    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.708 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.708    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.927 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.998    27.925    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y50         LUT6 (Prop_lut6_I3_O)        0.295    28.220 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.149    28.369    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.124    28.493 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.617    29.110    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.124    29.234 f  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.801    30.035    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124    30.159 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.115    31.274    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y50         LUT4 (Prop_lut4_I1_O)        0.124    31.398 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.218    34.617    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    38.142 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.142    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.952ns  (logic 10.259ns (31.133%)  route 22.693ns (68.867%))
  Logic Levels:           31  (CARRY4=9 LUT2=3 LUT3=1 LUT4=6 LUT5=7 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.469     7.061    L_reg/Q[1]
    SLICE_X38Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.185 r  L_reg/L_6aff6fac_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.658     7.843    L_reg/L_6aff6fac_remainder0__0_carry_i_18_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.967 r  L_reg/L_6aff6fac_remainder0__0_carry_i_11/O
                         net (fo=5, routed)           1.331     9.298    L_reg/L_6aff6fac_remainder0__0_carry_i_11_n_0
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.422 r  L_reg/L_6aff6fac_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.643    10.065    L_reg/L_6aff6fac_remainder0__0_carry_i_13_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.150    10.215 r  L_reg/L_6aff6fac_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.818    11.033    L_reg/L_6aff6fac_remainder0__0_carry_i_8_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I3_O)        0.326    11.359 r  L_reg/L_6aff6fac_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.359    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[3]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.735 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.735    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.852 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.175 f  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.950    13.126    L_reg/L_6aff6fac_remainder0[9]
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.306    13.432 f  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          1.195    14.626    L_reg/i__carry_i_19__0_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.124    14.750 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.910    15.661    L_reg/i__carry_i_20__0_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124    15.785 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           0.801    16.585    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X39Y49         LUT4 (Prop_lut4_I3_O)        0.124    16.709 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.970    17.679    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.152    17.831 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.613    18.444    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.326    18.770 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.519    19.290    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.797 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.797    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.911 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.911    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.150 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.098    21.248    L_reg/L_6aff6fac_remainder0_inferred__1/i__carry__2[2]
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.302    21.550 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          1.289    22.839    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.963 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.809    23.771    L_reg/i__carry_i_12_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.895 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.693    24.588    L_reg/i__carry_i_13_n_0
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.124    24.712 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.655    25.368    L_reg/i__carry_i_9__0_n_0
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.150    25.518 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.475    25.993    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.591 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    26.591    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.708 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.708    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.927 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.998    27.925    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y50         LUT6 (Prop_lut6_I3_O)        0.295    28.220 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.149    28.369    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.124    28.493 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.617    29.110    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.124    29.234 f  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.801    30.035    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124    30.159 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.122    31.282    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y50         LUT4 (Prop_lut4_I2_O)        0.124    31.406 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.109    34.514    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    38.088 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.088    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.858ns  (logic 10.264ns (31.239%)  route 22.593ns (68.761%))
  Logic Levels:           31  (CARRY4=9 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.469     7.061    L_reg/Q[1]
    SLICE_X38Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.185 r  L_reg/L_6aff6fac_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.658     7.843    L_reg/L_6aff6fac_remainder0__0_carry_i_18_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.967 r  L_reg/L_6aff6fac_remainder0__0_carry_i_11/O
                         net (fo=5, routed)           1.331     9.298    L_reg/L_6aff6fac_remainder0__0_carry_i_11_n_0
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.422 r  L_reg/L_6aff6fac_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.643    10.065    L_reg/L_6aff6fac_remainder0__0_carry_i_13_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.150    10.215 r  L_reg/L_6aff6fac_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.818    11.033    L_reg/L_6aff6fac_remainder0__0_carry_i_8_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I3_O)        0.326    11.359 r  L_reg/L_6aff6fac_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.359    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[3]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.735 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.735    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.852 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.175 f  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.950    13.126    L_reg/L_6aff6fac_remainder0[9]
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.306    13.432 f  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          1.195    14.626    L_reg/i__carry_i_19__0_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.124    14.750 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.910    15.661    L_reg/i__carry_i_20__0_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124    15.785 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           0.801    16.585    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X39Y49         LUT4 (Prop_lut4_I3_O)        0.124    16.709 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.970    17.679    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.152    17.831 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.613    18.444    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.326    18.770 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.519    19.290    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.797 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.797    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.911 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.911    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.150 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.098    21.248    L_reg/L_6aff6fac_remainder0_inferred__1/i__carry__2[2]
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.302    21.550 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          1.289    22.839    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.963 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.809    23.771    L_reg/i__carry_i_12_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.895 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.693    24.588    L_reg/i__carry_i_13_n_0
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.124    24.712 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.655    25.368    L_reg/i__carry_i_9__0_n_0
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.150    25.518 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.475    25.993    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.591 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    26.591    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.708 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.708    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.927 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.998    27.925    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y50         LUT6 (Prop_lut6_I3_O)        0.295    28.220 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.149    28.369    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.124    28.493 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.614    29.107    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    29.231 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.868    30.100    L_reg/timerseg_OBUF[3]_inst_i_1_1
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124    30.224 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.238    31.462    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y50         LUT4 (Prop_lut4_I0_O)        0.124    31.586 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.829    34.414    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    37.994 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.994    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.764ns  (logic 10.438ns (31.858%)  route 22.326ns (68.142%))
  Logic Levels:           31  (CARRY4=9 LUT2=3 LUT3=1 LUT4=6 LUT5=7 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.469     7.061    L_reg/Q[1]
    SLICE_X38Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.185 r  L_reg/L_6aff6fac_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.658     7.843    L_reg/L_6aff6fac_remainder0__0_carry_i_18_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.967 r  L_reg/L_6aff6fac_remainder0__0_carry_i_11/O
                         net (fo=5, routed)           1.331     9.298    L_reg/L_6aff6fac_remainder0__0_carry_i_11_n_0
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.422 r  L_reg/L_6aff6fac_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.643    10.065    L_reg/L_6aff6fac_remainder0__0_carry_i_13_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.150    10.215 r  L_reg/L_6aff6fac_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.818    11.033    L_reg/L_6aff6fac_remainder0__0_carry_i_8_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I3_O)        0.326    11.359 r  L_reg/L_6aff6fac_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.359    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[3]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.735 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.735    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.852 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.175 f  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.950    13.126    L_reg/L_6aff6fac_remainder0[9]
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.306    13.432 f  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          1.195    14.626    L_reg/i__carry_i_19__0_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.124    14.750 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.910    15.661    L_reg/i__carry_i_20__0_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124    15.785 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           0.801    16.585    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X39Y49         LUT4 (Prop_lut4_I3_O)        0.124    16.709 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.970    17.679    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.152    17.831 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.613    18.444    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.326    18.770 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.519    19.290    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.797 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.797    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.911 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.911    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.150 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.098    21.248    L_reg/L_6aff6fac_remainder0_inferred__1/i__carry__2[2]
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.302    21.550 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          1.289    22.839    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.963 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.809    23.771    L_reg/i__carry_i_12_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.895 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.693    24.588    L_reg/i__carry_i_13_n_0
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.124    24.712 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.655    25.368    L_reg/i__carry_i_9__0_n_0
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.150    25.518 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.475    25.993    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.591 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    26.591    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.708 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.708    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.927 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.998    27.925    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y50         LUT6 (Prop_lut6_I3_O)        0.295    28.220 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.149    28.369    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.124    28.493 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.617    29.110    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.124    29.234 f  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.801    30.035    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124    30.159 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.122    31.282    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.152    31.434 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.741    34.175    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.725    37.900 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.900    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.753ns  (logic 10.438ns (31.868%)  route 22.315ns (68.132%))
  Logic Levels:           31  (CARRY4=9 LUT2=3 LUT3=1 LUT4=6 LUT5=7 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.469     7.061    L_reg/Q[1]
    SLICE_X38Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.185 r  L_reg/L_6aff6fac_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.658     7.843    L_reg/L_6aff6fac_remainder0__0_carry_i_18_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.967 r  L_reg/L_6aff6fac_remainder0__0_carry_i_11/O
                         net (fo=5, routed)           1.331     9.298    L_reg/L_6aff6fac_remainder0__0_carry_i_11_n_0
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.422 r  L_reg/L_6aff6fac_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.643    10.065    L_reg/L_6aff6fac_remainder0__0_carry_i_13_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.150    10.215 r  L_reg/L_6aff6fac_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.818    11.033    L_reg/L_6aff6fac_remainder0__0_carry_i_8_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I3_O)        0.326    11.359 r  L_reg/L_6aff6fac_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.359    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[3]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.735 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.735    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.852 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.175 f  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.950    13.126    L_reg/L_6aff6fac_remainder0[9]
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.306    13.432 f  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          1.195    14.626    L_reg/i__carry_i_19__0_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.124    14.750 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.910    15.661    L_reg/i__carry_i_20__0_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124    15.785 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           0.801    16.585    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X39Y49         LUT4 (Prop_lut4_I3_O)        0.124    16.709 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.970    17.679    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.152    17.831 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.613    18.444    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.326    18.770 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.519    19.290    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.797 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.797    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.911 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.911    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.150 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.098    21.248    L_reg/L_6aff6fac_remainder0_inferred__1/i__carry__2[2]
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.302    21.550 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          1.289    22.839    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.963 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.809    23.771    L_reg/i__carry_i_12_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.895 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.693    24.588    L_reg/i__carry_i_13_n_0
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.124    24.712 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.655    25.368    L_reg/i__carry_i_9__0_n_0
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.150    25.518 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.475    25.993    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.591 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    26.591    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.708 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.708    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.927 r  timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.998    27.925    timerseg_driver/decimal_renderer/L_6aff6fac_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y50         LUT6 (Prop_lut6_I3_O)        0.295    28.220 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.149    28.369    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.124    28.493 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.617    29.110    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.124    29.234 f  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.801    30.035    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124    30.159 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.115    31.274    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y50         LUT4 (Prop_lut4_I1_O)        0.152    31.426 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.738    34.164    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    37.889 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.889    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 4.378ns (44.522%)  route 5.456ns (55.478%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.571     5.155    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.291     6.902    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X58Y38         LUT2 (Prop_lut2_I1_O)        0.152     7.054 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.165    11.219    aseg_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         3.770    14.989 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.989    aseg[11]
    R11                                                               r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr1/ram/read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.820ns  (logic 4.296ns (43.748%)  route 5.524ns (56.252%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.546     5.130    sr1/ram/clk_IBUF_BUFG
    SLICE_X42Y66         FDRE                                         r  sr1/ram/read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478     5.608 r  sr1/ram/read_data_reg[1]/Q
                         net (fo=12, routed)          3.486     9.094    aseg_driver/ctr/aseg[0][1]
    SLICE_X58Y39         LUT4 (Prop_lut4_I3_O)        0.296     9.390 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           2.038    11.428    aseg_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         3.522    14.950 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.950    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr1/ram/read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.815ns  (logic 4.291ns (43.717%)  route 5.524ns (56.283%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.546     5.130    sr1/ram/clk_IBUF_BUFG
    SLICE_X42Y66         FDRE                                         r  sr1/ram/read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478     5.608 r  sr1/ram/read_data_reg[1]/Q
                         net (fo=12, routed)          3.626     9.234    aseg_driver/ctr/aseg[0][1]
    SLICE_X58Y38         LUT4 (Prop_lut4_I2_O)        0.296     9.530 r  aseg_driver/ctr/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.899    11.428    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    14.945 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.945    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.363ns (79.765%)  route 0.346ns (20.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.346     2.022    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.244 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.244    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.409ns (79.082%)  route 0.373ns (20.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.373     2.035    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.316 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.316    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.367ns (75.696%)  route 0.439ns (24.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.439     2.115    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.340 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.340    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.396ns (77.151%)  route 0.413ns (22.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.413     2.113    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.345 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.345    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.404ns (77.222%)  route 0.414ns (22.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.414     2.077    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.353 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.353    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_99579862[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.421ns (76.942%)  route 0.426ns (23.058%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.593     1.537    forLoop_idx_0_99579862[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  forLoop_idx_0_99579862[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_99579862[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.067     1.745    forLoop_idx_0_99579862[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  forLoop_idx_0_99579862[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=11, routed)          0.359     2.148    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.383 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.383    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_99579862[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.415ns (74.772%)  route 0.478ns (25.228%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.592     1.536    forLoop_idx_0_99579862[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  forLoop_idx_0_99579862[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_99579862[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.068     1.745    forLoop_idx_0_99579862[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  forLoop_idx_0_99579862[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.409     2.199    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.429 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.429    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.439ns (75.151%)  route 0.476ns (24.849%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.062     1.764    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.414     2.223    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.452 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.452    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.383ns (70.533%)  route 0.578ns (29.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X48Y56         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.578     2.227    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.469 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.469    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.369ns (68.247%)  route 0.637ns (31.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X48Y56         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.637     2.286    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.513 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.513    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1313202[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.117ns  (logic 1.619ns (31.632%)  route 3.499ns (68.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.978     4.473    forLoop_idx_0_1313202[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.597 r  forLoop_idx_0_1313202[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.520     5.117    forLoop_idx_0_1313202[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y51         SRLC32E                                      r  forLoop_idx_0_1313202[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.509     4.913    forLoop_idx_0_1313202[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y51         SRLC32E                                      r  forLoop_idx_0_1313202[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.572ns  (logic 1.628ns (35.606%)  route 2.944ns (64.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.358     3.862    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.986 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.572    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.572ns  (logic 1.628ns (35.606%)  route 2.944ns (64.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.358     3.862    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.986 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.572    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.572ns  (logic 1.628ns (35.606%)  route 2.944ns (64.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.358     3.862    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.986 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.572    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.572ns  (logic 1.628ns (35.606%)  route 2.944ns (64.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.358     3.862    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.986 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.572    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.572ns  (logic 1.628ns (35.606%)  route 2.944ns (64.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.358     3.862    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.986 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.572    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1313202[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.350ns  (logic 1.617ns (37.177%)  route 2.733ns (62.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.207     3.700    forLoop_idx_0_1313202[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.824 r  forLoop_idx_0_1313202[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.526     4.350    forLoop_idx_0_1313202[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y51         SRLC32E                                      r  forLoop_idx_0_1313202[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.509     4.913    forLoop_idx_0_1313202[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y51         SRLC32E                                      r  forLoop_idx_0_1313202[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.210ns  (logic 1.622ns (38.539%)  route 2.587ns (61.461%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.919     3.418    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.542 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.668     4.210    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y51         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y51         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1313202[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.192ns  (logic 1.615ns (38.528%)  route 2.577ns (61.472%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.954     3.445    forLoop_idx_0_1313202[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.569 r  forLoop_idx_0_1313202[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.623     4.192    forLoop_idx_0_1313202[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1313202[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.507     4.911    forLoop_idx_0_1313202[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1313202[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1313202[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 1.625ns (39.661%)  route 2.472ns (60.339%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.093     3.594    forLoop_idx_0_1313202[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.718 r  forLoop_idx_0_1313202[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.378     4.097    forLoop_idx_0_1313202[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y68         SRLC32E                                      r  forLoop_idx_0_1313202[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.499     4.903    forLoop_idx_0_1313202[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y68         SRLC32E                                      r  forLoop_idx_0_1313202[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_99579862[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.300ns (29.105%)  route 0.730ns (70.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.559     0.814    forLoop_idx_0_99579862[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.859 r  forLoop_idx_0_99579862[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.171     1.029    forLoop_idx_0_99579862[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_99579862[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.862     2.052    forLoop_idx_0_99579862[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_99579862[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_99579862[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.307ns (26.163%)  route 0.866ns (73.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.564     0.826    forLoop_idx_0_99579862[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.871 r  forLoop_idx_0_99579862[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.303     1.174    forLoop_idx_0_99579862[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y51         SRLC32E                                      r  forLoop_idx_0_99579862[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.863     2.052    forLoop_idx_0_99579862[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y51         SRLC32E                                      r  forLoop_idx_0_99579862[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1313202[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.313ns (24.633%)  route 0.959ns (75.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.843     1.112    forLoop_idx_0_1313202[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.157 r  forLoop_idx_0_1313202[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.115     1.272    forLoop_idx_0_1313202[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y68         SRLC32E                                      r  forLoop_idx_0_1313202[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.854     2.044    forLoop_idx_0_1313202[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y68         SRLC32E                                      r  forLoop_idx_0_1313202[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1313202[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.304ns (23.373%)  route 0.996ns (76.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.773     1.031    forLoop_idx_0_1313202[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.076 r  forLoop_idx_0_1313202[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.223     1.299    forLoop_idx_0_1313202[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1313202[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.862     2.052    forLoop_idx_0_1313202[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1313202[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.311ns (23.651%)  route 1.004ns (76.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.754     1.020    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.065 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.250     1.316    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y51         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.863     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y51         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1313202[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.306ns (22.687%)  route 1.043ns (77.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.853     1.114    forLoop_idx_0_1313202[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.159 r  forLoop_idx_0_1313202[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.190     1.349    forLoop_idx_0_1313202[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y51         SRLC32E                                      r  forLoop_idx_0_1313202[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.863     2.052    forLoop_idx_0_1313202[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y51         SRLC32E                                      r  forLoop_idx_0_1313202[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.316ns (22.045%)  route 1.119ns (77.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.930     1.201    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.246 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.435    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.316ns (22.045%)  route 1.119ns (77.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.930     1.201    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.246 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.435    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.316ns (22.045%)  route 1.119ns (77.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.930     1.201    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.246 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.435    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.316ns (22.045%)  route 1.119ns (77.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.930     1.201    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.246 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.435    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





