{
  "design": {
    "design_info": {
      "boundary_crc": "0x4104998EB762B98E",
      "device": "xc7z020clg400-1",
      "name": "finn_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1.1",
      "validated": "true"
    },
    "design_tree": {
      "ConvolutionInputGenerator_0": "",
      "ConvolutionInputGenerator_1": "",
      "Thresholding_Batch_0": "",
      "StreamingFIFO_1": {
        "fifo": ""
      },
      "StreamingFCLayer_Batch_1": {
        "StreamingFCLayer_Batch_1": "",
        "StreamingFCLayer_Batch_1_wstrm": ""
      },
      "StreamingDataWidthConverter_Batch_0": "",
      "StreamingFCLayer_Batch_0": {
        "StreamingFCLayer_Batch_0": "",
        "StreamingFCLayer_Batch_0_wstrm": ""
      },
      "StreamingDataWidthConverter_Batch_2": "",
      "ConvolutionInputGenerator_2": "",
      "StreamingDataWidthConverter_Batch_1": "",
      "StreamingFIFO_9": {
        "fifo": ""
      },
      "StreamingFCLayer_Batch_2": {
        "StreamingFCLayer_Batch_2": "",
        "StreamingFCLayer_Batch_2_wstrm": ""
      },
      "Thresholding_Batch_1": "",
      "StreamingFCLayer_Batch_3": {
        "StreamingFCLayer_Batch_3": "",
        "StreamingFCLayer_Batch_3_wstrm": ""
      },
      "StreamingDataWidthConverter_Batch_3": "",
      "StreamingDataWidthConverter_Batch_4": "",
      "StreamingFCLayer_Batch_4": {
        "StreamingFCLayer_Batch_4": "",
        "StreamingFCLayer_Batch_4_wstrm": ""
      },
      "StreamingFIFO_13": "",
      "StreamingDataWidthConverter_Batch_5": "",
      "ConvolutionInputGenerator_3": "",
      "StreamingFCLayer_Batch_6": {
        "StreamingFCLayer_Batch_6": "",
        "StreamingFCLayer_Batch_6_wstrm": ""
      },
      "StreamingFIFO_15": {
        "fifo": ""
      },
      "LabelSelect_Batch_0": "",
      "StreamingFCLayer_Batch_5": {
        "StreamingFCLayer_Batch_5": "",
        "StreamingFCLayer_Batch_5_wstrm": ""
      },
      "Thresholding_Batch_2": ""
    },
    "interface_ports": {
      "s_axis_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "1"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "100000000.000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "finn_design_ap_clk_0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "2"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "100000000.000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "finn_design_ap_clk_0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_2": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "1"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "100000000.000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "finn_design_ap_clk_0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "m_axis_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "1",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000.000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "finn_design_ap_clk_0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "m_axis_1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "1",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000.000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "finn_design_ap_clk_0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "m_axis_2": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "1",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000.000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "finn_design_ap_clk_0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "ap_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axis_0:s_axis_1:s_axis_2:m_axis_0:m_axis_1:m_axis_2",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "ap_rst_n",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "finn_design_ap_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000.000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ap_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ConvolutionInputGenerator_0": {
        "vlnv": "xilinx.com:hls:ConvolutionInputGenerator_0:1.0",
        "xci_name": "finn_design_ConvolutionInputGenerator_0_0"
      },
      "ConvolutionInputGenerator_1": {
        "vlnv": "xilinx.com:hls:ConvolutionInputGenerator_1:1.0",
        "xci_name": "finn_design_ConvolutionInputGenerator_1_0"
      },
      "Thresholding_Batch_0": {
        "vlnv": "xilinx.com:hls:Thresholding_Batch_0:1.0",
        "xci_name": "finn_design_Thresholding_Batch_0_0"
      },
      "StreamingFIFO_1": {
        "interface_ports": {
          "out_V_V": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "in0_V_V": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ap_rst_n": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "fifo": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "finn_design_fifo_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "8192"
              },
              "FIFO_MEMORY_TYPE": {
                "value": "auto"
              },
              "TDATA_NUM_BYTES": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "fifo_M_AXIS": {
            "interface_ports": [
              "out_V_V",
              "fifo/M_AXIS"
            ]
          },
          "in0_V_V_1": {
            "interface_ports": [
              "in0_V_V",
              "fifo/S_AXIS"
            ]
          }
        },
        "nets": {
          "ap_rst_n_1": {
            "ports": [
              "ap_rst_n",
              "fifo/s_axis_aresetn"
            ]
          },
          "ap_clk_1": {
            "ports": [
              "ap_clk",
              "fifo/s_axis_aclk"
            ]
          }
        }
      },
      "StreamingFCLayer_Batch_1": {
        "interface_ports": {
          "out_V_V": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "in0_V_V": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ap_rst_n": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "StreamingFCLayer_Batch_1": {
            "vlnv": "xilinx.com:hls:StreamingFCLayer_Batch_1:1.0",
            "xci_name": "finn_design_StreamingFCLayer_Batch_1_0"
          },
          "StreamingFCLayer_Batch_1_wstrm": {
            "vlnv": "xilinx.com:user:memstream:1.0",
            "xci_name": "finn_design_StreamingFCLayer_Batch_1_wstrm_0",
            "parameters": {
              "MEM_DEPTH": {
                "value": "36864"
              },
              "MEM_INIT": {
                "value": "/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_gj26dggu/"
              },
              "MEM_WIDTH": {
                "value": "64"
              },
              "NSTREAMS": {
                "value": "1"
              },
              "RAM_STYLE": {
                "value": "auto"
              },
              "STRM0_DEPTH": {
                "value": "36864"
              },
              "STRM0_OFFSET": {
                "value": "0"
              },
              "STRM0_WIDTH": {
                "value": "64"
              }
            }
          }
        },
        "interface_nets": {
          "StreamingFCLayer_Batch_1_out_V_V": {
            "interface_ports": [
              "out_V_V",
              "StreamingFCLayer_Batch_1/out_V_V"
            ]
          },
          "in0_V_V_1": {
            "interface_ports": [
              "in0_V_V",
              "StreamingFCLayer_Batch_1/in0_V_V"
            ]
          },
          "StreamingFCLayer_Batch_1_wstrm_m_axis_0": {
            "interface_ports": [
              "StreamingFCLayer_Batch_1_wstrm/m_axis_0",
              "StreamingFCLayer_Batch_1/weights_V_V"
            ]
          }
        },
        "nets": {
          "ap_rst_n_1": {
            "ports": [
              "ap_rst_n",
              "StreamingFCLayer_Batch_1_wstrm/aresetn",
              "StreamingFCLayer_Batch_1/ap_rst_n"
            ]
          },
          "ap_clk_1": {
            "ports": [
              "ap_clk",
              "StreamingFCLayer_Batch_1_wstrm/aclk",
              "StreamingFCLayer_Batch_1/ap_clk"
            ]
          }
        }
      },
      "StreamingDataWidthConverter_Batch_0": {
        "vlnv": "xilinx.com:hls:StreamingDataWidthConverter_Batch_0:1.0",
        "xci_name": "finn_design_StreamingDataWidthConverter_Batch_0_0"
      },
      "StreamingFCLayer_Batch_0": {
        "interface_ports": {
          "out_V_V": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "in0_V_V": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ap_rst_n": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "StreamingFCLayer_Batch_0": {
            "vlnv": "xilinx.com:hls:StreamingFCLayer_Batch_0:1.0",
            "xci_name": "finn_design_StreamingFCLayer_Batch_0_0"
          },
          "StreamingFCLayer_Batch_0_wstrm": {
            "vlnv": "xilinx.com:user:memstream:1.0",
            "xci_name": "finn_design_StreamingFCLayer_Batch_0_wstrm_0",
            "parameters": {
              "MEM_DEPTH": {
                "value": "18432"
              },
              "MEM_INIT": {
                "value": "/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_0_a2ilano3/"
              },
              "MEM_WIDTH": {
                "value": "32"
              },
              "NSTREAMS": {
                "value": "1"
              },
              "RAM_STYLE": {
                "value": "auto"
              },
              "STRM0_DEPTH": {
                "value": "18432"
              },
              "STRM0_OFFSET": {
                "value": "0"
              },
              "STRM0_WIDTH": {
                "value": "32"
              }
            }
          }
        },
        "interface_nets": {
          "StreamingFCLayer_Batch_0_wstrm_m_axis_0": {
            "interface_ports": [
              "StreamingFCLayer_Batch_0_wstrm/m_axis_0",
              "StreamingFCLayer_Batch_0/weights_V_V"
            ]
          },
          "in0_V_V_1": {
            "interface_ports": [
              "in0_V_V",
              "StreamingFCLayer_Batch_0/in0_V_V"
            ]
          },
          "StreamingFCLayer_Batch_0_out_V_V": {
            "interface_ports": [
              "out_V_V",
              "StreamingFCLayer_Batch_0/out_V_V"
            ]
          }
        },
        "nets": {
          "ap_rst_n_1": {
            "ports": [
              "ap_rst_n",
              "StreamingFCLayer_Batch_0_wstrm/aresetn",
              "StreamingFCLayer_Batch_0/ap_rst_n"
            ]
          },
          "ap_clk_1": {
            "ports": [
              "ap_clk",
              "StreamingFCLayer_Batch_0_wstrm/aclk",
              "StreamingFCLayer_Batch_0/ap_clk"
            ]
          }
        }
      },
      "StreamingDataWidthConverter_Batch_2": {
        "vlnv": "xilinx.com:hls:StreamingDataWidthConverter_Batch_2:1.0",
        "xci_name": "finn_design_StreamingDataWidthConverter_Batch_2_0"
      },
      "ConvolutionInputGenerator_2": {
        "vlnv": "xilinx.com:hls:ConvolutionInputGenerator_2:1.0",
        "xci_name": "finn_design_ConvolutionInputGenerator_2_0"
      },
      "StreamingDataWidthConverter_Batch_1": {
        "vlnv": "xilinx.com:hls:StreamingDataWidthConverter_Batch_1:1.0",
        "xci_name": "finn_design_StreamingDataWidthConverter_Batch_1_0"
      },
      "StreamingFIFO_9": {
        "interface_ports": {
          "out_V_V": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "in0_V_V": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ap_rst_n": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "fifo": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "finn_design_fifo_1",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "512"
              },
              "FIFO_MEMORY_TYPE": {
                "value": "auto"
              },
              "TDATA_NUM_BYTES": {
                "value": "3"
              }
            }
          }
        },
        "interface_nets": {
          "fifo_M_AXIS": {
            "interface_ports": [
              "out_V_V",
              "fifo/M_AXIS"
            ]
          },
          "in0_V_V_1": {
            "interface_ports": [
              "in0_V_V",
              "fifo/S_AXIS"
            ]
          }
        },
        "nets": {
          "ap_rst_n_1": {
            "ports": [
              "ap_rst_n",
              "fifo/s_axis_aresetn"
            ]
          },
          "ap_clk_1": {
            "ports": [
              "ap_clk",
              "fifo/s_axis_aclk"
            ]
          }
        }
      },
      "StreamingFCLayer_Batch_2": {
        "interface_ports": {
          "out_V_V": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "in0_V_V": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ap_rst_n": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "StreamingFCLayer_Batch_2": {
            "vlnv": "xilinx.com:hls:StreamingFCLayer_Batch_3:1.0",
            "xci_name": "finn_design_StreamingFCLayer_Batch_2_0"
          },
          "StreamingFCLayer_Batch_2_wstrm": {
            "vlnv": "xilinx.com:user:memstream:1.0",
            "xci_name": "finn_design_StreamingFCLayer_Batch_2_wstrm_0",
            "parameters": {
              "MEM_DEPTH": {
                "value": "4096"
              },
              "MEM_INIT": {
                "value": "/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_3_u6fssgdv/"
              },
              "MEM_WIDTH": {
                "value": "128"
              },
              "NSTREAMS": {
                "value": "1"
              },
              "RAM_STYLE": {
                "value": "block"
              },
              "STRM0_DEPTH": {
                "value": "4096"
              },
              "STRM0_OFFSET": {
                "value": "0"
              },
              "STRM0_WIDTH": {
                "value": "128"
              }
            }
          }
        },
        "interface_nets": {
          "StreamingFCLayer_Batch_2_wstrm_m_axis_0": {
            "interface_ports": [
              "StreamingFCLayer_Batch_2_wstrm/m_axis_0",
              "StreamingFCLayer_Batch_2/weights_V_V"
            ]
          },
          "in0_V_V_1": {
            "interface_ports": [
              "in0_V_V",
              "StreamingFCLayer_Batch_2/in0_V_V"
            ]
          },
          "StreamingFCLayer_Batch_2_out_V_V": {
            "interface_ports": [
              "out_V_V",
              "StreamingFCLayer_Batch_2/out_V_V"
            ]
          }
        },
        "nets": {
          "ap_rst_n_1": {
            "ports": [
              "ap_rst_n",
              "StreamingFCLayer_Batch_2_wstrm/aresetn",
              "StreamingFCLayer_Batch_2/ap_rst_n"
            ]
          },
          "ap_clk_1": {
            "ports": [
              "ap_clk",
              "StreamingFCLayer_Batch_2_wstrm/aclk",
              "StreamingFCLayer_Batch_2/ap_clk"
            ]
          }
        }
      },
      "Thresholding_Batch_1": {
        "vlnv": "xilinx.com:hls:Thresholding_Batch_1:1.0",
        "xci_name": "finn_design_Thresholding_Batch_1_0"
      },
      "StreamingFCLayer_Batch_3": {
        "interface_ports": {
          "out_V_V": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "in0_V_V": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ap_rst_n": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "StreamingFCLayer_Batch_3": {
            "vlnv": "xilinx.com:hls:StreamingFCLayer_Batch_2:1.0",
            "xci_name": "finn_design_StreamingFCLayer_Batch_3_0"
          },
          "StreamingFCLayer_Batch_3_wstrm": {
            "vlnv": "xilinx.com:user:memstream:1.0",
            "xci_name": "finn_design_StreamingFCLayer_Batch_3_wstrm_0",
            "parameters": {
              "MEM_DEPTH": {
                "value": "144"
              },
              "MEM_INIT": {
                "value": "/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_2_4yckv8t4/"
              },
              "MEM_WIDTH": {
                "value": "48"
              },
              "NSTREAMS": {
                "value": "1"
              },
              "RAM_STYLE": {
                "value": "auto"
              },
              "STRM0_DEPTH": {
                "value": "144"
              },
              "STRM0_OFFSET": {
                "value": "0"
              },
              "STRM0_WIDTH": {
                "value": "48"
              }
            }
          }
        },
        "interface_nets": {
          "StreamingFCLayer_Batch_3_wstrm_m_axis_0": {
            "interface_ports": [
              "StreamingFCLayer_Batch_3_wstrm/m_axis_0",
              "StreamingFCLayer_Batch_3/weights_V_V"
            ]
          },
          "in0_V_V_1": {
            "interface_ports": [
              "in0_V_V",
              "StreamingFCLayer_Batch_3/in0_V_V"
            ]
          },
          "StreamingFCLayer_Batch_3_out_V_V": {
            "interface_ports": [
              "out_V_V",
              "StreamingFCLayer_Batch_3/out_V_V"
            ]
          }
        },
        "nets": {
          "ap_rst_n_1": {
            "ports": [
              "ap_rst_n",
              "StreamingFCLayer_Batch_3_wstrm/aresetn",
              "StreamingFCLayer_Batch_3/ap_rst_n"
            ]
          },
          "ap_clk_1": {
            "ports": [
              "ap_clk",
              "StreamingFCLayer_Batch_3_wstrm/aclk",
              "StreamingFCLayer_Batch_3/ap_clk"
            ]
          }
        }
      },
      "StreamingDataWidthConverter_Batch_3": {
        "vlnv": "xilinx.com:hls:StreamingDataWidthConverter_Batch_3:1.0",
        "xci_name": "finn_design_StreamingDataWidthConverter_Batch_3_0"
      },
      "StreamingDataWidthConverter_Batch_4": {
        "vlnv": "xilinx.com:hls:StreamingDataWidthConverter_Batch_4:1.0",
        "xci_name": "finn_design_StreamingDataWidthConverter_Batch_4_0"
      },
      "StreamingFCLayer_Batch_4": {
        "interface_ports": {
          "out_V_V": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "in0_V_V": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ap_rst_n": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "StreamingFCLayer_Batch_4": {
            "vlnv": "xilinx.com:hls:StreamingFCLayer_Batch_4:1.0",
            "xci_name": "finn_design_StreamingFCLayer_Batch_4_0"
          },
          "StreamingFCLayer_Batch_4_wstrm": {
            "vlnv": "xilinx.com:user:memstream:1.0",
            "xci_name": "finn_design_StreamingFCLayer_Batch_4_wstrm_0",
            "parameters": {
              "MEM_DEPTH": {
                "value": "8192"
              },
              "MEM_INIT": {
                "value": "/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_4_2kaxius9/"
              },
              "MEM_WIDTH": {
                "value": "128"
              },
              "NSTREAMS": {
                "value": "1"
              },
              "RAM_STYLE": {
                "value": "auto"
              },
              "STRM0_DEPTH": {
                "value": "8192"
              },
              "STRM0_OFFSET": {
                "value": "0"
              },
              "STRM0_WIDTH": {
                "value": "128"
              }
            }
          }
        },
        "interface_nets": {
          "StreamingFCLayer_Batch_4_wstrm_m_axis_0": {
            "interface_ports": [
              "StreamingFCLayer_Batch_4_wstrm/m_axis_0",
              "StreamingFCLayer_Batch_4/weights_V_V"
            ]
          },
          "in0_V_V_1": {
            "interface_ports": [
              "in0_V_V",
              "StreamingFCLayer_Batch_4/in0_V_V"
            ]
          },
          "StreamingFCLayer_Batch_4_out_V_V": {
            "interface_ports": [
              "out_V_V",
              "StreamingFCLayer_Batch_4/out_V_V"
            ]
          }
        },
        "nets": {
          "ap_rst_n_1": {
            "ports": [
              "ap_rst_n",
              "StreamingFCLayer_Batch_4_wstrm/aresetn",
              "StreamingFCLayer_Batch_4/ap_rst_n"
            ]
          },
          "ap_clk_1": {
            "ports": [
              "ap_clk",
              "StreamingFCLayer_Batch_4_wstrm/aclk",
              "StreamingFCLayer_Batch_4/ap_clk"
            ]
          }
        }
      },
      "StreamingFIFO_13": {
        "vlnv": "xilinx.com:hls:StreamingFIFO_13:1.0",
        "xci_name": "finn_design_StreamingFIFO_13_0"
      },
      "StreamingDataWidthConverter_Batch_5": {
        "vlnv": "xilinx.com:hls:StreamingDataWidthConverter_Batch_5:1.0",
        "xci_name": "finn_design_StreamingDataWidthConverter_Batch_5_0"
      },
      "ConvolutionInputGenerator_3": {
        "vlnv": "xilinx.com:hls:ConvolutionInputGenerator_3:1.0",
        "xci_name": "finn_design_ConvolutionInputGenerator_3_0"
      },
      "StreamingFCLayer_Batch_6": {
        "interface_ports": {
          "out_V_V": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "in0_V_V": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ap_rst_n": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "StreamingFCLayer_Batch_6": {
            "vlnv": "xilinx.com:hls:StreamingFCLayer_Batch_6:1.0",
            "xci_name": "finn_design_StreamingFCLayer_Batch_6_0"
          },
          "StreamingFCLayer_Batch_6_wstrm": {
            "vlnv": "xilinx.com:user:memstream:1.0",
            "xci_name": "finn_design_StreamingFCLayer_Batch_6_wstrm_0",
            "parameters": {
              "MEM_DEPTH": {
                "value": "1792"
              },
              "MEM_INIT": {
                "value": "/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_6_e2ail04f/"
              },
              "MEM_WIDTH": {
                "value": "8"
              },
              "NSTREAMS": {
                "value": "1"
              },
              "RAM_STYLE": {
                "value": "distributed"
              },
              "STRM0_DEPTH": {
                "value": "1792"
              },
              "STRM0_OFFSET": {
                "value": "0"
              },
              "STRM0_WIDTH": {
                "value": "8"
              }
            }
          }
        },
        "interface_nets": {
          "StreamingFCLayer_Batch_6_wstrm_m_axis_0": {
            "interface_ports": [
              "StreamingFCLayer_Batch_6_wstrm/m_axis_0",
              "StreamingFCLayer_Batch_6/weights_V_V"
            ]
          },
          "in0_V_V_1": {
            "interface_ports": [
              "in0_V_V",
              "StreamingFCLayer_Batch_6/in0_V_V"
            ]
          },
          "StreamingFCLayer_Batch_6_out_V_V": {
            "interface_ports": [
              "out_V_V",
              "StreamingFCLayer_Batch_6/out_V_V"
            ]
          }
        },
        "nets": {
          "ap_rst_n_1": {
            "ports": [
              "ap_rst_n",
              "StreamingFCLayer_Batch_6_wstrm/aresetn",
              "StreamingFCLayer_Batch_6/ap_rst_n"
            ]
          },
          "ap_clk_1": {
            "ports": [
              "ap_clk",
              "StreamingFCLayer_Batch_6_wstrm/aclk",
              "StreamingFCLayer_Batch_6/ap_clk"
            ]
          }
        }
      },
      "StreamingFIFO_15": {
        "interface_ports": {
          "out_V_V": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "in0_V_V": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ap_rst_n": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "fifo": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "finn_design_fifo_2",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "2048"
              },
              "FIFO_MEMORY_TYPE": {
                "value": "auto"
              },
              "TDATA_NUM_BYTES": {
                "value": "4"
              }
            }
          }
        },
        "interface_nets": {
          "fifo_M_AXIS": {
            "interface_ports": [
              "out_V_V",
              "fifo/M_AXIS"
            ]
          },
          "in0_V_V_1": {
            "interface_ports": [
              "in0_V_V",
              "fifo/S_AXIS"
            ]
          }
        },
        "nets": {
          "ap_rst_n_1": {
            "ports": [
              "ap_rst_n",
              "fifo/s_axis_aresetn"
            ]
          },
          "ap_clk_1": {
            "ports": [
              "ap_clk",
              "fifo/s_axis_aclk"
            ]
          }
        }
      },
      "LabelSelect_Batch_0": {
        "vlnv": "xilinx.com:hls:LabelSelect_Batch_0:1.0",
        "xci_name": "finn_design_LabelSelect_Batch_0_0"
      },
      "StreamingFCLayer_Batch_5": {
        "interface_ports": {
          "out_V_V": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "in0_V_V": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ap_rst_n": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "StreamingFCLayer_Batch_5": {
            "vlnv": "xilinx.com:hls:StreamingFCLayer_Batch_5:1.0",
            "xci_name": "finn_design_StreamingFCLayer_Batch_5_0"
          },
          "StreamingFCLayer_Batch_5_wstrm": {
            "vlnv": "xilinx.com:user:memstream:1.0",
            "xci_name": "finn_design_StreamingFCLayer_Batch_5_wstrm_0",
            "parameters": {
              "MEM_DEPTH": {
                "value": "4608"
              },
              "MEM_INIT": {
                "value": "/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_5_g5ap2jtp/"
              },
              "MEM_WIDTH": {
                "value": "32"
              },
              "NSTREAMS": {
                "value": "1"
              },
              "RAM_STYLE": {
                "value": "auto"
              },
              "STRM0_DEPTH": {
                "value": "4608"
              },
              "STRM0_OFFSET": {
                "value": "0"
              },
              "STRM0_WIDTH": {
                "value": "32"
              }
            }
          }
        },
        "interface_nets": {
          "StreamingFCLayer_Batch_5_wstrm_m_axis_0": {
            "interface_ports": [
              "StreamingFCLayer_Batch_5_wstrm/m_axis_0",
              "StreamingFCLayer_Batch_5/weights_V_V"
            ]
          },
          "in0_V_V_1": {
            "interface_ports": [
              "in0_V_V",
              "StreamingFCLayer_Batch_5/in0_V_V"
            ]
          },
          "StreamingFCLayer_Batch_5_out_V_V": {
            "interface_ports": [
              "out_V_V",
              "StreamingFCLayer_Batch_5/out_V_V"
            ]
          }
        },
        "nets": {
          "ap_rst_n_1": {
            "ports": [
              "ap_rst_n",
              "StreamingFCLayer_Batch_5_wstrm/aresetn",
              "StreamingFCLayer_Batch_5/ap_rst_n"
            ]
          },
          "ap_clk_1": {
            "ports": [
              "ap_clk",
              "StreamingFCLayer_Batch_5_wstrm/aclk",
              "StreamingFCLayer_Batch_5/ap_clk"
            ]
          }
        }
      },
      "Thresholding_Batch_2": {
        "vlnv": "xilinx.com:hls:Thresholding_Batch_2:1.0",
        "xci_name": "finn_design_Thresholding_Batch_2_0"
      }
    },
    "interface_nets": {
      "StreamingDataWidthConverter_Batch_1_out_V_V": {
        "interface_ports": [
          "StreamingDataWidthConverter_Batch_1/out_V_V",
          "Thresholding_Batch_1/in0_V_V"
        ]
      },
      "Thresholding_Batch_1_out_V_V": {
        "interface_ports": [
          "m_axis_0",
          "Thresholding_Batch_1/out_V_V"
        ]
      },
      "StreamingFIFO_9_out_V_V": {
        "interface_ports": [
          "StreamingFIFO_9/out_V_V",
          "StreamingFCLayer_Batch_3/in0_V_V"
        ]
      },
      "StreamingFCLayer_Batch_2_out_V_V": {
        "interface_ports": [
          "StreamingFCLayer_Batch_2/out_V_V",
          "StreamingDataWidthConverter_Batch_3/in0_V_V"
        ]
      },
      "StreamingFCLayer_Batch_3_out_V_V": {
        "interface_ports": [
          "StreamingFCLayer_Batch_3/out_V_V",
          "StreamingDataWidthConverter_Batch_4/in0_V_V"
        ]
      },
      "StreamingDataWidthConverter_Batch_3_out_V_V": {
        "interface_ports": [
          "StreamingDataWidthConverter_Batch_3/out_V_V",
          "StreamingFCLayer_Batch_4/in0_V_V"
        ]
      },
      "StreamingFCLayer_Batch_4_out_V_V": {
        "interface_ports": [
          "StreamingFCLayer_Batch_4/out_V_V",
          "StreamingDataWidthConverter_Batch_5/in0_V_V"
        ]
      },
      "StreamingFIFO_13_out_V_V": {
        "interface_ports": [
          "StreamingFIFO_13/out_V_V",
          "ConvolutionInputGenerator_3/in0_V_V"
        ]
      },
      "StreamingDataWidthConverter_Batch_5_out_V_V": {
        "interface_ports": [
          "StreamingDataWidthConverter_Batch_5/out_V_V",
          "StreamingFCLayer_Batch_6/in0_V_V"
        ]
      },
      "ConvolutionInputGenerator_3_out_V_V": {
        "interface_ports": [
          "ConvolutionInputGenerator_3/out_V_V",
          "StreamingFIFO_15/in0_V_V"
        ]
      },
      "StreamingFCLayer_Batch_6_out_V_V": {
        "interface_ports": [
          "StreamingFCLayer_Batch_6/out_V_V",
          "LabelSelect_Batch_0/in0_V_V"
        ]
      },
      "LabelSelect_Batch_0_out_V_V": {
        "interface_ports": [
          "m_axis_1",
          "LabelSelect_Batch_0/out_V_V"
        ]
      },
      "StreamingFIFO_15_out_V_V": {
        "interface_ports": [
          "StreamingFIFO_15/out_V_V",
          "StreamingFCLayer_Batch_5/in0_V_V"
        ]
      },
      "StreamingFCLayer_Batch_5_out_V_V": {
        "interface_ports": [
          "StreamingFCLayer_Batch_5/out_V_V",
          "Thresholding_Batch_2/in0_V_V"
        ]
      },
      "Thresholding_Batch_2_out_V_V": {
        "interface_ports": [
          "m_axis_2",
          "Thresholding_Batch_2/out_V_V"
        ]
      },
      "StreamingDataWidthConverter_Batch_4_out_V_V": {
        "interface_ports": [
          "StreamingDataWidthConverter_Batch_4/out_V_V",
          "StreamingFIFO_13/in0_V_V"
        ]
      },
      "in0_V_V_0_1": {
        "interface_ports": [
          "s_axis_0",
          "ConvolutionInputGenerator_0/in0_V_V"
        ]
      },
      "in0_V_V_0_2": {
        "interface_ports": [
          "s_axis_1",
          "ConvolutionInputGenerator_1/in0_V_V"
        ]
      },
      "StreamingDataWidthConverter_Batch_2_out_V_V": {
        "interface_ports": [
          "StreamingDataWidthConverter_Batch_2/out_V_V",
          "StreamingFCLayer_Batch_2/in0_V_V"
        ]
      },
      "ConvolutionInputGenerator_2_out_V_V": {
        "interface_ports": [
          "ConvolutionInputGenerator_2/out_V_V",
          "StreamingFIFO_9/in0_V_V"
        ]
      },
      "StreamingFCLayer_Batch_0_out_V_V": {
        "interface_ports": [
          "StreamingFCLayer_Batch_0/out_V_V",
          "StreamingDataWidthConverter_Batch_1/in0_V_V"
        ]
      },
      "StreamingDataWidthConverter_Batch_0_out_V_V": {
        "interface_ports": [
          "StreamingDataWidthConverter_Batch_0/out_V_V",
          "ConvolutionInputGenerator_2/in0_V_V"
        ]
      },
      "StreamingFCLayer_Batch_1_out_V_V": {
        "interface_ports": [
          "StreamingFCLayer_Batch_1/out_V_V",
          "StreamingDataWidthConverter_Batch_2/in0_V_V"
        ]
      },
      "StreamingFIFO_1_out_V_V": {
        "interface_ports": [
          "StreamingFIFO_1/out_V_V",
          "StreamingFCLayer_Batch_0/in0_V_V"
        ]
      },
      "in0_V_V_0_3": {
        "interface_ports": [
          "s_axis_2",
          "Thresholding_Batch_0/in0_V_V"
        ]
      },
      "ConvolutionInputGenerator_0_out_V_V": {
        "interface_ports": [
          "ConvolutionInputGenerator_0/out_V_V",
          "StreamingFIFO_1/in0_V_V"
        ]
      },
      "ConvolutionInputGenerator_1_out_V_V": {
        "interface_ports": [
          "ConvolutionInputGenerator_1/out_V_V",
          "StreamingFCLayer_Batch_1/in0_V_V"
        ]
      },
      "Thresholding_Batch_0_out_V_V": {
        "interface_ports": [
          "Thresholding_Batch_0/out_V_V",
          "StreamingDataWidthConverter_Batch_0/in0_V_V"
        ]
      }
    },
    "nets": {
      "ap_clk_0_1": {
        "ports": [
          "ap_clk",
          "ConvolutionInputGenerator_0/ap_clk",
          "ConvolutionInputGenerator_1/ap_clk",
          "Thresholding_Batch_0/ap_clk",
          "StreamingFIFO_1/ap_clk",
          "StreamingFCLayer_Batch_1/ap_clk",
          "StreamingDataWidthConverter_Batch_0/ap_clk",
          "StreamingFCLayer_Batch_0/ap_clk",
          "StreamingDataWidthConverter_Batch_2/ap_clk",
          "ConvolutionInputGenerator_2/ap_clk",
          "StreamingDataWidthConverter_Batch_1/ap_clk",
          "StreamingFIFO_9/ap_clk",
          "StreamingFCLayer_Batch_2/ap_clk",
          "Thresholding_Batch_1/ap_clk",
          "StreamingFCLayer_Batch_3/ap_clk",
          "StreamingDataWidthConverter_Batch_3/ap_clk",
          "StreamingDataWidthConverter_Batch_4/ap_clk",
          "StreamingFCLayer_Batch_4/ap_clk",
          "StreamingFIFO_13/ap_clk",
          "StreamingDataWidthConverter_Batch_5/ap_clk",
          "ConvolutionInputGenerator_3/ap_clk",
          "StreamingFCLayer_Batch_6/ap_clk",
          "StreamingFIFO_15/ap_clk",
          "LabelSelect_Batch_0/ap_clk",
          "StreamingFCLayer_Batch_5/ap_clk",
          "Thresholding_Batch_2/ap_clk"
        ]
      },
      "ap_rst_n_0_1": {
        "ports": [
          "ap_rst_n",
          "ConvolutionInputGenerator_0/ap_rst_n",
          "ConvolutionInputGenerator_1/ap_rst_n",
          "Thresholding_Batch_0/ap_rst_n",
          "StreamingFIFO_1/ap_rst_n",
          "StreamingFCLayer_Batch_1/ap_rst_n",
          "StreamingDataWidthConverter_Batch_0/ap_rst_n",
          "StreamingFCLayer_Batch_0/ap_rst_n",
          "StreamingDataWidthConverter_Batch_2/ap_rst_n",
          "ConvolutionInputGenerator_2/ap_rst_n",
          "StreamingDataWidthConverter_Batch_1/ap_rst_n",
          "StreamingFIFO_9/ap_rst_n",
          "StreamingFCLayer_Batch_2/ap_rst_n",
          "Thresholding_Batch_1/ap_rst_n",
          "StreamingFCLayer_Batch_3/ap_rst_n",
          "StreamingDataWidthConverter_Batch_3/ap_rst_n",
          "StreamingDataWidthConverter_Batch_4/ap_rst_n",
          "StreamingFCLayer_Batch_4/ap_rst_n",
          "StreamingFIFO_13/ap_rst_n",
          "StreamingDataWidthConverter_Batch_5/ap_rst_n",
          "ConvolutionInputGenerator_3/ap_rst_n",
          "StreamingFCLayer_Batch_6/ap_rst_n",
          "StreamingFIFO_15/ap_rst_n",
          "LabelSelect_Batch_0/ap_rst_n",
          "StreamingFCLayer_Batch_5/ap_rst_n",
          "Thresholding_Batch_2/ap_rst_n"
        ]
      }
    }
  }
}