13:51:37 INFO  : Processing command line option -hwspec C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
13:51:43 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:58:29 INFO  : BSP Project P/standalone_bsp_0 has been successfully migrated.
14:08:04 INFO  : ps7_init is completed.
14:08:04 INFO  : ps7_post_config is completed.
14:08:05 INFO  : Processor reset is completed for ps7_cortexa9_0
14:10:28 INFO  : Processor reset is completed for ps7_cortexa9_0
14:11:04 INFO  : Processor reset is completed for ps7_cortexa9_0
14:12:10 INFO  : Processor reset is completed for ps7_cortexa9_0
15:11:55 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:27:18 INFO  : Processing command line option -hwspec C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
12:27:22 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:27:22 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:01:54 INFO  : ps7_init is completed.
13:01:55 INFO  : ps7_post_config is completed.
13:01:55 INFO  : Processor reset is completed for ps7_cortexa9_0
13:06:30 INFO  : ps7_init is completed.
13:06:31 INFO  : ps7_post_config is completed.
13:06:31 INFO  : Processor reset is completed for ps7_cortexa9_0
13:07:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:07:32 INFO  : Processor reset is completed for ps7_cortexa9_0
13:12:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:12:42 INFO  : Processor reset is completed for ps7_cortexa9_0
13:13:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:13:30 INFO  : Processor reset is completed for ps7_cortexa9_0
16:15:55 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

16:15:55 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:378)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:287)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:21:00 INFO  : ps7_init is completed.
16:21:01 INFO  : ps7_post_config is completed.
16:21:01 INFO  : Processor reset is completed for ps7_cortexa9_0
16:56:39 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
16:56:39 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
16:57:11 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
16:57:11 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
11:27:42 INFO  : Processing command line option -hwspec C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
11:27:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:27:46 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
12:11:12 INFO  : ps7_init is completed.
12:11:13 INFO  : ps7_post_config is completed.
12:11:13 INFO  : Processor reset is completed for ps7_cortexa9_0
12:13:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:13:13 INFO  : Processor reset is completed for ps7_cortexa9_0
12:13:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:13:55 INFO  : Processor reset is completed for ps7_cortexa9_0
12:22:42 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:35:04 INFO  : Processing command line option -hwspec C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
13:35:14 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:35:14 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:35:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1443626228161,  Project:1442848362682
13:35:32 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
13:35:33 INFO  : Copied contents of C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:36:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:37:10 INFO  : 
13:37:11 INFO  : 
13:37:13 INFO  : 
13:37:14 INFO  : 
13:37:23 INFO  : Updating hardware inferred compiler options for Exercise_01.
13:37:23 INFO  : Updating hardware inferred compiler options for Exercise_02.
13:37:24 INFO  : Updating hardware inferred compiler options for Exercise_03.
13:37:24 INFO  : Clearing existing target manager status.
14:44:16 INFO  : System reset is completed.
14:44:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:44:20 INFO  : ps7_init is completed.
14:44:20 INFO  : ps7_post_config is completed.
14:46:10 INFO  : System reset is completed.
14:46:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:46:13 INFO  : ps7_init is completed.
14:46:14 INFO  : ps7_post_config is completed.
15:02:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:02:22 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:04:58 INFO  : System reset is completed.
15:05:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:01 INFO  : ps7_init is completed.
15:05:01 INFO  : ps7_post_config is completed.
15:14:14 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:39:58 INFO  : Processing command line option -hwspec C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
10:40:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:40:05 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:39:57 INFO  : System reset is completed.
11:40:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:40:01 INFO  : ps7_init is completed.
11:40:01 INFO  : ps7_post_config is completed.
11:59:51 INFO  : System reset is completed.
11:59:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:59:54 INFO  : ps7_init is completed.
11:59:54 INFO  : ps7_post_config is completed.
12:00:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:00:52 INFO  : System reset is completed.
12:00:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:00:55 INFO  : ps7_init is completed.
12:00:55 INFO  : ps7_post_config is completed.
12:01:52 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:01:54 INFO  : System reset is completed.
12:01:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:01:57 INFO  : ps7_init is completed.
12:01:57 INFO  : ps7_post_config is completed.
12:13:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:13:25 INFO  : System reset is completed.
12:13:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:13:29 INFO  : ps7_init is completed.
12:13:29 INFO  : ps7_post_config is completed.
12:14:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:14:28 INFO  : System reset is completed.
12:14:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:32 INFO  : ps7_init is completed.
12:14:32 INFO  : ps7_post_config is completed.
12:17:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:17:38 INFO  : System reset is completed.
12:17:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:17:42 INFO  : ps7_init is completed.
12:17:42 INFO  : ps7_post_config is completed.
12:20:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:20:12 INFO  : System reset is completed.
12:20:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:16 INFO  : ps7_init is completed.
12:20:16 INFO  : ps7_post_config is completed.
12:25:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:25:30 INFO  : System reset is completed.
12:25:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:25:33 INFO  : ps7_init is completed.
12:25:33 INFO  : ps7_post_config is completed.
12:26:28 INFO  : System reset is completed.
12:26:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:26:31 INFO  : ps7_init is completed.
12:26:31 INFO  : ps7_post_config is completed.
12:30:22 INFO  : System reset is completed.
12:30:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:30:26 INFO  : ps7_init is completed.
12:30:26 INFO  : ps7_post_config is completed.
12:31:57 INFO  : System reset is completed.
12:32:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:32:00 INFO  : ps7_init is completed.
12:32:01 INFO  : ps7_post_config is completed.
13:26:04 INFO  : System reset is completed.
13:26:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:26:08 INFO  : ps7_init is completed.
13:26:08 INFO  : ps7_post_config is completed.
14:32:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:32:19 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:32:46 INFO  : System reset is completed.
14:32:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:50 INFO  : ps7_init is completed.
14:32:50 INFO  : ps7_post_config is completed.
14:34:48 INFO  : System reset is completed.
14:34:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:34:52 INFO  : ps7_init is completed.
14:34:52 INFO  : ps7_post_config is completed.
14:41:56 INFO  : System reset is completed.
14:41:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:42:00 INFO  : ps7_init is completed.
14:42:00 INFO  : ps7_post_config is completed.
14:44:26 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:43:24 INFO  : Processing command line option -hwspec C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
11:43:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:43:29 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:58:59 INFO  : System reset is completed.
11:59:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:59:03 INFO  : ps7_init is completed.
11:59:03 INFO  : ps7_post_config is completed.
12:00:07 INFO  : System reset is completed.
12:00:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:00:10 INFO  : ps7_init is completed.
12:00:10 INFO  : ps7_post_config is completed.
12:00:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:00:55 INFO  : System reset is completed.
12:00:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:00:59 INFO  : ps7_init is completed.
12:00:59 INFO  : ps7_post_config is completed.
12:02:23 INFO  : System reset is completed.
12:02:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:02:27 INFO  : ps7_init is completed.
12:02:27 INFO  : ps7_post_config is completed.
12:07:25 INFO  : System reset is completed.
12:07:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:07:28 INFO  : ps7_init is completed.
12:07:29 INFO  : ps7_post_config is completed.
12:08:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:08:16 INFO  : System reset is completed.
12:08:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:08:20 INFO  : ps7_init is completed.
12:08:20 INFO  : ps7_post_config is completed.
12:08:42 INFO  : System reset is completed.
12:08:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:08:46 INFO  : ps7_init is completed.
12:08:46 INFO  : ps7_post_config is completed.
12:12:13 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:12:26 INFO  : System reset is completed.
12:12:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:12:30 INFO  : ps7_init is completed.
12:12:30 INFO  : ps7_post_config is completed.
13:12:33 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
13:12:33 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
11:21:00 INFO  : Processing command line option -hwspec C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
11:21:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:21:05 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:24:05 INFO  : System reset is completed.
11:24:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:24:09 INFO  : ps7_init is completed.
11:24:09 INFO  : ps7_post_config is completed.
11:41:40 INFO  : System reset is completed.
11:41:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:41:44 INFO  : ps7_init is completed.
11:41:44 INFO  : ps7_post_config is completed.
11:42:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:42:40 INFO  : System reset is completed.
11:42:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:42:44 INFO  : ps7_init is completed.
11:42:44 INFO  : ps7_post_config is completed.
14:11:33 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
14:16:20 INFO  : System reset is completed.
14:16:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:16:24 INFO  : ps7_init is completed.
14:16:24 INFO  : ps7_post_config is completed.
14:17:22 INFO  : System reset is completed.
14:17:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:17:25 INFO  : ps7_init is completed.
14:17:26 INFO  : ps7_post_config is completed.
14:28:13 INFO  : System reset is completed.
14:28:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:16 INFO  : ps7_init is completed.
14:28:17 INFO  : ps7_post_config is completed.
14:29:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:29:22 INFO  : System reset is completed.
14:29:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:29:26 INFO  : ps7_init is completed.
14:29:26 INFO  : ps7_post_config is completed.
14:44:22 INFO  : System reset is completed.
14:44:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:44:26 INFO  : ps7_init is completed.
14:44:26 INFO  : ps7_post_config is completed.
14:53:56 INFO  : System reset is completed.
14:53:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:54:00 INFO  : ps7_init is completed.
14:54:00 INFO  : ps7_post_config is completed.
15:05:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:05:26 INFO  : System reset is completed.
15:05:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:31 INFO  : ps7_init is completed.
15:05:31 INFO  : ps7_post_config is completed.
15:06:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:06:33 INFO  : System reset is completed.
15:06:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:36 INFO  : ps7_init is completed.
15:06:36 INFO  : ps7_post_config is completed.
15:08:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:08:06 INFO  : System reset is completed.
15:08:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:08:10 INFO  : ps7_init is completed.
15:08:10 INFO  : ps7_post_config is completed.
15:17:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:17:34 INFO  : System reset is completed.
15:17:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:17:38 INFO  : ps7_init is completed.
15:17:38 INFO  : ps7_post_config is completed.
15:20:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:20:48 INFO  : System reset is completed.
15:20:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:20:52 INFO  : ps7_init is completed.
15:20:52 INFO  : ps7_post_config is completed.
15:28:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:29:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:29:47 INFO  : System reset is completed.
15:29:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:29:51 INFO  : ps7_init is completed.
15:29:51 INFO  : ps7_post_config is completed.
15:33:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:34:00 INFO  : System reset is completed.
15:34:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:34:04 INFO  : ps7_init is completed.
15:34:04 INFO  : ps7_post_config is completed.
15:35:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:35:39 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:36:00 INFO  : System reset is completed.
15:36:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:36:03 INFO  : ps7_init is completed.
15:36:03 INFO  : ps7_post_config is completed.
15:39:05 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:32:31 INFO  : Processing command line option -hwspec C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
10:32:55 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:32:57 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:35:38 INFO  : System reset is completed.
10:35:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:35:42 INFO  : ps7_init is completed.
10:35:42 INFO  : ps7_post_config is completed.
10:39:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:39:48 INFO  : System reset is completed.
10:39:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:39:52 INFO  : ps7_init is completed.
10:39:52 INFO  : ps7_post_config is completed.
10:42:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:42:19 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:42:36 INFO  : System reset is completed.
10:42:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:42:39 INFO  : ps7_init is completed.
10:42:39 INFO  : ps7_post_config is completed.
10:47:43 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:47:45 INFO  : System reset is completed.
10:47:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:47:49 INFO  : ps7_init is completed.
10:47:49 INFO  : ps7_post_config is completed.
11:01:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:01:09 INFO  : System reset is completed.
11:01:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:01:13 INFO  : ps7_init is completed.
11:01:13 INFO  : ps7_post_config is completed.
12:07:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:07:34 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:07:44 INFO  : System reset is completed.
12:07:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:07:47 INFO  : ps7_init is completed.
12:07:47 INFO  : ps7_post_config is completed.
12:08:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:08:42 INFO  : System reset is completed.
12:08:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:08:45 INFO  : ps7_init is completed.
12:08:45 INFO  : ps7_post_config is completed.
12:10:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:10:48 INFO  : System reset is completed.
12:10:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:10:51 INFO  : ps7_init is completed.
12:10:52 INFO  : ps7_post_config is completed.
12:13:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:13:56 INFO  : System reset is completed.
12:13:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:00 INFO  : ps7_init is completed.
12:14:00 INFO  : ps7_post_config is completed.
12:17:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:17:50 INFO  : System reset is completed.
12:17:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:17:53 INFO  : ps7_init is completed.
12:17:54 INFO  : ps7_post_config is completed.
12:19:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:19:38 INFO  : System reset is completed.
12:19:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:43 INFO  : ps7_init is completed.
12:19:43 INFO  : ps7_post_config is completed.
12:24:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:24:27 INFO  : System reset is completed.
12:24:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:24:30 INFO  : ps7_init is completed.
12:24:31 INFO  : ps7_post_config is completed.
12:34:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:34:42 INFO  : System reset is completed.
12:34:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:34:46 INFO  : ps7_init is completed.
12:34:47 INFO  : ps7_post_config is completed.
12:36:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:36:50 INFO  : System reset is completed.
12:36:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:36:54 INFO  : ps7_init is completed.
12:36:54 INFO  : ps7_post_config is completed.
12:39:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:39:05 INFO  : System reset is completed.
12:39:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:39:09 INFO  : ps7_init is completed.
12:39:09 INFO  : ps7_post_config is completed.
12:40:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:40:52 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:41:07 INFO  : System reset is completed.
12:41:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:41:10 INFO  : ps7_init is completed.
12:41:10 INFO  : ps7_post_config is completed.
12:43:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:44:04 INFO  : System reset is completed.
12:44:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:44:07 INFO  : ps7_init is completed.
12:44:07 INFO  : ps7_post_config is completed.
12:46:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:46:16 INFO  : System reset is completed.
12:46:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:46:20 INFO  : ps7_init is completed.
12:46:20 INFO  : ps7_post_config is completed.
12:48:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:48:48 INFO  : System reset is completed.
12:48:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:48:52 INFO  : ps7_init is completed.
12:48:52 INFO  : ps7_post_config is completed.
12:50:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:50:03 INFO  : System reset is completed.
12:50:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:50:06 INFO  : ps7_init is completed.
12:50:06 INFO  : ps7_post_config is completed.
12:50:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:50:25 INFO  : System reset is completed.
12:50:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:50:28 INFO  : ps7_init is completed.
12:50:28 INFO  : ps7_post_config is completed.
12:51:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:51:37 INFO  : System reset is completed.
12:51:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:51:41 INFO  : ps7_init is completed.
12:51:41 INFO  : ps7_post_config is completed.
12:51:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:54:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:54:30 INFO  : System reset is completed.
12:54:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:54:34 INFO  : ps7_init is completed.
12:54:34 INFO  : ps7_post_config is completed.
12:58:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:58:24 INFO  : System reset is completed.
12:58:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:58:28 INFO  : ps7_init is completed.
12:58:28 INFO  : ps7_post_config is completed.
12:59:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:59:27 INFO  : System reset is completed.
12:59:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:59:30 INFO  : ps7_init is completed.
12:59:30 INFO  : ps7_post_config is completed.
13:08:52 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:08:57 INFO  : System reset is completed.
13:09:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:09:01 INFO  : ps7_init is completed.
13:09:01 INFO  : ps7_post_config is completed.
13:11:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:11:57 INFO  : System reset is completed.
13:12:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:12:13 INFO  : ps7_init is completed.
13:12:13 INFO  : ps7_post_config is completed.
13:13:02 INFO  : System reset is completed.
13:13:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:13:05 INFO  : ps7_init is completed.
13:13:06 INFO  : ps7_post_config is completed.
13:15:10 INFO  : System reset is completed.
13:15:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:15:13 INFO  : ps7_init is completed.
13:15:13 INFO  : ps7_post_config is completed.
13:16:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:16:16 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:16:32 INFO  : System reset is completed.
13:16:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:16:40 INFO  : ps7_init is completed.
13:16:41 INFO  : ps7_post_config is completed.
13:16:50 INFO  : System reset is completed.
13:16:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:16:53 INFO  : ps7_init is completed.
13:16:53 INFO  : ps7_post_config is completed.
13:22:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:22:17 INFO  : System reset is completed.
13:22:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:22:20 INFO  : ps7_init is completed.
13:22:20 INFO  : ps7_post_config is completed.
13:24:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:24:52 INFO  : System reset is completed.
13:24:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:24:55 INFO  : ps7_init is completed.
13:24:55 INFO  : ps7_post_config is completed.
15:31:43 INFO  : System reset is completed.
15:31:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:31:47 INFO  : ps7_init is completed.
15:31:47 INFO  : ps7_post_config is completed.
15:34:37 INFO  : System reset is completed.
15:34:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:34:40 INFO  : ps7_init is completed.
15:34:40 INFO  : ps7_post_config is completed.
15:35:46 INFO  : System reset is completed.
15:35:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:35:49 INFO  : ps7_init is completed.
15:35:49 INFO  : ps7_post_config is completed.
15:38:21 INFO  : System reset is completed.
15:38:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:38:25 INFO  : ps7_init is completed.
15:38:25 INFO  : ps7_post_config is completed.
15:40:04 INFO  : System reset is completed.
15:40:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:40:08 INFO  : ps7_init is completed.
15:40:08 INFO  : ps7_post_config is completed.
15:40:57 INFO  : System reset is completed.
15:41:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:41:01 INFO  : ps7_init is completed.
15:41:01 INFO  : ps7_post_config is completed.
15:43:54 INFO  : System reset is completed.
15:43:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:43:57 INFO  : ps7_init is completed.
15:43:57 INFO  : ps7_post_config is completed.
15:46:17 INFO  : System reset is completed.
15:46:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:46:20 INFO  : ps7_init is completed.
15:46:20 INFO  : ps7_post_config is completed.
15:47:01 INFO  : System reset is completed.
15:47:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:47:04 INFO  : ps7_init is completed.
15:47:04 INFO  : ps7_post_config is completed.
15:49:13 INFO  : System reset is completed.
15:49:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:49:17 INFO  : ps7_init is completed.
15:49:17 INFO  : ps7_post_config is completed.
15:49:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:50:03 INFO  : System reset is completed.
15:50:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:50:07 INFO  : ps7_init is completed.
15:50:07 INFO  : ps7_post_config is completed.
15:50:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:50:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:50:52 INFO  : System reset is completed.
15:50:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:50:55 INFO  : ps7_init is completed.
15:50:55 INFO  : ps7_post_config is completed.
15:51:27 INFO  : System reset is completed.
15:51:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:51:31 INFO  : ps7_init is completed.
15:51:31 INFO  : ps7_post_config is completed.
15:51:56 INFO  : System reset is completed.
15:51:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:52:00 INFO  : ps7_init is completed.
15:52:00 INFO  : ps7_post_config is completed.
15:52:54 INFO  : System reset is completed.
15:52:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:52:58 INFO  : ps7_init is completed.
15:52:58 INFO  : ps7_post_config is completed.
15:53:50 INFO  : System reset is completed.
15:53:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:53:53 INFO  : ps7_init is completed.
15:53:53 INFO  : ps7_post_config is completed.
15:56:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:57:01 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:57:12 INFO  : System reset is completed.
15:57:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:57:16 INFO  : ps7_init is completed.
15:57:16 INFO  : ps7_post_config is completed.
16:01:45 INFO  : System reset is completed.
16:01:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:01:49 INFO  : ps7_init is completed.
16:01:49 INFO  : ps7_post_config is completed.
16:03:44 INFO  : System reset is completed.
16:03:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:03:47 INFO  : ps7_init is completed.
16:03:47 INFO  : ps7_post_config is completed.
16:07:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:07:24 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:08:23 INFO  : System reset is completed.
16:08:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:08:26 INFO  : ps7_init is completed.
16:08:26 INFO  : ps7_post_config is completed.
16:11:45 INFO  : System reset is completed.
16:11:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:11:49 INFO  : ps7_init is completed.
16:11:49 INFO  : ps7_post_config is completed.
16:14:53 INFO  : System reset is completed.
16:14:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:14:56 INFO  : ps7_init is completed.
16:14:56 INFO  : ps7_post_config is completed.
16:16:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:17:01 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:17:31 INFO  : System reset is completed.
16:17:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:17:35 INFO  : ps7_init is completed.
16:17:35 INFO  : ps7_post_config is completed.
16:22:44 INFO  : System reset is completed.
16:22:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:22:48 INFO  : ps7_init is completed.
16:22:48 INFO  : ps7_post_config is completed.
16:29:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:29:28 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:29:39 INFO  : System reset is completed.
16:29:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:29:43 INFO  : ps7_init is completed.
16:29:43 INFO  : ps7_post_config is completed.
16:31:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:31:36 INFO  : System reset is completed.
16:31:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:31:39 INFO  : ps7_init is completed.
16:31:39 INFO  : ps7_post_config is completed.
16:32:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:32:36 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:32:48 INFO  : System reset is completed.
16:32:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:52 INFO  : ps7_init is completed.
16:32:52 INFO  : ps7_post_config is completed.
16:38:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:38:31 INFO  : System reset is completed.
16:38:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:38:34 INFO  : ps7_init is completed.
16:38:34 INFO  : ps7_post_config is completed.
16:39:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:39:52 INFO  : System reset is completed.
16:39:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:39:55 INFO  : ps7_init is completed.
16:39:55 INFO  : ps7_post_config is completed.
16:40:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:40:57 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:41:06 INFO  : System reset is completed.
16:41:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:41:10 INFO  : ps7_init is completed.
16:41:10 INFO  : ps7_post_config is completed.
16:41:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:41:47 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unable to Stop Processor. System could be in unknown state.
                     Please reset the system
Unknown Error Occured
    

	at com.xilinx.sdk.targetmanager.internal.TM.stop(TM.java:753)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(CPURunSession.java:27)
	at com.xilinx.sdk.targetmanager.internal.TM.terminateCurrentLaunch(TM.java:801)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:564)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:43:03 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:45:33 INFO  : Processing command line option -hwspec C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
16:45:38 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:45:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:46:24 INFO  : System reset is completed.
16:46:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:46:28 INFO  : ps7_init is completed.
16:46:28 INFO  : ps7_post_config is completed.
16:47:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:47:27 INFO  : System reset is completed.
16:47:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:47:31 INFO  : ps7_init is completed.
16:47:31 INFO  : ps7_post_config is completed.
16:48:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:48:04 INFO  : System reset is completed.
16:48:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:48:08 INFO  : ps7_init is completed.
16:48:08 INFO  : ps7_post_config is completed.
16:50:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:50:11 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:50:21 INFO  : System reset is completed.
16:50:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:50:25 INFO  : ps7_init is completed.
16:50:25 INFO  : ps7_post_config is completed.
16:52:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:52:48 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:52:56 INFO  : System reset is completed.
16:52:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:53:00 INFO  : ps7_init is completed.
16:53:00 INFO  : ps7_post_config is completed.
16:53:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:53:53 INFO  : System reset is completed.
16:53:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:53:56 INFO  : ps7_init is completed.
16:53:56 INFO  : ps7_post_config is completed.
16:55:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:55:09 INFO  : System reset is completed.
16:55:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:55:13 INFO  : ps7_init is completed.
16:55:13 INFO  : ps7_post_config is completed.
16:57:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:57:38 INFO  : System reset is completed.
16:57:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:57:42 INFO  : ps7_init is completed.
16:57:42 INFO  : ps7_post_config is completed.
16:58:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:58:08 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:58:19 INFO  : System reset is completed.
16:58:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:58:23 INFO  : ps7_init is completed.
16:58:23 INFO  : ps7_post_config is completed.
16:59:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:00:03 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:00:12 INFO  : System reset is completed.
17:00:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:16 INFO  : ps7_init is completed.
17:00:16 INFO  : ps7_post_config is completed.
17:00:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:00:50 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:01:01 INFO  : System reset is completed.
17:01:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:01:04 INFO  : ps7_init is completed.
17:01:04 INFO  : ps7_post_config is completed.
17:02:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:02:10 INFO  : System reset is completed.
17:02:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:13 INFO  : ps7_init is completed.
17:02:13 INFO  : ps7_post_config is completed.
17:03:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:03:06 INFO  : System reset is completed.
17:03:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:03:10 INFO  : ps7_init is completed.
17:03:10 INFO  : ps7_post_config is completed.
17:04:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:04:05 INFO  : System reset is completed.
17:04:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:04:08 INFO  : ps7_init is completed.
17:04:08 INFO  : ps7_post_config is completed.
17:04:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:04:52 INFO  : System reset is completed.
17:04:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:04:55 INFO  : ps7_init is completed.
17:04:55 INFO  : ps7_post_config is completed.
17:05:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:05:41 INFO  : System reset is completed.
17:05:44 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:05:44 INFO  : ps7_init is completed.
17:05:45 INFO  : ps7_post_config is completed.
17:06:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:06:07 INFO  : System reset is completed.
17:06:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:06:11 INFO  : ps7_init is completed.
17:06:11 INFO  : ps7_post_config is completed.
17:06:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:06:55 INFO  : System reset is completed.
17:06:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:06:59 INFO  : ps7_init is completed.
17:06:59 INFO  : ps7_post_config is completed.
17:08:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:08:02 INFO  : System reset is completed.
17:08:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:08:06 INFO  : ps7_init is completed.
17:08:06 INFO  : ps7_post_config is completed.
17:08:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:08:52 INFO  : System reset is completed.
17:08:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:08:56 INFO  : ps7_init is completed.
17:08:56 INFO  : ps7_post_config is completed.
17:11:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:11:59 INFO  : System reset is completed.
17:12:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:12:03 INFO  : ps7_init is completed.
17:12:03 INFO  : ps7_post_config is completed.
17:12:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:12:52 INFO  : System reset is completed.
17:12:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:12:56 INFO  : ps7_init is completed.
17:12:56 INFO  : ps7_post_config is completed.
17:14:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:14:20 INFO  : System reset is completed.
17:14:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:14:23 INFO  : ps7_init is completed.
17:14:24 INFO  : ps7_post_config is completed.
17:15:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:15:08 INFO  : System reset is completed.
17:15:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:15:11 INFO  : ps7_init is completed.
17:15:12 INFO  : ps7_post_config is completed.
17:15:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:15:43 INFO  : System reset is completed.
17:15:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:15:47 INFO  : ps7_init is completed.
17:15:47 INFO  : ps7_post_config is completed.
17:16:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:16:49 INFO  : System reset is completed.
17:16:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:16:52 INFO  : ps7_init is completed.
17:16:52 INFO  : ps7_post_config is completed.
17:17:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:17:24 INFO  : System reset is completed.
17:17:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:17:28 INFO  : ps7_init is completed.
17:17:28 INFO  : ps7_post_config is completed.
17:19:43 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:19:45 INFO  : System reset is completed.
17:19:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:19:49 INFO  : ps7_init is completed.
17:19:49 INFO  : ps7_post_config is completed.
17:20:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:20:27 INFO  : System reset is completed.
17:20:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:20:42 INFO  : ps7_init is completed.
17:20:42 INFO  : ps7_post_config is completed.
17:21:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:21:17 INFO  : System reset is completed.
17:21:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:21:21 INFO  : ps7_init is completed.
17:21:21 INFO  : ps7_post_config is completed.
17:21:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:21:44 INFO  : System reset is completed.
17:21:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:21:47 INFO  : ps7_init is completed.
17:21:47 INFO  : ps7_post_config is completed.
17:22:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:22:58 INFO  : System reset is completed.
17:23:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:23:02 INFO  : ps7_init is completed.
17:23:02 INFO  : ps7_post_config is completed.
17:29:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:30:02 INFO  : System reset is completed.
17:30:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:30:06 INFO  : ps7_init is completed.
17:30:06 INFO  : ps7_post_config is completed.
17:33:59 INFO  : System reset is completed.
17:34:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:34:03 INFO  : ps7_init is completed.
17:34:03 INFO  : ps7_post_config is completed.
17:35:15 INFO  : System reset is completed.
17:35:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:35:19 INFO  : ps7_init is completed.
17:35:19 INFO  : ps7_post_config is completed.
17:36:17 INFO  : System reset is completed.
17:36:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:36:21 INFO  : ps7_init is completed.
17:36:21 INFO  : ps7_post_config is completed.
17:37:39 INFO  : System reset is completed.
17:37:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:37:43 INFO  : ps7_init is completed.
17:37:43 INFO  : ps7_post_config is completed.
17:38:17 INFO  : System reset is completed.
17:38:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:38:20 INFO  : ps7_init is completed.
17:38:20 INFO  : ps7_post_config is completed.
17:41:29 INFO  : System reset is completed.
17:41:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:41:33 INFO  : ps7_init is completed.
17:41:33 INFO  : ps7_post_config is completed.
17:41:57 INFO  : System reset is completed.
17:42:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:42:01 INFO  : ps7_init is completed.
17:42:01 INFO  : ps7_post_config is completed.
17:42:32 INFO  : System reset is completed.
17:42:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:42:35 INFO  : ps7_init is completed.
17:42:35 INFO  : ps7_post_config is completed.
17:43:21 INFO  : System reset is completed.
17:43:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:43:25 INFO  : ps7_init is completed.
17:43:25 INFO  : ps7_post_config is completed.
17:46:52 INFO  : System reset is completed.
17:46:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:46:55 INFO  : ps7_init is completed.
17:46:56 INFO  : ps7_post_config is completed.
17:47:34 INFO  : System reset is completed.
17:47:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:47:37 INFO  : ps7_init is completed.
17:47:37 INFO  : ps7_post_config is completed.
17:51:49 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:41:13 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:41:34 INFO  : Processing command line option -hwspec C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
10:41:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:48:55 INFO  : System reset is completed.
11:48:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:48:58 INFO  : ps7_init is completed.
11:48:59 INFO  : ps7_post_config is completed.
11:50:20 INFO  : System reset is completed.
11:50:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:50:24 INFO  : ps7_init is completed.
11:50:24 INFO  : ps7_post_config is completed.
11:51:47 INFO  : System reset is completed.
11:51:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:51:51 INFO  : ps7_init is completed.
11:51:51 INFO  : ps7_post_config is completed.
11:54:16 INFO  : System reset is completed.
11:54:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:54:19 INFO  : ps7_init is completed.
11:54:19 INFO  : ps7_post_config is completed.
11:55:01 INFO  : System reset is completed.
11:55:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:55:04 INFO  : ps7_init is completed.
11:55:04 INFO  : ps7_post_config is completed.
11:56:04 INFO  : System reset is completed.
11:56:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:56:07 INFO  : ps7_init is completed.
11:56:08 INFO  : ps7_post_config is completed.
11:56:43 INFO  : System reset is completed.
11:56:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:56:46 INFO  : ps7_init is completed.
11:56:46 INFO  : ps7_post_config is completed.
11:58:45 INFO  : System reset is completed.
11:58:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:58:49 INFO  : ps7_init is completed.
11:58:49 INFO  : ps7_post_config is completed.
11:59:30 INFO  : System reset is completed.
11:59:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:59:34 INFO  : ps7_init is completed.
11:59:34 INFO  : ps7_post_config is completed.
12:00:03 INFO  : System reset is completed.
12:00:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:00:08 INFO  : ps7_init is completed.
12:00:08 INFO  : ps7_post_config is completed.
12:00:59 INFO  : System reset is completed.
12:01:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:01:02 INFO  : ps7_init is completed.
12:01:02 INFO  : ps7_post_config is completed.
12:02:09 INFO  : System reset is completed.
12:02:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:02:12 INFO  : ps7_init is completed.
12:02:12 INFO  : ps7_post_config is completed.
12:03:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:03:21 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:03:30 INFO  : System reset is completed.
12:03:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:03:35 INFO  : ps7_init is completed.
12:03:35 INFO  : ps7_post_config is completed.
12:05:58 INFO  : System reset is completed.
12:06:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:06:02 INFO  : ps7_init is completed.
12:06:02 INFO  : ps7_post_config is completed.
12:06:50 INFO  : System reset is completed.
12:06:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:06:54 INFO  : ps7_init is completed.
12:06:54 INFO  : ps7_post_config is completed.
12:10:24 INFO  : System reset is completed.
12:10:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:10:29 INFO  : ps7_init is completed.
12:10:29 INFO  : ps7_post_config is completed.
12:11:16 INFO  : System reset is completed.
12:11:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:11:19 INFO  : ps7_init is completed.
12:11:19 INFO  : ps7_post_config is completed.
12:13:08 INFO  : System reset is completed.
12:13:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:13:11 INFO  : ps7_init is completed.
12:13:11 INFO  : ps7_post_config is completed.
12:14:00 INFO  : System reset is completed.
12:14:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:04 INFO  : ps7_init is completed.
12:14:04 INFO  : ps7_post_config is completed.
12:14:28 INFO  : System reset is completed.
12:14:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:31 INFO  : ps7_init is completed.
12:14:31 INFO  : ps7_post_config is completed.
12:14:56 INFO  : System reset is completed.
12:14:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:59 INFO  : ps7_init is completed.
12:14:59 INFO  : ps7_post_config is completed.
12:15:32 INFO  : System reset is completed.
12:15:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:15:36 INFO  : ps7_init is completed.
12:15:36 INFO  : ps7_post_config is completed.
12:16:42 INFO  : System reset is completed.
12:16:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:16:46 INFO  : ps7_init is completed.
12:16:46 INFO  : ps7_post_config is completed.
12:17:38 INFO  : System reset is completed.
12:17:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:17:41 INFO  : ps7_init is completed.
12:17:41 INFO  : ps7_post_config is completed.
12:18:17 INFO  : System reset is completed.
12:18:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:18:20 INFO  : ps7_init is completed.
12:18:20 INFO  : ps7_post_config is completed.
12:19:05 INFO  : System reset is completed.
12:19:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:08 INFO  : ps7_init is completed.
12:19:08 INFO  : ps7_post_config is completed.
12:20:08 INFO  : System reset is completed.
12:20:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:12 INFO  : ps7_init is completed.
12:20:12 INFO  : ps7_post_config is completed.
12:21:39 INFO  : System reset is completed.
12:21:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:21:42 INFO  : ps7_init is completed.
12:21:42 INFO  : ps7_post_config is completed.
12:33:50 INFO  : System reset is completed.
12:33:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:33:54 INFO  : ps7_init is completed.
12:33:54 INFO  : ps7_post_config is completed.
12:35:54 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:548)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:36:13 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:548)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:36:38 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:548)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:36:55 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:548)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:51:03 INFO  : System reset is completed.
12:51:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:51:06 INFO  : ps7_init is completed.
12:51:06 INFO  : ps7_post_config is completed.
12:51:33 INFO  : System reset is completed.
12:51:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:51:36 INFO  : ps7_init is completed.
12:51:36 INFO  : ps7_post_config is completed.
12:52:09 INFO  : System reset is completed.
12:52:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:52:12 INFO  : ps7_init is completed.
12:52:12 INFO  : ps7_post_config is completed.
12:59:31 INFO  : System reset is completed.
12:59:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:59:35 INFO  : ps7_init is completed.
12:59:35 INFO  : ps7_post_config is completed.
13:00:07 INFO  : System reset is completed.
13:00:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:00:10 INFO  : ps7_init is completed.
13:00:10 INFO  : ps7_post_config is completed.
13:06:29 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:28:13 INFO  : Processing command line option -hwspec C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
14:28:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:28:19 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:30:48 INFO  : System reset is completed.
14:30:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:30:52 INFO  : ps7_init is completed.
14:30:52 INFO  : ps7_post_config is completed.
14:34:57 INFO  : System reset is completed.
14:35:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:35:01 INFO  : ps7_init is completed.
14:35:01 INFO  : ps7_post_config is completed.
14:46:49 INFO  : System reset is completed.
14:46:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:46:52 INFO  : ps7_init is completed.
14:46:53 INFO  : ps7_post_config is completed.
14:49:22 INFO  : System reset is completed.
14:49:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:49:26 INFO  : ps7_init is completed.
14:49:26 INFO  : ps7_post_config is completed.
14:50:12 INFO  : System reset is completed.
14:50:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:50:15 INFO  : ps7_init is completed.
14:50:15 INFO  : ps7_post_config is completed.
14:51:10 INFO  : System reset is completed.
14:51:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:51:13 INFO  : ps7_init is completed.
14:51:14 INFO  : ps7_post_config is completed.
14:51:55 INFO  : System reset is completed.
14:51:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:51:59 INFO  : ps7_init is completed.
14:51:59 INFO  : ps7_post_config is completed.
14:53:24 INFO  : System reset is completed.
14:53:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:53:27 INFO  : ps7_init is completed.
14:53:27 INFO  : ps7_post_config is completed.
14:54:17 INFO  : System reset is completed.
14:54:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:54:21 INFO  : ps7_init is completed.
14:54:21 INFO  : ps7_post_config is completed.
14:55:20 INFO  : System reset is completed.
14:55:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:55:24 INFO  : ps7_init is completed.
14:55:24 INFO  : ps7_post_config is completed.
14:56:10 INFO  : System reset is completed.
14:56:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:15 INFO  : ps7_init is completed.
14:56:15 INFO  : ps7_post_config is completed.
14:57:30 INFO  : System reset is completed.
14:57:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:57:35 INFO  : ps7_init is completed.
14:57:35 INFO  : ps7_post_config is completed.
14:59:10 INFO  : System reset is completed.
14:59:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:59:15 INFO  : ps7_init is completed.
14:59:15 INFO  : ps7_post_config is completed.
15:00:28 INFO  : System reset is completed.
15:00:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:00:33 INFO  : ps7_init is completed.
15:00:33 INFO  : ps7_post_config is completed.
15:01:17 INFO  : System reset is completed.
15:01:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:01:22 INFO  : ps7_init is completed.
15:01:22 INFO  : ps7_post_config is completed.
15:02:29 INFO  : System reset is completed.
15:02:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:02:33 INFO  : ps7_init is completed.
15:02:33 INFO  : ps7_post_config is completed.
15:04:46 INFO  : System reset is completed.
15:04:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:04:49 INFO  : ps7_init is completed.
15:04:49 INFO  : ps7_post_config is completed.
15:06:11 INFO  : System reset is completed.
15:06:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:15 INFO  : ps7_init is completed.
15:06:15 INFO  : ps7_post_config is completed.
15:07:28 INFO  : System reset is completed.
15:07:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:07:32 INFO  : ps7_init is completed.
15:07:32 INFO  : ps7_post_config is completed.
15:07:47 INFO  : System reset is completed.
15:07:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:07:53 INFO  : ps7_init is completed.
15:07:53 INFO  : ps7_post_config is completed.
15:08:45 INFO  : System reset is completed.
15:08:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:08:49 INFO  : ps7_init is completed.
15:08:49 INFO  : ps7_post_config is completed.
15:10:09 INFO  : System reset is completed.
15:10:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:10:13 INFO  : ps7_init is completed.
15:10:13 INFO  : ps7_post_config is completed.
15:12:36 INFO  : System reset is completed.
15:12:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:12:40 INFO  : ps7_init is completed.
15:12:40 INFO  : ps7_post_config is completed.
15:13:44 INFO  : System reset is completed.
15:13:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:13:48 INFO  : ps7_init is completed.
15:13:48 INFO  : ps7_post_config is completed.
15:15:15 INFO  : System reset is completed.
15:15:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:15:19 INFO  : ps7_init is completed.
15:15:19 INFO  : ps7_post_config is completed.
15:16:15 INFO  : System reset is completed.
15:16:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:16:19 INFO  : ps7_init is completed.
15:16:19 INFO  : ps7_post_config is completed.
15:17:08 INFO  : System reset is completed.
15:17:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:17:12 INFO  : ps7_init is completed.
15:17:12 INFO  : ps7_post_config is completed.
15:20:01 INFO  : System reset is completed.
15:20:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:20:04 INFO  : ps7_init is completed.
15:20:05 INFO  : ps7_post_config is completed.
15:20:43 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:20:46 INFO  : System reset is completed.
15:20:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:20:50 INFO  : ps7_init is completed.
15:20:50 INFO  : ps7_post_config is completed.
15:21:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:21:39 INFO  : System reset is completed.
15:21:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:21:43 INFO  : ps7_init is completed.
15:21:43 INFO  : ps7_post_config is completed.
15:23:33 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
15:23:33 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
15:23:41 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:23:05 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:34:57 INFO  : System reset is completed.
10:35:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:35:01 INFO  : ps7_init is completed.
10:35:01 INFO  : ps7_post_config is completed.
10:37:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:37:12 INFO  : System reset is completed.
10:37:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:37:16 INFO  : ps7_init is completed.
10:37:16 INFO  : ps7_post_config is completed.
10:38:21 INFO  : System reset is completed.
10:38:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:38:25 INFO  : ps7_init is completed.
10:38:25 INFO  : ps7_post_config is completed.
10:40:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:40:33 INFO  : System reset is completed.
10:40:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:40:37 INFO  : ps7_init is completed.
10:40:37 INFO  : ps7_post_config is completed.
10:41:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:41:57 INFO  : System reset is completed.
10:42:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:42:01 INFO  : ps7_init is completed.
10:42:01 INFO  : ps7_post_config is completed.
10:42:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:42:35 INFO  : System reset is completed.
10:42:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:42:38 INFO  : ps7_init is completed.
10:42:38 INFO  : ps7_post_config is completed.
10:43:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:43:17 INFO  : System reset is completed.
10:43:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:43:21 INFO  : ps7_init is completed.
10:43:21 INFO  : ps7_post_config is completed.
10:44:02 INFO  : System reset is completed.
10:44:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:44:06 INFO  : ps7_init is completed.
10:44:06 INFO  : ps7_post_config is completed.
10:44:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:44:30 INFO  : System reset is completed.
10:44:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:44:34 INFO  : ps7_init is completed.
10:44:34 INFO  : ps7_post_config is completed.
10:45:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:45:06 INFO  : System reset is completed.
10:45:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:45:09 INFO  : ps7_init is completed.
10:45:09 INFO  : ps7_post_config is completed.
10:46:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:46:25 INFO  : System reset is completed.
10:46:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:46:29 INFO  : ps7_init is completed.
10:46:29 INFO  : ps7_post_config is completed.
10:47:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:47:31 INFO  : System reset is completed.
10:47:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:47:35 INFO  : ps7_init is completed.
10:47:35 INFO  : ps7_post_config is completed.
10:50:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:50:05 INFO  : System reset is completed.
10:50:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:50:09 INFO  : ps7_init is completed.
10:50:10 INFO  : ps7_post_config is completed.
10:51:37 INFO  : System reset is completed.
10:51:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:51:41 INFO  : ps7_init is completed.
10:51:41 INFO  : ps7_post_config is completed.
10:54:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:54:06 INFO  : System reset is completed.
10:54:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:54:11 INFO  : ps7_init is completed.
10:54:11 INFO  : ps7_post_config is completed.
10:55:34 INFO  : System reset is completed.
10:55:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:37 INFO  : ps7_init is completed.
10:55:37 INFO  : ps7_post_config is completed.
10:57:39 INFO  : System reset is completed.
10:57:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:57:44 INFO  : ps7_init is completed.
10:57:44 INFO  : ps7_post_config is completed.
11:00:46 INFO  : System reset is completed.
11:00:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:00:49 INFO  : ps7_init is completed.
11:00:49 INFO  : ps7_post_config is completed.
11:06:54 INFO  : System reset is completed.
11:06:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:57 INFO  : ps7_init is completed.
11:06:58 INFO  : ps7_post_config is completed.
11:07:40 INFO  : System reset is completed.
11:07:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:07:44 INFO  : ps7_init is completed.
11:07:44 INFO  : ps7_post_config is completed.
11:08:57 INFO  : System reset is completed.
11:09:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:09:00 INFO  : ps7_init is completed.
11:09:00 INFO  : ps7_post_config is completed.
11:09:45 INFO  : System reset is completed.
11:09:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:09:49 INFO  : ps7_init is completed.
11:09:49 INFO  : ps7_post_config is completed.
11:11:43 INFO  : System reset is completed.
11:11:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:11:47 INFO  : ps7_init is completed.
11:11:47 INFO  : ps7_post_config is completed.
11:13:36 INFO  : System reset is completed.
11:13:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:13:40 INFO  : ps7_init is completed.
11:13:40 INFO  : ps7_post_config is completed.
11:14:52 INFO  : System reset is completed.
11:14:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:14:56 INFO  : ps7_init is completed.
11:14:56 INFO  : ps7_post_config is completed.
11:16:03 INFO  : System reset is completed.
11:16:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:16:07 INFO  : ps7_init is completed.
11:16:07 INFO  : ps7_post_config is completed.
11:16:58 INFO  : System reset is completed.
11:17:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:17:01 INFO  : ps7_init is completed.
11:17:01 INFO  : ps7_post_config is completed.
11:17:43 INFO  : System reset is completed.
11:17:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:17:46 INFO  : ps7_init is completed.
11:17:46 INFO  : ps7_post_config is completed.
11:18:44 INFO  : System reset is completed.
11:18:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:18:48 INFO  : ps7_init is completed.
11:18:48 INFO  : ps7_post_config is completed.
11:19:31 INFO  : System reset is completed.
11:19:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:19:34 INFO  : ps7_init is completed.
11:19:34 INFO  : ps7_post_config is completed.
11:21:03 INFO  : System reset is completed.
11:21:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:21:07 INFO  : ps7_init is completed.
11:21:07 INFO  : ps7_post_config is completed.
11:21:50 INFO  : System reset is completed.
11:21:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:21:53 INFO  : ps7_init is completed.
11:21:53 INFO  : ps7_post_config is completed.
11:23:58 INFO  : System reset is completed.
11:24:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:24:01 INFO  : ps7_init is completed.
11:24:01 INFO  : ps7_post_config is completed.
11:28:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:29:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:29:16 INFO  : System reset is completed.
11:29:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:29:20 INFO  : ps7_init is completed.
11:29:20 INFO  : ps7_post_config is completed.
11:31:29 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:669)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:295)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:31:39 INFO  : System reset is completed.
11:31:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:31:42 INFO  : ps7_init is completed.
11:31:42 INFO  : ps7_post_config is completed.
11:32:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:32:44 INFO  : System reset is completed.
11:32:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:32:48 INFO  : ps7_init is completed.
11:32:48 INFO  : ps7_post_config is completed.
11:33:50 INFO  : System reset is completed.
11:33:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:33:53 INFO  : ps7_init is completed.
11:33:53 INFO  : ps7_post_config is completed.
11:35:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:35:15 INFO  : System reset is completed.
11:35:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:35:19 INFO  : ps7_init is completed.
11:35:19 INFO  : ps7_post_config is completed.
11:35:55 INFO  : System reset is completed.
11:35:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:35:58 INFO  : ps7_init is completed.
11:35:59 INFO  : ps7_post_config is completed.
11:36:47 INFO  : System reset is completed.
11:36:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:36:50 INFO  : ps7_init is completed.
11:36:51 INFO  : ps7_post_config is completed.
11:38:13 INFO  : System reset is completed.
11:38:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:38:16 INFO  : ps7_init is completed.
11:38:16 INFO  : ps7_post_config is completed.
11:39:12 INFO  : System reset is completed.
11:39:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:39:16 INFO  : ps7_init is completed.
11:39:16 INFO  : ps7_post_config is completed.
11:40:54 INFO  : System reset is completed.
11:40:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:40:57 INFO  : ps7_init is completed.
11:40:57 INFO  : ps7_post_config is completed.
11:41:39 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:774)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:295)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:41:48 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:774)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:295)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:41:59 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:774)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:295)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:42:39 INFO  : System reset is completed.
11:42:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:42:43 INFO  : ps7_init is completed.
11:42:43 INFO  : ps7_post_config is completed.
11:43:57 INFO  : System reset is completed.
11:43:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:44:00 INFO  : ps7_init is completed.
11:44:00 INFO  : ps7_post_config is completed.
11:45:22 INFO  : System reset is completed.
11:45:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:45:26 INFO  : ps7_init is completed.
11:45:26 INFO  : ps7_post_config is completed.
11:46:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:46:18 INFO  : System reset is completed.
11:46:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:46:22 INFO  : ps7_init is completed.
11:46:22 INFO  : ps7_post_config is completed.
11:47:54 INFO  : System reset is completed.
11:47:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:47:58 INFO  : ps7_init is completed.
11:47:58 INFO  : ps7_post_config is completed.
11:49:15 INFO  : System reset is completed.
11:49:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:49:19 INFO  : ps7_init is completed.
11:49:19 INFO  : ps7_post_config is completed.
11:51:14 INFO  : System reset is completed.
11:51:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:51:17 INFO  : ps7_init is completed.
11:51:17 INFO  : ps7_post_config is completed.
11:52:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:52:18 INFO  : System reset is completed.
11:52:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:52:22 INFO  : ps7_init is completed.
11:52:22 INFO  : ps7_post_config is completed.
11:54:07 INFO  : System reset is completed.
11:54:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:54:11 INFO  : ps7_init is completed.
11:54:11 INFO  : ps7_post_config is completed.
11:56:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:56:27 INFO  : System reset is completed.
11:56:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:56:30 INFO  : ps7_init is completed.
11:56:30 INFO  : ps7_post_config is completed.
11:59:18 INFO  : System reset is completed.
11:59:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:59:21 INFO  : ps7_init is completed.
11:59:22 INFO  : ps7_post_config is completed.
12:00:30 INFO  : System reset is completed.
12:00:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:00:47 INFO  : ps7_init is completed.
12:00:47 INFO  : ps7_post_config is completed.
12:00:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:00:53 INFO  : System reset is completed.
12:00:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:00:56 INFO  : ps7_init is completed.
12:00:56 INFO  : ps7_post_config is completed.
12:04:52 INFO  : System reset is completed.
12:04:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:04:56 INFO  : ps7_init is completed.
12:04:56 INFO  : ps7_post_config is completed.
12:06:05 INFO  : System reset is completed.
12:06:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:06:09 INFO  : ps7_init is completed.
12:06:09 INFO  : ps7_post_config is completed.
12:07:12 INFO  : System reset is completed.
12:07:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:07:15 INFO  : ps7_init is completed.
12:07:16 INFO  : ps7_post_config is completed.
12:07:43 INFO  : System reset is completed.
12:07:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:07:47 INFO  : ps7_init is completed.
12:07:47 INFO  : ps7_post_config is completed.
12:09:09 INFO  : System reset is completed.
12:09:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:09:12 INFO  : ps7_init is completed.
12:09:12 INFO  : ps7_post_config is completed.
12:10:45 INFO  : System reset is completed.
12:10:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:10:49 INFO  : ps7_init is completed.
12:10:49 INFO  : ps7_post_config is completed.
12:11:59 INFO  : System reset is completed.
12:12:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:12:03 INFO  : ps7_init is completed.
12:12:03 INFO  : ps7_post_config is completed.
12:14:23 INFO  : System reset is completed.
12:14:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:26 INFO  : ps7_init is completed.
12:14:26 INFO  : ps7_post_config is completed.
12:19:27 INFO  : System reset is completed.
12:19:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:31 INFO  : ps7_init is completed.
12:19:31 INFO  : ps7_post_config is completed.
12:20:50 INFO  : System reset is completed.
12:20:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:54 INFO  : ps7_init is completed.
12:20:54 INFO  : ps7_post_config is completed.
12:21:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:56:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:56:21 INFO  : System reset is completed.
12:56:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:56:26 INFO  : ps7_init is completed.
12:56:26 INFO  : ps7_post_config is completed.
12:58:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:58:59 INFO  : System reset is completed.
12:59:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:59:03 INFO  : ps7_init is completed.
12:59:03 INFO  : ps7_post_config is completed.
12:59:35 INFO  : System reset is completed.
12:59:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:59:38 INFO  : ps7_init is completed.
12:59:38 INFO  : ps7_post_config is completed.
13:01:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:01:18 INFO  : System reset is completed.
13:01:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:01:22 INFO  : ps7_init is completed.
13:01:22 INFO  : ps7_post_config is completed.
13:06:24 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:669)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:295)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:06:33 INFO  : System reset is completed.
13:06:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:06:37 INFO  : ps7_init is completed.
13:06:37 INFO  : ps7_post_config is completed.
13:10:27 INFO  : System reset is completed.
13:10:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:10:30 INFO  : ps7_init is completed.
13:10:30 INFO  : ps7_post_config is completed.
13:11:08 INFO  : System reset is completed.
13:11:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:11:12 INFO  : ps7_init is completed.
13:11:12 INFO  : ps7_post_config is completed.
13:17:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:17:57 INFO  : System reset is completed.
13:18:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:18:00 INFO  : ps7_init is completed.
13:18:01 INFO  : ps7_post_config is completed.
13:18:50 INFO  : System reset is completed.
13:18:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:18:53 INFO  : ps7_init is completed.
13:18:54 INFO  : ps7_post_config is completed.
13:19:38 INFO  : System reset is completed.
13:19:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:19:42 INFO  : ps7_init is completed.
13:19:42 INFO  : ps7_post_config is completed.
13:20:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:20:59 INFO  : System reset is completed.
13:21:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:21:03 INFO  : ps7_init is completed.
13:21:03 INFO  : ps7_post_config is completed.
13:22:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:22:25 INFO  : System reset is completed.
13:22:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:22:29 INFO  : ps7_init is completed.
13:22:29 INFO  : ps7_post_config is completed.
13:23:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:23:37 INFO  : System reset is completed.
13:23:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:23:40 INFO  : ps7_init is completed.
13:23:41 INFO  : ps7_post_config is completed.
14:31:38 INFO  : System reset is completed.
14:31:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:42 INFO  : ps7_init is completed.
14:31:42 INFO  : ps7_post_config is completed.
14:32:49 INFO  : System reset is completed.
14:32:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:52 INFO  : ps7_init is completed.
14:32:52 INFO  : ps7_post_config is completed.
14:34:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:35:05 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:35:15 INFO  : System reset is completed.
14:35:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:35:19 INFO  : ps7_init is completed.
14:35:19 INFO  : ps7_post_config is completed.
14:38:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:39:02 INFO  : System reset is completed.
14:39:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:39:06 INFO  : ps7_init is completed.
14:39:06 INFO  : ps7_post_config is completed.
14:40:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:40:31 INFO  : System reset is completed.
14:40:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:40:35 INFO  : ps7_init is completed.
14:40:35 INFO  : ps7_post_config is completed.
14:42:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:42:43 INFO  : System reset is completed.
14:42:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:42:47 INFO  : ps7_init is completed.
14:42:47 INFO  : ps7_post_config is completed.
14:45:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:45:33 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:45:45 INFO  : System reset is completed.
14:45:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:45:49 INFO  : ps7_init is completed.
14:45:49 INFO  : ps7_post_config is completed.
14:48:43 INFO  : System reset is completed.
14:48:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:48:47 INFO  : ps7_init is completed.
14:48:47 INFO  : ps7_post_config is completed.
14:55:04 INFO  : System reset is completed.
14:55:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:55:08 INFO  : ps7_init is completed.
14:55:08 INFO  : ps7_post_config is completed.
14:55:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:55:45 INFO  : System reset is completed.
14:55:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:55:49 INFO  : ps7_init is completed.
14:55:49 INFO  : ps7_post_config is completed.
14:56:49 INFO  : System reset is completed.
14:56:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:53 INFO  : ps7_init is completed.
14:56:53 INFO  : ps7_post_config is completed.
14:58:30 INFO  : System reset is completed.
14:58:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:58:33 INFO  : ps7_init is completed.
14:58:33 INFO  : ps7_post_config is completed.
15:00:06 INFO  : System reset is completed.
15:00:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:00:09 INFO  : ps7_init is completed.
15:00:09 INFO  : ps7_post_config is completed.
15:01:02 INFO  : System reset is completed.
15:01:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:01:06 INFO  : ps7_init is completed.
15:01:06 INFO  : ps7_post_config is completed.
15:01:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:01:42 INFO  : System reset is completed.
15:01:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:01:45 INFO  : ps7_init is completed.
15:01:45 INFO  : ps7_post_config is completed.
15:03:01 INFO  : System reset is completed.
15:03:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:03:04 INFO  : ps7_init is completed.
15:03:04 INFO  : ps7_post_config is completed.
15:03:56 INFO  : System reset is completed.
15:03:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:04:00 INFO  : ps7_init is completed.
15:04:00 INFO  : ps7_post_config is completed.
15:05:15 INFO  : System reset is completed.
15:05:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:19 INFO  : ps7_init is completed.
15:05:19 INFO  : ps7_post_config is completed.
15:17:54 INFO  : System reset is completed.
15:17:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:17:58 INFO  : ps7_init is completed.
15:17:58 INFO  : ps7_post_config is completed.
15:28:57 INFO  : System reset is completed.
15:28:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:29:00 INFO  : ps7_init is completed.
15:29:00 INFO  : ps7_post_config is completed.
15:31:09 INFO  : System reset is completed.
15:31:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:31:13 INFO  : ps7_init is completed.
15:31:13 INFO  : ps7_post_config is completed.
15:34:21 INFO  : System reset is completed.
15:34:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:34:24 INFO  : ps7_init is completed.
15:34:24 INFO  : ps7_post_config is completed.
15:35:54 INFO  : System reset is completed.
15:35:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:35:57 INFO  : ps7_init is completed.
15:35:57 INFO  : ps7_post_config is completed.
15:37:32 INFO  : System reset is completed.
15:37:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:37:35 INFO  : ps7_init is completed.
15:37:35 INFO  : ps7_post_config is completed.
15:39:54 INFO  : System reset is completed.
15:39:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:39:57 INFO  : ps7_init is completed.
15:39:57 INFO  : ps7_post_config is completed.
15:42:36 INFO  : System reset is completed.
15:42:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:42:39 INFO  : ps7_init is completed.
15:42:39 INFO  : ps7_post_config is completed.
15:43:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:43:20 INFO  : System reset is completed.
15:43:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:43:24 INFO  : ps7_init is completed.
15:43:24 INFO  : ps7_post_config is completed.
16:06:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:06:25 INFO  : System reset is completed.
16:06:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:06:28 INFO  : ps7_init is completed.
16:06:29 INFO  : ps7_post_config is completed.
16:07:00 INFO  : System reset is completed.
16:07:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:07:03 INFO  : ps7_init is completed.
16:07:03 INFO  : ps7_post_config is completed.
16:07:48 INFO  : System reset is completed.
16:07:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:07:52 INFO  : ps7_init is completed.
16:07:52 INFO  : ps7_post_config is completed.
16:08:26 INFO  : System reset is completed.
16:08:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:08:30 INFO  : ps7_init is completed.
16:08:30 INFO  : ps7_post_config is completed.
16:08:54 INFO  : System reset is completed.
16:08:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:08:57 INFO  : ps7_init is completed.
16:08:57 INFO  : ps7_post_config is completed.
16:09:32 INFO  : System reset is completed.
16:09:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:09:35 INFO  : ps7_init is completed.
16:09:35 INFO  : ps7_post_config is completed.
16:10:27 INFO  : System reset is completed.
16:10:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:10:30 INFO  : ps7_init is completed.
16:10:30 INFO  : ps7_post_config is completed.
16:11:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:11:19 INFO  : System reset is completed.
16:11:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:11:22 INFO  : ps7_init is completed.
16:11:22 INFO  : ps7_post_config is completed.
16:11:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:11:50 INFO  : System reset is completed.
16:11:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:11:54 INFO  : ps7_init is completed.
16:11:54 INFO  : ps7_post_config is completed.
16:12:42 INFO  : System reset is completed.
16:12:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:12:46 INFO  : ps7_init is completed.
16:12:46 INFO  : ps7_post_config is completed.
16:13:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:13:47 INFO  : System reset is completed.
16:13:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:13:51 INFO  : ps7_init is completed.
16:13:51 INFO  : ps7_post_config is completed.
16:14:35 INFO  : System reset is completed.
16:14:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:14:39 INFO  : ps7_init is completed.
16:14:39 INFO  : ps7_post_config is completed.
16:15:03 INFO  : System reset is completed.
16:15:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:15:07 INFO  : ps7_init is completed.
16:15:07 INFO  : ps7_post_config is completed.
16:15:42 INFO  : System reset is completed.
16:15:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:15:45 INFO  : ps7_init is completed.
16:15:45 INFO  : ps7_post_config is completed.
16:16:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:16:44 INFO  : System reset is completed.
16:16:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:16:48 INFO  : ps7_init is completed.
16:16:48 INFO  : ps7_post_config is completed.
16:17:52 INFO  : System reset is completed.
16:17:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:17:55 INFO  : ps7_init is completed.
16:17:55 INFO  : ps7_post_config is completed.
16:18:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:18:42 INFO  : System reset is completed.
16:18:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:18:46 INFO  : ps7_init is completed.
16:18:46 INFO  : ps7_post_config is completed.
16:19:07 INFO  : System reset is completed.
16:19:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:19:10 INFO  : ps7_init is completed.
16:19:11 INFO  : ps7_post_config is completed.
16:19:52 INFO  : System reset is completed.
16:19:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:19:56 INFO  : ps7_init is completed.
16:19:56 INFO  : ps7_post_config is completed.
16:24:06 INFO  : System reset is completed.
16:24:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:24:09 INFO  : ps7_init is completed.
16:24:10 INFO  : ps7_post_config is completed.
16:24:51 INFO  : System reset is completed.
16:24:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:24:55 INFO  : ps7_init is completed.
16:24:55 INFO  : ps7_post_config is completed.
16:25:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:26:01 INFO  : System reset is completed.
16:26:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:26:04 INFO  : ps7_init is completed.
16:26:04 INFO  : ps7_post_config is completed.
16:26:29 INFO  : System reset is completed.
16:26:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:26:32 INFO  : ps7_init is completed.
16:26:32 INFO  : ps7_post_config is completed.
16:26:54 INFO  : System reset is completed.
16:26:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:26:58 INFO  : ps7_init is completed.
16:26:58 INFO  : ps7_post_config is completed.
16:27:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:27:24 INFO  : System reset is completed.
16:27:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:27:27 INFO  : ps7_init is completed.
16:27:27 INFO  : ps7_post_config is completed.
16:29:53 INFO  : System reset is completed.
16:29:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:29:57 INFO  : ps7_init is completed.
16:29:57 INFO  : ps7_post_config is completed.
16:30:37 INFO  : System reset is completed.
16:30:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:30:41 INFO  : ps7_init is completed.
16:30:41 INFO  : ps7_post_config is completed.
16:31:10 INFO  : System reset is completed.
16:31:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:31:14 INFO  : ps7_init is completed.
16:31:14 INFO  : ps7_post_config is completed.
16:31:53 INFO  : System reset is completed.
16:31:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:31:57 INFO  : ps7_init is completed.
16:31:57 INFO  : ps7_post_config is completed.
16:37:23 INFO  : System reset is completed.
16:37:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:37:27 INFO  : ps7_init is completed.
16:37:27 INFO  : ps7_post_config is completed.
16:37:38 INFO  : System reset is completed.
16:37:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:37:42 INFO  : ps7_init is completed.
16:37:42 INFO  : ps7_post_config is completed.
16:39:21 INFO  : System reset is completed.
16:39:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:39:25 INFO  : ps7_init is completed.
16:39:25 INFO  : ps7_post_config is completed.
16:40:32 INFO  : System reset is completed.
16:40:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:40:35 INFO  : ps7_init is completed.
16:40:35 INFO  : ps7_post_config is completed.
16:43:31 INFO  : System reset is completed.
16:43:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:43:34 INFO  : ps7_init is completed.
16:43:34 INFO  : ps7_post_config is completed.
16:44:10 INFO  : System reset is completed.
16:44:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:44:14 INFO  : ps7_init is completed.
16:44:14 INFO  : ps7_post_config is completed.
16:45:14 INFO  : System reset is completed.
16:45:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:45:17 INFO  : ps7_init is completed.
16:45:17 INFO  : ps7_post_config is completed.
16:46:27 INFO  : System reset is completed.
16:46:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:46:31 INFO  : ps7_init is completed.
16:46:31 INFO  : ps7_post_config is completed.
16:47:32 INFO  : System reset is completed.
16:47:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:47:36 INFO  : ps7_init is completed.
16:47:36 INFO  : ps7_post_config is completed.
16:48:26 INFO  : System reset is completed.
16:48:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:48:30 INFO  : ps7_init is completed.
16:48:30 INFO  : ps7_post_config is completed.
16:49:28 INFO  : System reset is completed.
16:49:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:49:32 INFO  : ps7_init is completed.
16:49:32 INFO  : ps7_post_config is completed.
16:52:18 INFO  : System reset is completed.
16:52:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:52:21 INFO  : ps7_init is completed.
16:52:22 INFO  : ps7_post_config is completed.
16:53:35 INFO  : System reset is completed.
16:53:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:53:38 INFO  : ps7_init is completed.
16:53:38 INFO  : ps7_post_config is completed.
16:56:02 INFO  : System reset is completed.
16:56:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:56:06 INFO  : ps7_init is completed.
16:56:06 INFO  : ps7_post_config is completed.
16:57:00 INFO  : System reset is completed.
16:57:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:57:03 INFO  : ps7_init is completed.
16:57:03 INFO  : ps7_post_config is completed.
16:58:40 INFO  : System reset is completed.
16:58:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:58:43 INFO  : ps7_init is completed.
16:58:43 INFO  : ps7_post_config is completed.
16:59:57 INFO  : System reset is completed.
17:00:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:01 INFO  : ps7_init is completed.
17:00:01 INFO  : ps7_post_config is completed.
17:02:35 INFO  : System reset is completed.
17:02:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:39 INFO  : ps7_init is completed.
17:02:39 INFO  : ps7_post_config is completed.
17:03:13 INFO  : System reset is completed.
17:03:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:03:16 INFO  : ps7_init is completed.
17:03:17 INFO  : ps7_post_config is completed.
17:09:15 INFO  : System reset is completed.
17:09:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:19 INFO  : ps7_init is completed.
17:09:19 INFO  : ps7_post_config is completed.
17:10:08 INFO  : System reset is completed.
17:10:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:10:13 INFO  : ps7_init is completed.
17:10:14 INFO  : ps7_post_config is completed.
17:10:51 INFO  : System reset is completed.
17:10:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:10:55 INFO  : ps7_init is completed.
17:10:55 INFO  : ps7_post_config is completed.
17:17:41 INFO  : System reset is completed.
17:17:44 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:17:45 INFO  : ps7_init is completed.
17:17:45 INFO  : ps7_post_config is completed.
17:18:38 INFO  : System reset is completed.
17:18:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:18:41 INFO  : ps7_init is completed.
17:18:42 INFO  : ps7_post_config is completed.
17:19:48 INFO  : System reset is completed.
17:19:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:19:52 INFO  : ps7_init is completed.
17:19:52 INFO  : ps7_post_config is completed.
17:20:48 INFO  : System reset is completed.
17:20:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:20:52 INFO  : ps7_init is completed.
17:20:52 INFO  : ps7_post_config is completed.
17:21:39 INFO  : System reset is completed.
17:21:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:21:42 INFO  : ps7_init is completed.
17:21:43 INFO  : ps7_post_config is completed.
17:22:23 INFO  : System reset is completed.
17:22:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:22:27 INFO  : ps7_init is completed.
17:22:27 INFO  : ps7_post_config is completed.
17:22:58 INFO  : System reset is completed.
17:23:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:23:01 INFO  : ps7_init is completed.
17:23:01 INFO  : ps7_post_config is completed.
17:25:29 INFO  : System reset is completed.
17:25:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:25:33 INFO  : ps7_init is completed.
17:25:33 INFO  : ps7_post_config is completed.
17:26:32 INFO  : System reset is completed.
17:26:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:26:35 INFO  : ps7_init is completed.
17:26:36 INFO  : ps7_post_config is completed.
17:27:21 INFO  : System reset is completed.
17:27:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:27:25 INFO  : ps7_init is completed.
17:27:25 INFO  : ps7_post_config is completed.
17:28:12 INFO  : System reset is completed.
17:28:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:28:16 INFO  : ps7_init is completed.
17:28:16 INFO  : ps7_post_config is completed.
17:28:49 INFO  : System reset is completed.
17:28:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:28:52 INFO  : ps7_init is completed.
17:28:52 INFO  : ps7_post_config is completed.
17:29:26 INFO  : System reset is completed.
17:29:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:30 INFO  : ps7_init is completed.
17:29:30 INFO  : ps7_post_config is completed.
17:30:29 INFO  : System reset is completed.
17:30:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:30:33 INFO  : ps7_init is completed.
17:30:33 INFO  : ps7_post_config is completed.
17:31:38 INFO  : System reset is completed.
17:31:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:31:41 INFO  : ps7_init is completed.
17:31:42 INFO  : ps7_post_config is completed.
17:32:22 INFO  : System reset is completed.
17:32:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:32:26 INFO  : ps7_init is completed.
17:32:26 INFO  : ps7_post_config is completed.
17:33:39 INFO  : System reset is completed.
17:33:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:33:43 INFO  : ps7_init is completed.
17:33:43 INFO  : ps7_post_config is completed.
17:34:29 INFO  : System reset is completed.
17:34:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:34:33 INFO  : ps7_init is completed.
17:34:33 INFO  : ps7_post_config is completed.
17:35:51 INFO  : System reset is completed.
17:35:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:35:55 INFO  : ps7_init is completed.
17:35:55 INFO  : ps7_post_config is completed.
17:36:26 INFO  : System reset is completed.
17:36:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:36:30 INFO  : ps7_init is completed.
17:36:30 INFO  : ps7_post_config is completed.
17:38:28 INFO  : System reset is completed.
17:38:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:38:33 INFO  : ps7_init is completed.
17:38:33 INFO  : ps7_post_config is completed.
17:39:44 INFO  : System reset is completed.
17:39:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:39:48 INFO  : ps7_init is completed.
17:39:48 INFO  : ps7_post_config is completed.
17:40:28 INFO  : System reset is completed.
17:40:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:40:31 INFO  : ps7_init is completed.
17:40:31 INFO  : ps7_post_config is completed.
17:42:18 INFO  : System reset is completed.
17:42:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:42:21 INFO  : ps7_init is completed.
17:42:21 INFO  : ps7_post_config is completed.
17:43:51 INFO  : System reset is completed.
17:43:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:43:55 INFO  : ps7_init is completed.
17:43:55 INFO  : ps7_post_config is completed.
17:52:16 INFO  : System reset is completed.
17:52:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:52:48 INFO  : ps7_init is completed.
17:52:48 INFO  : ps7_post_config is completed.
17:52:53 INFO  : System reset is completed.
17:52:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:52:57 INFO  : ps7_init is completed.
17:52:57 INFO  : ps7_post_config is completed.
17:57:06 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
17:57:06 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
17:57:18 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:41:50 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:42:07 INFO  : Processing command line option -hwspec C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
11:42:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:45:28 INFO  : System reset is completed.
11:45:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:45:33 INFO  : ps7_init is completed.
11:45:33 INFO  : ps7_post_config is completed.
11:48:07 INFO  : System reset is completed.
11:48:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:48:11 INFO  : ps7_init is completed.
11:48:11 INFO  : ps7_post_config is completed.
11:49:13 INFO  : System reset is completed.
11:49:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:49:17 INFO  : ps7_init is completed.
11:49:17 INFO  : ps7_post_config is completed.
11:50:00 INFO  : System reset is completed.
11:50:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:50:04 INFO  : ps7_init is completed.
11:50:04 INFO  : ps7_post_config is completed.
11:50:29 INFO  : System reset is completed.
11:50:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:50:32 INFO  : ps7_init is completed.
11:50:32 INFO  : ps7_post_config is completed.
11:51:06 INFO  : System reset is completed.
11:51:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:51:10 INFO  : ps7_init is completed.
11:51:10 INFO  : ps7_post_config is completed.
11:51:59 INFO  : System reset is completed.
11:52:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:52:03 INFO  : ps7_init is completed.
11:52:03 INFO  : ps7_post_config is completed.
11:52:42 INFO  : System reset is completed.
11:52:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:52:46 INFO  : ps7_init is completed.
11:52:46 INFO  : ps7_post_config is completed.
11:53:29 INFO  : System reset is completed.
11:53:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:53:33 INFO  : ps7_init is completed.
11:53:33 INFO  : ps7_post_config is completed.
11:56:39 INFO  : System reset is completed.
11:56:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:56:42 INFO  : ps7_init is completed.
11:56:42 INFO  : ps7_post_config is completed.
11:58:04 INFO  : System reset is completed.
11:58:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:58:07 INFO  : ps7_init is completed.
11:58:07 INFO  : ps7_post_config is completed.
12:00:37 INFO  : System reset is completed.
12:00:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:00:40 INFO  : ps7_init is completed.
12:00:40 INFO  : ps7_post_config is completed.
12:01:14 INFO  : System reset is completed.
12:01:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:01:18 INFO  : ps7_init is completed.
12:01:18 INFO  : ps7_post_config is completed.
12:02:17 INFO  : System reset is completed.
12:02:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:02:21 INFO  : ps7_init is completed.
12:02:21 INFO  : ps7_post_config is completed.
12:03:08 INFO  : System reset is completed.
12:03:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:03:12 INFO  : ps7_init is completed.
12:03:12 INFO  : ps7_post_config is completed.
12:03:51 INFO  : System reset is completed.
12:03:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:03:54 INFO  : ps7_init is completed.
12:03:55 INFO  : ps7_post_config is completed.
12:04:39 INFO  : System reset is completed.
12:04:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:04:43 INFO  : ps7_init is completed.
12:04:43 INFO  : ps7_post_config is completed.
12:05:33 INFO  : System reset is completed.
12:05:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:05:37 INFO  : ps7_init is completed.
12:05:37 INFO  : ps7_post_config is completed.
12:06:42 INFO  : System reset is completed.
12:06:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:06:45 INFO  : ps7_init is completed.
12:06:45 INFO  : ps7_post_config is completed.
12:09:57 INFO  : System reset is completed.
12:10:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:10:01 INFO  : ps7_init is completed.
12:10:01 INFO  : ps7_post_config is completed.
12:11:55 INFO  : System reset is completed.
12:11:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:11:58 INFO  : ps7_init is completed.
12:11:58 INFO  : ps7_post_config is completed.
12:13:28 INFO  : System reset is completed.
12:13:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:13:32 INFO  : ps7_init is completed.
12:13:32 INFO  : ps7_post_config is completed.
12:14:37 INFO  : System reset is completed.
12:14:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:40 INFO  : ps7_init is completed.
12:14:41 INFO  : ps7_post_config is completed.
12:16:35 INFO  : System reset is completed.
12:16:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:16:39 INFO  : ps7_init is completed.
12:16:39 INFO  : ps7_post_config is completed.
12:17:11 INFO  : System reset is completed.
12:17:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:17:14 INFO  : ps7_init is completed.
12:17:14 INFO  : ps7_post_config is completed.
12:18:00 INFO  : System reset is completed.
12:18:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:18:03 INFO  : ps7_init is completed.
12:18:03 INFO  : ps7_post_config is completed.
12:18:48 INFO  : System reset is completed.
12:18:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:18:52 INFO  : ps7_init is completed.
12:18:52 INFO  : ps7_post_config is completed.
12:20:35 INFO  : System reset is completed.
12:20:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:38 INFO  : ps7_init is completed.
12:20:38 INFO  : ps7_post_config is completed.
12:21:52 INFO  : System reset is completed.
12:21:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:21:55 INFO  : ps7_init is completed.
12:21:55 INFO  : ps7_post_config is completed.
12:23:44 INFO  : System reset is completed.
12:23:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:23:47 INFO  : ps7_init is completed.
12:23:47 INFO  : ps7_post_config is completed.
12:24:52 INFO  : System reset is completed.
12:24:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:24:55 INFO  : ps7_init is completed.
12:24:55 INFO  : ps7_post_config is completed.
12:25:49 INFO  : System reset is completed.
12:25:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:25:52 INFO  : ps7_init is completed.
12:25:52 INFO  : ps7_post_config is completed.
12:27:20 INFO  : System reset is completed.
12:27:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:27:24 INFO  : ps7_init is completed.
12:27:24 INFO  : ps7_post_config is completed.
12:28:45 INFO  : System reset is completed.
12:28:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:28:48 INFO  : ps7_init is completed.
12:28:48 INFO  : ps7_post_config is completed.
12:39:02 INFO  : System reset is completed.
12:39:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:39:06 INFO  : ps7_init is completed.
12:39:06 INFO  : ps7_post_config is completed.
12:40:30 INFO  : System reset is completed.
12:40:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:40:33 INFO  : ps7_init is completed.
12:40:33 INFO  : ps7_post_config is completed.
12:41:12 INFO  : System reset is completed.
12:41:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:41:15 INFO  : ps7_init is completed.
12:41:16 INFO  : ps7_post_config is completed.
12:41:55 INFO  : System reset is completed.
12:41:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:41:58 INFO  : ps7_init is completed.
12:41:58 INFO  : ps7_post_config is completed.
12:42:50 INFO  : System reset is completed.
12:42:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:42:54 INFO  : ps7_init is completed.
12:42:54 INFO  : ps7_post_config is completed.
12:44:37 INFO  : System reset is completed.
12:44:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:44:41 INFO  : ps7_init is completed.
12:44:41 INFO  : ps7_post_config is completed.
12:45:20 INFO  : System reset is completed.
12:45:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:45:24 INFO  : ps7_init is completed.
12:45:24 INFO  : ps7_post_config is completed.
12:46:54 INFO  : System reset is completed.
12:46:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:46:57 INFO  : ps7_init is completed.
12:46:58 INFO  : ps7_post_config is completed.
12:47:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:47:36 INFO  : System reset is completed.
12:47:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:47:39 INFO  : ps7_init is completed.
12:47:40 INFO  : ps7_post_config is completed.
12:49:24 INFO  : System reset is completed.
12:49:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:49:27 INFO  : ps7_init is completed.
12:49:27 INFO  : ps7_post_config is completed.
12:49:59 INFO  : System reset is completed.
12:50:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:50:02 INFO  : ps7_init is completed.
12:50:02 INFO  : ps7_post_config is completed.
12:52:06 INFO  : System reset is completed.
12:52:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:52:10 INFO  : ps7_init is completed.
12:52:10 INFO  : ps7_post_config is completed.
12:52:53 INFO  : System reset is completed.
12:52:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:52:57 INFO  : ps7_init is completed.
12:52:57 INFO  : ps7_post_config is completed.
12:54:03 INFO  : System reset is completed.
12:54:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:54:07 INFO  : ps7_init is completed.
12:54:07 INFO  : ps7_post_config is completed.
12:54:46 INFO  : System reset is completed.
12:54:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:54:50 INFO  : ps7_init is completed.
12:54:50 INFO  : ps7_post_config is completed.
12:55:55 INFO  : System reset is completed.
12:55:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:55:58 INFO  : ps7_init is completed.
12:55:58 INFO  : ps7_post_config is completed.
12:57:47 INFO  : System reset is completed.
12:57:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:57:50 INFO  : ps7_init is completed.
12:57:51 INFO  : ps7_post_config is completed.
12:58:43 INFO  : System reset is completed.
12:58:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:58:47 INFO  : ps7_init is completed.
12:58:47 INFO  : ps7_post_config is completed.
13:27:06 INFO  : System reset is completed.
13:27:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:27:10 INFO  : ps7_init is completed.
13:27:10 INFO  : ps7_post_config is completed.
13:28:56 INFO  : System reset is completed.
13:28:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:29:00 INFO  : ps7_init is completed.
13:29:00 INFO  : ps7_post_config is completed.
13:30:14 INFO  : System reset is completed.
13:30:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:30:17 INFO  : ps7_init is completed.
13:30:18 INFO  : ps7_post_config is completed.
13:31:08 INFO  : System reset is completed.
13:31:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:31:12 INFO  : ps7_init is completed.
13:31:12 INFO  : ps7_post_config is completed.
13:31:57 INFO  : System reset is completed.
13:32:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:32:02 INFO  : ps7_init is completed.
13:32:02 INFO  : ps7_post_config is completed.
13:33:07 INFO  : System reset is completed.
13:33:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:33:11 INFO  : ps7_init is completed.
13:33:11 INFO  : ps7_post_config is completed.
13:34:06 INFO  : System reset is completed.
13:34:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:34:09 INFO  : ps7_init is completed.
13:34:10 INFO  : ps7_post_config is completed.
13:34:42 INFO  : System reset is completed.
13:34:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:34:46 INFO  : ps7_init is completed.
13:34:46 INFO  : ps7_post_config is completed.
13:38:02 INFO  : System reset is completed.
13:38:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:38:06 INFO  : ps7_init is completed.
13:38:06 INFO  : ps7_post_config is completed.
13:38:53 INFO  : System reset is completed.
13:38:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:38:57 INFO  : ps7_init is completed.
13:38:57 INFO  : ps7_post_config is completed.
13:40:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:40:06 INFO  : System reset is completed.
13:40:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:40:10 INFO  : ps7_init is completed.
13:40:10 INFO  : ps7_post_config is completed.
13:40:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:40:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:41:06 INFO  : System reset is completed.
13:41:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:41:10 INFO  : ps7_init is completed.
13:41:10 INFO  : ps7_post_config is completed.
13:43:08 INFO  : System reset is completed.
13:43:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:43:12 INFO  : ps7_init is completed.
13:43:12 INFO  : ps7_post_config is completed.
13:43:47 INFO  : System reset is completed.
13:43:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:43:50 INFO  : ps7_init is completed.
13:43:50 INFO  : ps7_post_config is completed.
13:44:25 INFO  : System reset is completed.
13:44:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:44:29 INFO  : ps7_init is completed.
13:44:29 INFO  : ps7_post_config is completed.
13:45:15 INFO  : System reset is completed.
13:45:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:45:22 INFO  : ps7_init is completed.
13:45:22 INFO  : ps7_post_config is completed.
13:45:56 INFO  : System reset is completed.
13:45:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:45:59 INFO  : ps7_init is completed.
13:45:59 INFO  : ps7_post_config is completed.
13:46:10 INFO  : System reset is completed.
13:46:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:46:14 INFO  : ps7_init is completed.
13:46:14 INFO  : ps7_post_config is completed.
13:47:19 INFO  : System reset is completed.
13:47:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:47:23 INFO  : ps7_init is completed.
13:47:23 INFO  : ps7_post_config is completed.
13:48:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:48:52 INFO  : System reset is completed.
13:48:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:48:56 INFO  : ps7_init is completed.
13:48:56 INFO  : ps7_post_config is completed.
13:49:28 INFO  : System reset is completed.
13:49:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:49:33 INFO  : ps7_init is completed.
13:49:33 INFO  : ps7_post_config is completed.
13:49:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:50:19 INFO  : System reset is completed.
13:50:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:50:23 INFO  : ps7_init is completed.
13:50:23 INFO  : ps7_post_config is completed.
13:50:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:51:32 INFO  : System reset is completed.
13:51:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:51:36 INFO  : ps7_init is completed.
13:51:36 INFO  : ps7_post_config is completed.
13:52:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:52:03 INFO  : System reset is completed.
13:52:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:52:08 INFO  : ps7_init is completed.
13:52:08 INFO  : ps7_post_config is completed.
13:52:31 INFO  : System reset is completed.
13:52:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:52:36 INFO  : ps7_init is completed.
13:52:36 INFO  : ps7_post_config is completed.
13:53:14 INFO  : System reset is completed.
13:53:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:53:17 INFO  : ps7_init is completed.
13:53:18 INFO  : ps7_post_config is completed.
13:55:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:55:36 INFO  : System reset is completed.
13:55:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:55:40 INFO  : ps7_init is completed.
13:55:40 INFO  : ps7_post_config is completed.
13:57:37 INFO  : System reset is completed.
13:57:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:57:40 INFO  : ps7_init is completed.
13:57:41 INFO  : ps7_post_config is completed.
14:01:04 INFO  : System reset is completed.
14:01:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:01:07 INFO  : ps7_init is completed.
14:01:07 INFO  : ps7_post_config is completed.
14:05:35 INFO  : System reset is completed.
14:05:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:39 INFO  : ps7_init is completed.
14:05:39 INFO  : ps7_post_config is completed.
14:07:23 INFO  : System reset is completed.
14:07:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:07:27 INFO  : ps7_init is completed.
14:07:27 INFO  : ps7_post_config is completed.
14:09:09 INFO  : System reset is completed.
14:09:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:09:12 INFO  : ps7_init is completed.
14:09:12 INFO  : ps7_post_config is completed.
14:09:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:09:55 INFO  : System reset is completed.
14:09:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:09:58 INFO  : ps7_init is completed.
14:09:58 INFO  : ps7_post_config is completed.
14:10:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:10:56 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:11:07 INFO  : System reset is completed.
14:11:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:11:10 INFO  : ps7_init is completed.
14:11:10 INFO  : ps7_post_config is completed.
14:11:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:11:53 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:12:08 INFO  : System reset is completed.
14:12:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:11 INFO  : ps7_init is completed.
14:12:11 INFO  : ps7_post_config is completed.
14:15:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:16:15 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:16:38 INFO  : System reset is completed.
14:16:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:16:42 INFO  : ps7_init is completed.
14:16:42 INFO  : ps7_post_config is completed.
14:18:38 INFO  : System reset is completed.
14:18:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:18:42 INFO  : ps7_init is completed.
14:18:42 INFO  : ps7_post_config is completed.
14:20:25 INFO  : System reset is completed.
14:20:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:20:29 INFO  : ps7_init is completed.
14:20:29 INFO  : ps7_post_config is completed.
14:21:04 INFO  : System reset is completed.
14:21:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:21:08 INFO  : ps7_init is completed.
14:21:08 INFO  : ps7_post_config is completed.
14:23:10 INFO  : System reset is completed.
14:23:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:23:15 INFO  : ps7_init is completed.
14:23:15 INFO  : ps7_post_config is completed.
14:24:07 INFO  : System reset is completed.
14:24:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:24:10 INFO  : ps7_init is completed.
14:24:10 INFO  : ps7_post_config is completed.
14:24:32 INFO  : System reset is completed.
14:24:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:24:35 INFO  : ps7_init is completed.
14:24:35 INFO  : ps7_post_config is completed.
14:24:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:25:08 INFO  : System reset is completed.
14:25:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:25:11 INFO  : ps7_init is completed.
14:25:12 INFO  : ps7_post_config is completed.
14:25:40 INFO  : System reset is completed.
14:25:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:25:43 INFO  : ps7_init is completed.
14:25:43 INFO  : ps7_post_config is completed.
14:26:48 INFO  : System reset is completed.
14:26:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:26:51 INFO  : ps7_init is completed.
14:26:51 INFO  : ps7_post_config is completed.
14:27:13 INFO  : System reset is completed.
14:27:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:27:17 INFO  : ps7_init is completed.
14:27:17 INFO  : ps7_post_config is completed.
14:28:38 INFO  : System reset is completed.
14:28:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:41 INFO  : ps7_init is completed.
14:28:41 INFO  : ps7_post_config is completed.
14:29:12 INFO  : System reset is completed.
14:29:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:29:16 INFO  : ps7_init is completed.
14:29:16 INFO  : ps7_post_config is completed.
14:30:46 INFO  : System reset is completed.
14:30:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:30:50 INFO  : ps7_init is completed.
14:30:50 INFO  : ps7_post_config is completed.
14:31:14 INFO  : System reset is completed.
14:31:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:18 INFO  : ps7_init is completed.
14:31:18 INFO  : ps7_post_config is completed.
14:31:39 INFO  : System reset is completed.
14:31:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:43 INFO  : ps7_init is completed.
14:31:43 INFO  : ps7_post_config is completed.
14:32:08 INFO  : System reset is completed.
14:32:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:12 INFO  : ps7_init is completed.
14:32:12 INFO  : ps7_post_config is completed.
14:33:40 INFO  : System reset is completed.
14:33:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:33:44 INFO  : ps7_init is completed.
14:33:44 INFO  : ps7_post_config is completed.
14:34:16 INFO  : System reset is completed.
14:34:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:34:20 INFO  : ps7_init is completed.
14:34:20 INFO  : ps7_post_config is completed.
14:35:00 INFO  : System reset is completed.
14:35:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:35:04 INFO  : ps7_init is completed.
14:35:04 INFO  : ps7_post_config is completed.
14:35:38 INFO  : System reset is completed.
14:35:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:35:41 INFO  : ps7_init is completed.
14:35:41 INFO  : ps7_post_config is completed.
14:36:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:36:57 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:39:34 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:41:37 INFO  : Processing command line option -hwspec C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
14:41:41 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:41:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:42:30 INFO  : System reset is completed.
14:42:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:42:34 INFO  : ps7_init is completed.
14:42:34 INFO  : ps7_post_config is completed.
14:43:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:43:47 INFO  : System reset is completed.
14:43:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:43:50 INFO  : ps7_init is completed.
14:43:50 INFO  : ps7_post_config is completed.
14:44:53 INFO  : System reset is completed.
14:44:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:44:57 INFO  : ps7_init is completed.
14:44:57 INFO  : ps7_post_config is completed.
14:50:50 INFO  : System reset is completed.
14:50:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:50:53 INFO  : ps7_init is completed.
14:50:53 INFO  : ps7_post_config is completed.
14:51:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:51:59 INFO  : System reset is completed.
14:52:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:52:03 INFO  : ps7_init is completed.
14:52:03 INFO  : ps7_post_config is completed.
14:57:28 INFO  : System reset is completed.
14:57:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:57:32 INFO  : ps7_init is completed.
14:57:32 INFO  : ps7_post_config is completed.
15:03:35 INFO  : System reset is completed.
15:03:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:03:39 INFO  : ps7_init is completed.
15:03:39 INFO  : ps7_post_config is completed.
15:04:17 INFO  : System reset is completed.
15:04:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:04:21 INFO  : ps7_init is completed.
15:04:21 INFO  : ps7_post_config is completed.
15:05:02 INFO  : System reset is completed.
15:05:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:06 INFO  : ps7_init is completed.
15:05:06 INFO  : ps7_post_config is completed.
15:05:31 INFO  : System reset is completed.
15:05:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:36 INFO  : ps7_init is completed.
15:05:36 INFO  : ps7_post_config is completed.
15:06:28 INFO  : System reset is completed.
15:06:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:32 INFO  : ps7_init is completed.
15:06:32 INFO  : ps7_post_config is completed.
15:06:55 INFO  : System reset is completed.
15:06:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:59 INFO  : ps7_init is completed.
15:06:59 INFO  : ps7_post_config is completed.
15:07:24 INFO  : System reset is completed.
15:07:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:07:28 INFO  : ps7_init is completed.
15:07:28 INFO  : ps7_post_config is completed.
15:07:50 INFO  : System reset is completed.
15:07:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:07:53 INFO  : ps7_init is completed.
15:07:53 INFO  : ps7_post_config is completed.
15:08:20 INFO  : System reset is completed.
15:08:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:08:23 INFO  : ps7_init is completed.
15:08:23 INFO  : ps7_post_config is completed.
15:08:54 INFO  : System reset is completed.
15:08:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:08:57 INFO  : ps7_init is completed.
15:08:57 INFO  : ps7_post_config is completed.
15:09:52 INFO  : System reset is completed.
15:09:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:09:56 INFO  : ps7_init is completed.
15:09:56 INFO  : ps7_post_config is completed.
15:10:35 INFO  : System reset is completed.
15:10:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:10:39 INFO  : ps7_init is completed.
15:10:39 INFO  : ps7_post_config is completed.
15:11:29 INFO  : System reset is completed.
15:11:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:11:33 INFO  : ps7_init is completed.
15:11:33 INFO  : ps7_post_config is completed.
15:13:21 INFO  : System reset is completed.
15:13:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:13:25 INFO  : ps7_init is completed.
15:13:25 INFO  : ps7_post_config is completed.
15:15:41 INFO  : System reset is completed.
15:15:44 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:15:45 INFO  : ps7_init is completed.
15:15:45 INFO  : ps7_post_config is completed.
15:18:02 INFO  : System reset is completed.
15:18:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:18:07 INFO  : ps7_init is completed.
15:18:07 INFO  : ps7_post_config is completed.
15:20:23 INFO  : System reset is completed.
15:20:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:20:27 INFO  : ps7_init is completed.
15:20:27 INFO  : ps7_post_config is completed.
15:25:59 INFO  : System reset is completed.
15:26:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:26:03 INFO  : ps7_init is completed.
15:26:03 INFO  : ps7_post_config is completed.
15:26:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:26:56 INFO  : System reset is completed.
15:26:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:27:00 INFO  : ps7_init is completed.
15:27:00 INFO  : ps7_post_config is completed.
15:27:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:27:51 INFO  : System reset is completed.
15:27:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:27:56 INFO  : ps7_init is completed.
15:27:56 INFO  : ps7_post_config is completed.
15:29:43 INFO  : System reset is completed.
15:29:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:29:46 INFO  : ps7_init is completed.
15:29:47 INFO  : ps7_post_config is completed.
15:30:29 INFO  : System reset is completed.
15:30:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:30:32 INFO  : ps7_init is completed.
15:30:33 INFO  : ps7_post_config is completed.
15:31:35 INFO  : System reset is completed.
15:31:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:31:39 INFO  : ps7_init is completed.
15:31:39 INFO  : ps7_post_config is completed.
15:34:04 INFO  : System reset is completed.
15:34:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:34:07 INFO  : ps7_init is completed.
15:34:08 INFO  : ps7_post_config is completed.
15:34:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:34:57 INFO  : System reset is completed.
15:34:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:35:00 INFO  : ps7_init is completed.
15:35:00 INFO  : ps7_post_config is completed.
15:36:00 INFO  : System reset is completed.
15:36:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:36:04 INFO  : ps7_init is completed.
15:36:04 INFO  : ps7_post_config is completed.
15:36:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:36:33 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:36:48 INFO  : System reset is completed.
15:36:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:36:51 INFO  : ps7_init is completed.
15:36:52 INFO  : ps7_post_config is completed.
15:37:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:37:41 INFO  : System reset is completed.
15:37:44 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:37:45 INFO  : ps7_init is completed.
15:37:45 INFO  : ps7_post_config is completed.
15:38:28 INFO  : System reset is completed.
15:38:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:38:32 INFO  : ps7_init is completed.
15:38:32 INFO  : ps7_post_config is completed.
15:38:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:39:06 INFO  : System reset is completed.
15:39:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:39:09 INFO  : ps7_init is completed.
15:39:09 INFO  : ps7_post_config is completed.
15:39:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:39:48 INFO  : System reset is completed.
15:39:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:39:52 INFO  : ps7_init is completed.
15:39:52 INFO  : ps7_post_config is completed.
15:40:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:40:24 INFO  : System reset is completed.
15:40:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:40:28 INFO  : ps7_init is completed.
15:40:28 INFO  : ps7_post_config is completed.
15:40:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:41:02 INFO  : System reset is completed.
15:41:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:41:06 INFO  : ps7_init is completed.
15:41:06 INFO  : ps7_post_config is completed.
15:41:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:41:25 INFO  : System reset is completed.
15:41:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:41:28 INFO  : ps7_init is completed.
15:41:28 INFO  : ps7_post_config is completed.
15:42:09 INFO  : System reset is completed.
15:42:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:42:13 INFO  : ps7_init is completed.
15:42:13 INFO  : ps7_post_config is completed.
15:42:49 INFO  : System reset is completed.
15:42:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:42:52 INFO  : ps7_init is completed.
15:42:52 INFO  : ps7_post_config is completed.
15:43:27 INFO  : System reset is completed.
15:43:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:43:31 INFO  : ps7_init is completed.
15:43:31 INFO  : ps7_post_config is completed.
15:44:37 INFO  : System reset is completed.
15:44:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:44:40 INFO  : ps7_init is completed.
15:44:41 INFO  : ps7_post_config is completed.
15:45:08 INFO  : System reset is completed.
15:45:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:45:12 INFO  : ps7_init is completed.
15:45:12 INFO  : ps7_post_config is completed.
15:45:40 INFO  : System reset is completed.
15:45:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:45:43 INFO  : ps7_init is completed.
15:45:43 INFO  : ps7_post_config is completed.
15:46:26 INFO  : System reset is completed.
15:46:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:46:30 INFO  : ps7_init is completed.
15:46:30 INFO  : ps7_post_config is completed.
15:53:59 INFO  : System reset is completed.
15:54:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:54:03 INFO  : ps7_init is completed.
15:54:03 INFO  : ps7_post_config is completed.
15:54:50 INFO  : System reset is completed.
15:54:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:54:53 INFO  : ps7_init is completed.
15:54:53 INFO  : ps7_post_config is completed.
15:55:25 INFO  : System reset is completed.
15:55:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:55:28 INFO  : ps7_init is completed.
15:55:28 INFO  : ps7_post_config is completed.
15:56:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:56:07 INFO  : System reset is completed.
15:56:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:56:11 INFO  : ps7_init is completed.
15:56:11 INFO  : ps7_post_config is completed.
15:57:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:57:14 INFO  : System reset is completed.
15:57:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:57:18 INFO  : ps7_init is completed.
15:57:18 INFO  : ps7_post_config is completed.
15:58:10 INFO  : System reset is completed.
15:58:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:58:14 INFO  : ps7_init is completed.
15:58:14 INFO  : ps7_post_config is completed.
16:09:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:09:56 INFO  : System reset is completed.
16:09:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:09:59 INFO  : ps7_init is completed.
16:10:00 INFO  : ps7_post_config is completed.
16:18:20 INFO  : System reset is completed.
16:18:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:18:24 INFO  : ps7_init is completed.
16:18:24 INFO  : ps7_post_config is completed.
16:22:13 INFO  : System reset is completed.
16:22:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:22:17 INFO  : ps7_init is completed.
16:22:17 INFO  : ps7_post_config is completed.
16:24:38 INFO  : System reset is completed.
16:24:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:24:41 INFO  : ps7_init is completed.
16:24:42 INFO  : ps7_post_config is completed.
16:25:16 INFO  : System reset is completed.
16:25:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:25:20 INFO  : ps7_init is completed.
16:25:20 INFO  : ps7_post_config is completed.
16:28:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:28:54 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:30:23 INFO  : System reset is completed.
16:30:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:30:26 INFO  : ps7_init is completed.
16:30:26 INFO  : ps7_post_config is completed.
16:31:41 INFO  : System reset is completed.
16:31:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:31:44 INFO  : ps7_init is completed.
16:31:44 INFO  : ps7_post_config is completed.
16:32:30 INFO  : System reset is completed.
16:32:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:34 INFO  : ps7_init is completed.
16:32:34 INFO  : ps7_post_config is completed.
16:33:51 INFO  : System reset is completed.
16:33:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:33:55 INFO  : ps7_init is completed.
16:33:55 INFO  : ps7_post_config is completed.
16:35:59 INFO  : System reset is completed.
16:36:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:36:02 INFO  : ps7_init is completed.
16:36:02 INFO  : ps7_post_config is completed.
16:37:48 INFO  : System reset is completed.
16:37:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:37:52 INFO  : ps7_init is completed.
16:37:52 INFO  : ps7_post_config is completed.
16:38:45 INFO  : System reset is completed.
16:38:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:38:48 INFO  : ps7_init is completed.
16:38:48 INFO  : ps7_post_config is completed.
16:39:25 INFO  : System reset is completed.
16:39:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:39:29 INFO  : ps7_init is completed.
16:39:29 INFO  : ps7_post_config is completed.
16:40:38 INFO  : System reset is completed.
16:40:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:40:41 INFO  : ps7_init is completed.
16:40:41 INFO  : ps7_post_config is completed.
16:42:14 INFO  : System reset is completed.
16:42:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:42:17 INFO  : ps7_init is completed.
16:42:17 INFO  : ps7_post_config is completed.
16:43:35 INFO  : System reset is completed.
16:43:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:43:39 INFO  : ps7_init is completed.
16:43:39 INFO  : ps7_post_config is completed.
16:44:54 INFO  : System reset is completed.
16:44:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:44:58 INFO  : ps7_init is completed.
16:44:58 INFO  : ps7_post_config is completed.
16:45:56 INFO  : System reset is completed.
16:45:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:46:00 INFO  : ps7_init is completed.
16:46:00 INFO  : ps7_post_config is completed.
16:48:16 INFO  : System reset is completed.
16:48:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:48:20 INFO  : ps7_init is completed.
16:48:20 INFO  : ps7_post_config is completed.
16:49:25 INFO  : System reset is completed.
16:49:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:49:29 INFO  : ps7_init is completed.
16:49:29 INFO  : ps7_post_config is completed.
16:50:52 INFO  : System reset is completed.
16:50:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:50:55 INFO  : ps7_init is completed.
16:50:56 INFO  : ps7_post_config is completed.
16:54:49 INFO  : System reset is completed.
16:54:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:54:53 INFO  : ps7_init is completed.
16:54:53 INFO  : ps7_post_config is completed.
16:56:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:56:12 INFO  : System reset is completed.
16:56:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:56:15 INFO  : ps7_init is completed.
16:56:15 INFO  : ps7_post_config is completed.
16:56:43 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:56:48 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:57:04 INFO  : System reset is completed.
16:57:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:57:08 INFO  : ps7_init is completed.
16:57:08 INFO  : ps7_post_config is completed.
16:57:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:57:46 INFO  : System reset is completed.
16:57:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:57:50 INFO  : ps7_init is completed.
16:57:50 INFO  : ps7_post_config is completed.
16:58:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:58:46 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:59:03 INFO  : System reset is completed.
16:59:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:59:09 INFO  : ps7_init is completed.
16:59:09 INFO  : ps7_post_config is completed.
17:00:21 INFO  : System reset is completed.
17:00:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:24 INFO  : ps7_init is completed.
17:00:24 INFO  : ps7_post_config is completed.
17:02:20 INFO  : System reset is completed.
17:02:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:24 INFO  : ps7_init is completed.
17:02:24 INFO  : ps7_post_config is completed.
17:03:07 INFO  : System reset is completed.
17:03:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:03:10 INFO  : ps7_init is completed.
17:03:11 INFO  : ps7_post_config is completed.
17:06:12 INFO  : System reset is completed.
17:06:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:06:16 INFO  : ps7_init is completed.
17:06:16 INFO  : ps7_post_config is completed.
17:09:54 INFO  : System reset is completed.
17:09:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:58 INFO  : ps7_init is completed.
17:09:58 INFO  : ps7_post_config is completed.
17:10:37 INFO  : System reset is completed.
17:10:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:10:40 INFO  : ps7_init is completed.
17:10:40 INFO  : ps7_post_config is completed.
17:11:43 INFO  : System reset is completed.
17:11:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:11:46 INFO  : ps7_init is completed.
17:11:46 INFO  : ps7_post_config is completed.
17:28:33 INFO  : System reset is completed.
17:28:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:28:37 INFO  : ps7_init is completed.
17:28:37 INFO  : ps7_post_config is completed.
17:30:11 INFO  : System reset is completed.
17:30:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:30:16 INFO  : ps7_init is completed.
17:30:16 INFO  : ps7_post_config is completed.
17:31:30 INFO  : System reset is completed.
17:31:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:31:35 INFO  : ps7_init is completed.
17:31:36 INFO  : ps7_post_config is completed.
17:32:23 INFO  : System reset is completed.
17:32:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:32:28 INFO  : ps7_init is completed.
17:32:28 INFO  : ps7_post_config is completed.
17:46:07 INFO  : System reset is completed.
17:46:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:46:11 INFO  : ps7_init is completed.
17:46:11 INFO  : ps7_post_config is completed.
17:47:31 INFO  : System reset is completed.
17:47:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:47:35 INFO  : ps7_init is completed.
17:47:35 INFO  : ps7_post_config is completed.
17:54:22 INFO  : System reset is completed.
17:54:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:54:26 INFO  : ps7_init is completed.
17:54:26 INFO  : ps7_post_config is completed.
18:00:04 INFO  : System reset is completed.
18:00:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:00:07 INFO  : ps7_init is completed.
18:00:07 INFO  : ps7_post_config is completed.
18:04:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:04:41 INFO  : System reset is completed.
18:04:44 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:04:44 INFO  : ps7_init is completed.
18:04:44 INFO  : ps7_post_config is completed.
18:06:06 INFO  : System reset is completed.
18:06:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:06:09 INFO  : ps7_init is completed.
18:06:09 INFO  : ps7_post_config is completed.
18:20:07 INFO  : System reset is completed.
18:20:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:20:10 INFO  : ps7_init is completed.
18:20:10 INFO  : ps7_post_config is completed.
18:21:09 INFO  : System reset is completed.
18:21:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:21:13 INFO  : ps7_init is completed.
18:21:13 INFO  : ps7_post_config is completed.
18:22:57 INFO  : System reset is completed.
18:23:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:23:01 INFO  : ps7_init is completed.
18:23:01 INFO  : ps7_post_config is completed.
18:28:23 INFO  : System reset is completed.
18:28:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:28:26 INFO  : ps7_init is completed.
18:28:26 INFO  : ps7_post_config is completed.
18:30:13 INFO  : System reset is completed.
18:30:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:30:16 INFO  : ps7_init is completed.
18:30:16 INFO  : ps7_post_config is completed.
18:35:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:35:54 INFO  : System reset is completed.
18:35:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:35:57 INFO  : ps7_init is completed.
18:35:57 INFO  : ps7_post_config is completed.
18:36:46 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:50:03 INFO  : Processing command line option -hwspec C:/designs/project_3/project_3.sdk/design_1_wrapper.hdf.
10:50:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:50:07 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:08:28 INFO  : System reset is completed.
11:08:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:08:32 INFO  : ps7_init is completed.
11:08:33 INFO  : ps7_post_config is completed.
11:09:39 INFO  : System reset is completed.
11:09:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:09:43 INFO  : ps7_init is completed.
11:09:43 INFO  : ps7_post_config is completed.
11:12:04 INFO  : System reset is completed.
11:12:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:12:07 INFO  : ps7_init is completed.
11:12:08 INFO  : ps7_post_config is completed.
11:13:33 INFO  : System reset is completed.
11:13:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:13:36 INFO  : ps7_init is completed.
11:13:36 INFO  : ps7_post_config is completed.
11:15:23 INFO  : System reset is completed.
11:15:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:15:28 INFO  : ps7_init is completed.
11:15:28 INFO  : ps7_post_config is completed.
11:27:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:27:45 INFO  : System reset is completed.
11:27:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:27:50 INFO  : ps7_init is completed.
11:27:50 INFO  : ps7_post_config is completed.
11:28:22 INFO  : System reset is completed.
11:28:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:28:26 INFO  : ps7_init is completed.
11:28:26 INFO  : ps7_post_config is completed.
11:29:52 INFO  : System reset is completed.
11:29:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:29:58 INFO  : ps7_init is completed.
11:29:58 INFO  : ps7_post_config is completed.
11:30:52 INFO  : System reset is completed.
11:30:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:30:57 INFO  : ps7_init is completed.
11:30:57 INFO  : ps7_post_config is completed.
11:32:20 INFO  : System reset is completed.
11:32:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:32:24 INFO  : ps7_init is completed.
11:32:24 INFO  : ps7_post_config is completed.
11:33:03 INFO  : System reset is completed.
11:33:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:33:06 INFO  : ps7_init is completed.
11:33:07 INFO  : ps7_post_config is completed.
11:33:59 INFO  : System reset is completed.
11:34:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:34:05 INFO  : ps7_init is completed.
11:34:06 INFO  : ps7_post_config is completed.
11:34:35 INFO  : System reset is completed.
11:34:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:34:42 INFO  : ps7_init is completed.
11:34:42 INFO  : ps7_post_config is completed.
11:38:37 INFO  : System reset is completed.
11:38:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:38:42 INFO  : ps7_init is completed.
11:38:42 INFO  : ps7_post_config is completed.
11:39:45 INFO  : System reset is completed.
11:39:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:39:49 INFO  : ps7_init is completed.
11:39:49 INFO  : ps7_post_config is completed.
11:41:44 INFO  : System reset is completed.
11:41:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:41:47 INFO  : ps7_init is completed.
11:41:47 INFO  : ps7_post_config is completed.
11:42:37 INFO  : System reset is completed.
11:42:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:42:40 INFO  : ps7_init is completed.
11:42:40 INFO  : ps7_post_config is completed.
11:43:13 INFO  : System reset is completed.
11:43:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:43:17 INFO  : ps7_init is completed.
11:43:17 INFO  : ps7_post_config is completed.
11:43:49 INFO  : System reset is completed.
11:43:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:43:53 INFO  : ps7_init is completed.
11:43:53 INFO  : ps7_post_config is completed.
11:45:05 INFO  : System reset is completed.
11:45:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:45:09 INFO  : ps7_init is completed.
11:45:09 INFO  : ps7_post_config is completed.
11:45:59 INFO  : System reset is completed.
11:46:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:46:03 INFO  : ps7_init is completed.
11:46:03 INFO  : ps7_post_config is completed.
11:46:48 INFO  : System reset is completed.
11:46:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:46:51 INFO  : ps7_init is completed.
11:46:51 INFO  : ps7_post_config is completed.
11:48:07 INFO  : System reset is completed.
11:48:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:48:11 INFO  : ps7_init is completed.
11:48:11 INFO  : ps7_post_config is completed.
11:54:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:55:23 INFO  : System reset is completed.
11:55:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:55:27 INFO  : ps7_init is completed.
11:55:27 INFO  : ps7_post_config is completed.
12:00:58 INFO  : System reset is completed.
12:01:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:01:01 INFO  : ps7_init is completed.
12:01:01 INFO  : ps7_post_config is completed.
12:02:56 INFO  : System reset is completed.
12:02:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:03:00 INFO  : ps7_init is completed.
12:03:00 INFO  : ps7_post_config is completed.
12:03:44 INFO  : System reset is completed.
12:03:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:03:51 INFO  : ps7_init is completed.
12:03:51 INFO  : ps7_post_config is completed.
12:05:12 INFO  : System reset is completed.
12:05:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:05:15 INFO  : ps7_init is completed.
12:05:15 INFO  : ps7_post_config is completed.
12:20:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:20:16 INFO  : System reset is completed.
12:20:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:20 INFO  : ps7_init is completed.
12:20:20 INFO  : ps7_post_config is completed.
12:22:21 INFO  : System reset is completed.
12:22:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:22:25 INFO  : ps7_init is completed.
12:22:25 INFO  : ps7_post_config is completed.
12:22:38 INFO  : System reset is completed.
12:22:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:22:42 INFO  : ps7_init is completed.
12:22:42 INFO  : ps7_post_config is completed.
12:28:49 INFO  : System reset is completed.
12:28:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:28:52 INFO  : ps7_init is completed.
12:28:52 INFO  : ps7_post_config is completed.
12:31:03 INFO  : System reset is completed.
12:31:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:31:07 INFO  : ps7_init is completed.
12:31:07 INFO  : ps7_post_config is completed.
12:31:56 INFO  : System reset is completed.
12:31:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:32:00 INFO  : ps7_init is completed.
12:32:00 INFO  : ps7_post_config is completed.
12:33:33 INFO  : System reset is completed.
12:33:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:33:36 INFO  : ps7_init is completed.
12:33:36 INFO  : ps7_post_config is completed.
12:34:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:34:27 INFO  : System reset is completed.
12:34:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:34:31 INFO  : ps7_init is completed.
12:34:31 INFO  : ps7_post_config is completed.
12:35:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:35:11 INFO  : System reset is completed.
12:35:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:35:15 INFO  : ps7_init is completed.
12:35:15 INFO  : ps7_post_config is completed.
12:36:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:36:57 INFO  : System reset is completed.
12:37:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:37:00 INFO  : ps7_init is completed.
12:37:00 INFO  : ps7_post_config is completed.
12:38:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:38:15 INFO  : System reset is completed.
12:38:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:38:19 INFO  : ps7_init is completed.
12:38:19 INFO  : ps7_post_config is completed.
12:44:56 INFO  : System reset is completed.
12:44:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:45:00 INFO  : ps7_init is completed.
12:45:00 INFO  : ps7_post_config is completed.
12:45:54 INFO  : System reset is completed.
12:45:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:45:58 INFO  : ps7_init is completed.
12:45:58 INFO  : ps7_post_config is completed.
12:46:41 INFO  : System reset is completed.
12:46:44 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:46:45 INFO  : ps7_init is completed.
12:46:45 INFO  : ps7_post_config is completed.
12:51:33 INFO  : System reset is completed.
12:51:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:51:37 INFO  : ps7_init is completed.
12:51:37 INFO  : ps7_post_config is completed.
12:52:17 INFO  : System reset is completed.
12:52:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:52:20 INFO  : ps7_init is completed.
12:52:20 INFO  : ps7_post_config is completed.
12:54:41 INFO  : System reset is completed.
12:54:44 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:54:45 INFO  : ps7_init is completed.
12:54:45 INFO  : ps7_post_config is completed.
13:04:31 INFO  : System reset is completed.
13:04:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:04:35 INFO  : ps7_init is completed.
13:04:35 INFO  : ps7_post_config is completed.
13:05:06 INFO  : System reset is completed.
13:05:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:05:10 INFO  : ps7_init is completed.
13:05:10 INFO  : ps7_post_config is completed.
13:05:37 INFO  : System reset is completed.
13:05:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:05:40 INFO  : ps7_init is completed.
13:05:40 INFO  : ps7_post_config is completed.
14:00:12 INFO  : System reset is completed.
14:00:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:00:15 INFO  : ps7_init is completed.
14:00:15 INFO  : ps7_post_config is completed.
14:00:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:01:37 INFO  : System reset is completed.
14:01:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:01:40 INFO  : ps7_init is completed.
14:01:40 INFO  : ps7_post_config is completed.
14:02:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:02:23 INFO  : System reset is completed.
14:02:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:02:27 INFO  : ps7_init is completed.
14:02:27 INFO  : ps7_post_config is completed.
14:02:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:02:57 INFO  : System reset is completed.
14:03:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:00 INFO  : ps7_init is completed.
14:03:01 INFO  : ps7_post_config is completed.
14:03:35 INFO  : System reset is completed.
14:03:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:38 INFO  : ps7_init is completed.
14:03:38 INFO  : ps7_post_config is completed.
14:04:37 INFO  : System reset is completed.
14:04:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:04:41 INFO  : ps7_init is completed.
14:04:41 INFO  : ps7_post_config is completed.
14:05:07 INFO  : System reset is completed.
14:05:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:11 INFO  : ps7_init is completed.
14:05:11 INFO  : ps7_post_config is completed.
14:05:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:05:28 INFO  : System reset is completed.
14:05:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:32 INFO  : ps7_init is completed.
14:05:32 INFO  : ps7_post_config is completed.
14:07:35 INFO  : System reset is completed.
14:07:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:07:39 INFO  : ps7_init is completed.
14:07:39 INFO  : ps7_post_config is completed.
14:08:36 INFO  : System reset is completed.
14:08:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:08:39 INFO  : ps7_init is completed.
14:08:39 INFO  : ps7_post_config is completed.
14:16:56 INFO  : System reset is completed.
14:16:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:16:59 INFO  : ps7_init is completed.
14:16:59 INFO  : ps7_post_config is completed.
14:17:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:17:13 INFO  : System reset is completed.
14:17:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:17:17 INFO  : ps7_init is completed.
14:17:17 INFO  : ps7_post_config is completed.
14:18:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:18:20 INFO  : System reset is completed.
14:18:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:18:23 INFO  : ps7_init is completed.
14:18:23 INFO  : ps7_post_config is completed.
14:22:12 INFO  : System reset is completed.
14:22:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:22:15 INFO  : ps7_init is completed.
14:22:16 INFO  : ps7_post_config is completed.
14:22:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:22:55 INFO  : System reset is completed.
14:22:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:22:58 INFO  : ps7_init is completed.
14:22:58 INFO  : ps7_post_config is completed.
14:23:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:23:37 INFO  : System reset is completed.
14:23:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:23:40 INFO  : ps7_init is completed.
14:23:40 INFO  : ps7_post_config is completed.
14:27:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:27:52 INFO  : System reset is completed.
14:27:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:27:55 INFO  : ps7_init is completed.
14:27:55 INFO  : ps7_post_config is completed.
14:28:48 INFO  : System reset is completed.
14:28:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:52 INFO  : ps7_init is completed.
14:28:52 INFO  : ps7_post_config is completed.
14:30:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:30:42 INFO  : System reset is completed.
14:30:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:30:46 INFO  : ps7_init is completed.
14:30:46 INFO  : ps7_post_config is completed.
14:31:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:31:28 INFO  : System reset is completed.
14:31:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:32 INFO  : ps7_init is completed.
14:31:32 INFO  : ps7_post_config is completed.
14:33:01 INFO  : System reset is completed.
14:33:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:33:05 INFO  : ps7_init is completed.
14:33:05 INFO  : ps7_post_config is completed.
14:34:56 INFO  : System reset is completed.
14:34:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:35:00 INFO  : ps7_init is completed.
14:35:00 INFO  : ps7_post_config is completed.
14:37:09 INFO  : System reset is completed.
14:37:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:37:13 INFO  : ps7_init is completed.
14:37:13 INFO  : ps7_post_config is completed.
14:38:29 INFO  : System reset is completed.
14:38:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:38:33 INFO  : ps7_init is completed.
14:38:33 INFO  : ps7_post_config is completed.
14:40:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:40:40 INFO  : System reset is completed.
14:40:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:40:44 INFO  : ps7_init is completed.
14:40:44 INFO  : ps7_post_config is completed.
14:43:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:43:40 INFO  : System reset is completed.
14:43:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:43:44 INFO  : ps7_init is completed.
14:43:44 INFO  : ps7_post_config is completed.
14:49:54 INFO  : System reset is completed.
14:49:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:49:57 INFO  : ps7_init is completed.
14:49:57 INFO  : ps7_post_config is completed.
14:53:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:53:40 INFO  : System reset is completed.
14:53:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:53:44 INFO  : ps7_init is completed.
14:53:44 INFO  : ps7_post_config is completed.
14:58:49 INFO  : System reset is completed.
14:58:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:58:52 INFO  : ps7_init is completed.
14:58:52 INFO  : ps7_post_config is completed.
15:00:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:00:20 INFO  : System reset is completed.
15:00:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:00:24 INFO  : ps7_init is completed.
15:00:24 INFO  : ps7_post_config is completed.
15:18:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:18:05 INFO  : System reset is completed.
15:18:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:18:09 INFO  : ps7_init is completed.
15:18:09 INFO  : ps7_post_config is completed.
15:21:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:21:10 INFO  : System reset is completed.
15:21:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:21:14 INFO  : ps7_init is completed.
15:21:14 INFO  : ps7_post_config is completed.
15:22:05 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
15:22:10 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
15:22:10 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
10:06:45 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:13:16 INFO  : System reset is completed.
10:13:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:13:21 INFO  : ps7_init is completed.
10:13:21 INFO  : ps7_post_config is completed.
10:14:57 INFO  : System reset is completed.
10:15:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:15:02 INFO  : ps7_init is completed.
10:15:02 INFO  : ps7_post_config is completed.
10:19:40 INFO  : System reset is completed.
10:19:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:19:43 INFO  : ps7_init is completed.
10:19:44 INFO  : ps7_post_config is completed.
10:27:39 INFO  : System reset is completed.
10:27:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:27:43 INFO  : ps7_init is completed.
10:27:43 INFO  : ps7_post_config is completed.
10:29:43 INFO  : System reset is completed.
10:29:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:29:46 INFO  : ps7_init is completed.
10:29:46 INFO  : ps7_post_config is completed.
10:30:56 INFO  : System reset is completed.
10:30:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:31:00 INFO  : ps7_init is completed.
10:31:00 INFO  : ps7_post_config is completed.
10:32:03 INFO  : System reset is completed.
10:32:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:32:07 INFO  : ps7_init is completed.
10:32:07 INFO  : ps7_post_config is completed.
10:37:28 INFO  : System reset is completed.
10:37:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:37:32 INFO  : ps7_init is completed.
10:37:32 INFO  : ps7_post_config is completed.
10:38:37 INFO  : System reset is completed.
10:38:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:38:41 INFO  : ps7_init is completed.
10:38:41 INFO  : ps7_post_config is completed.
10:39:31 INFO  : System reset is completed.
10:39:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:39:34 INFO  : ps7_init is completed.
10:39:34 INFO  : ps7_post_config is completed.
10:41:04 INFO  : System reset is completed.
10:41:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:41:07 INFO  : ps7_init is completed.
10:41:07 INFO  : ps7_post_config is completed.
10:42:59 INFO  : System reset is completed.
10:43:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:43:02 INFO  : ps7_init is completed.
10:43:02 INFO  : ps7_post_config is completed.
10:43:22 INFO  : System reset is completed.
10:43:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:43:26 INFO  : ps7_init is completed.
10:43:26 INFO  : ps7_post_config is completed.
10:47:56 INFO  : System reset is completed.
10:47:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:48:00 INFO  : ps7_init is completed.
10:48:00 INFO  : ps7_post_config is completed.
10:51:48 INFO  : System reset is completed.
10:51:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:51:52 INFO  : ps7_init is completed.
10:51:52 INFO  : ps7_post_config is completed.
10:55:00 INFO  : System reset is completed.
10:55:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:04 INFO  : ps7_init is completed.
10:55:04 INFO  : ps7_post_config is completed.
10:57:59 INFO  : System reset is completed.
10:58:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:58:02 INFO  : ps7_init is completed.
10:58:03 INFO  : ps7_post_config is completed.
11:02:28 INFO  : System reset is completed.
11:02:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:02:31 INFO  : ps7_init is completed.
11:02:32 INFO  : ps7_post_config is completed.
11:06:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:06:20 INFO  : System reset is completed.
11:06:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:23 INFO  : ps7_init is completed.
11:06:23 INFO  : ps7_post_config is completed.
11:07:30 INFO  : System reset is completed.
11:07:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:07:34 INFO  : ps7_init is completed.
11:07:34 INFO  : ps7_post_config is completed.
11:09:28 INFO  : System reset is completed.
11:09:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:09:31 INFO  : ps7_init is completed.
11:09:31 INFO  : ps7_post_config is completed.
11:09:53 INFO  : System reset is completed.
11:09:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:09:58 INFO  : ps7_init is completed.
11:09:58 INFO  : ps7_post_config is completed.
11:14:59 INFO  : System reset is completed.
11:15:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:15:02 INFO  : ps7_init is completed.
11:15:03 INFO  : ps7_post_config is completed.
11:15:54 INFO  : System reset is completed.
11:15:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:15:57 INFO  : ps7_init is completed.
11:15:58 INFO  : ps7_post_config is completed.
11:17:03 INFO  : System reset is completed.
11:17:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:17:06 INFO  : ps7_init is completed.
11:17:07 INFO  : ps7_post_config is completed.
11:17:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:17:51 INFO  : System reset is completed.
11:17:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:17:54 INFO  : ps7_init is completed.
11:17:54 INFO  : ps7_post_config is completed.
11:19:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:19:10 INFO  : System reset is completed.
11:19:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:19:14 INFO  : ps7_init is completed.
11:19:14 INFO  : ps7_post_config is completed.
11:24:38 INFO  : System reset is completed.
11:24:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:24:41 INFO  : ps7_init is completed.
11:24:42 INFO  : ps7_post_config is completed.
11:30:03 INFO  : System reset is completed.
11:30:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:30:07 INFO  : ps7_init is completed.
11:30:07 INFO  : ps7_post_config is completed.
11:35:30 INFO  : System reset is completed.
11:35:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:35:34 INFO  : ps7_init is completed.
11:35:34 INFO  : ps7_post_config is completed.
11:36:34 INFO  : System reset is completed.
11:36:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:36:38 INFO  : ps7_init is completed.
11:36:38 INFO  : ps7_post_config is completed.
12:09:44 INFO  : System reset is completed.
12:09:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:09:48 INFO  : ps7_init is completed.
12:09:48 INFO  : ps7_post_config is completed.
12:22:19 INFO  : System reset is completed.
12:22:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:22:22 INFO  : ps7_init is completed.
12:22:22 INFO  : ps7_post_config is completed.
12:24:31 INFO  : System reset is completed.
12:24:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:24:35 INFO  : ps7_init is completed.
12:24:35 INFO  : ps7_post_config is completed.
12:26:30 INFO  : System reset is completed.
12:26:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:26:33 INFO  : ps7_init is completed.
12:26:33 INFO  : ps7_post_config is completed.
12:31:29 INFO  : System reset is completed.
12:31:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:31:33 INFO  : ps7_init is completed.
12:31:33 INFO  : ps7_post_config is completed.
12:33:09 INFO  : System reset is completed.
12:33:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:33:12 INFO  : ps7_init is completed.
12:33:13 INFO  : ps7_post_config is completed.
12:34:19 INFO  : System reset is completed.
12:34:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:34:23 INFO  : ps7_init is completed.
12:34:23 INFO  : ps7_post_config is completed.
12:35:34 INFO  : System reset is completed.
12:35:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:35:37 INFO  : ps7_init is completed.
12:35:37 INFO  : ps7_post_config is completed.
12:36:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:36:16 INFO  : System reset is completed.
12:36:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:36:20 INFO  : ps7_init is completed.
12:36:20 INFO  : ps7_post_config is completed.
12:36:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:37:02 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:38:08 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:39:11 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
12:39:44 INFO  : System reset is completed.
12:39:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:39:47 INFO  : ps7_init is completed.
12:39:47 INFO  : ps7_post_config is completed.
12:41:06 INFO  : System reset is completed.
12:41:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:41:10 INFO  : ps7_init is completed.
12:41:10 INFO  : ps7_post_config is completed.
12:42:44 INFO  : System reset is completed.
12:42:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:42:48 INFO  : ps7_init is completed.
12:42:48 INFO  : ps7_post_config is completed.
12:45:34 INFO  : System reset is completed.
12:45:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:45:37 INFO  : ps7_init is completed.
12:45:37 INFO  : ps7_post_config is completed.
12:46:26 INFO  : System reset is completed.
12:46:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:46:29 INFO  : ps7_init is completed.
12:46:29 INFO  : ps7_post_config is completed.
12:49:37 INFO  : System reset is completed.
12:49:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:49:41 INFO  : ps7_init is completed.
12:49:41 INFO  : ps7_post_config is completed.
12:58:46 INFO  : System reset is completed.
12:58:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:58:50 INFO  : ps7_init is completed.
12:58:50 INFO  : ps7_post_config is completed.
13:04:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:04:44 INFO  : System reset is completed.
13:04:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:04:49 INFO  : ps7_init is completed.
13:04:49 INFO  : ps7_post_config is completed.
13:05:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:05:28 INFO  : System reset is completed.
13:05:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:05:31 INFO  : ps7_init is completed.
13:05:31 INFO  : ps7_post_config is completed.
13:12:42 INFO  : System reset is completed.
13:12:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:12:46 INFO  : ps7_init is completed.
13:12:46 INFO  : ps7_post_config is completed.
13:15:06 INFO  : System reset is completed.
13:15:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:15:10 INFO  : ps7_init is completed.
13:15:10 INFO  : ps7_post_config is completed.
13:22:23 INFO  : System reset is completed.
13:22:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:22:27 INFO  : ps7_init is completed.
13:22:27 INFO  : ps7_post_config is completed.
13:23:52 INFO  : System reset is completed.
13:23:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:23:56 INFO  : ps7_init is completed.
13:23:56 INFO  : ps7_post_config is completed.
13:24:50 INFO  : System reset is completed.
13:24:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:24:53 INFO  : ps7_init is completed.
13:24:53 INFO  : ps7_post_config is completed.
13:28:27 INFO  : System reset is completed.
13:28:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:28:30 INFO  : ps7_init is completed.
13:28:30 INFO  : ps7_post_config is completed.
13:29:08 INFO  : System reset is completed.
13:29:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:29:12 INFO  : ps7_init is completed.
13:29:12 INFO  : ps7_post_config is completed.
13:32:56 INFO  : System reset is completed.
13:32:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:32:59 INFO  : ps7_init is completed.
13:33:00 INFO  : ps7_post_config is completed.
13:37:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:38:13 INFO  : System reset is completed.
13:38:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:38:17 INFO  : ps7_init is completed.
13:38:17 INFO  : ps7_post_config is completed.
13:44:15 INFO  : System reset is completed.
13:44:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:44:18 INFO  : ps7_init is completed.
13:44:19 INFO  : ps7_post_config is completed.
13:44:37 INFO  : System reset is completed.
13:44:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:44:41 INFO  : ps7_init is completed.
13:44:41 INFO  : ps7_post_config is completed.
13:45:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:45:48 INFO  : System reset is completed.
13:45:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:45:51 INFO  : ps7_init is completed.
13:45:51 INFO  : ps7_post_config is completed.
13:49:02 INFO  : System reset is completed.
13:49:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:49:06 INFO  : ps7_init is completed.
13:49:06 INFO  : ps7_post_config is completed.
13:53:02 INFO  : System reset is completed.
13:53:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:53:06 INFO  : ps7_init is completed.
13:53:06 INFO  : ps7_post_config is completed.
13:53:36 INFO  : System reset is completed.
13:53:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:53:40 INFO  : ps7_init is completed.
13:53:40 INFO  : ps7_post_config is completed.
13:57:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:57:42 INFO  : System reset is completed.
13:57:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:57:46 INFO  : ps7_init is completed.
13:57:46 INFO  : ps7_post_config is completed.
14:03:03 INFO  : System reset is completed.
14:03:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:07 INFO  : ps7_init is completed.
14:03:07 INFO  : ps7_post_config is completed.
14:04:36 INFO  : System reset is completed.
14:04:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:04:40 INFO  : ps7_init is completed.
14:04:40 INFO  : ps7_post_config is completed.
14:09:01 INFO  : System reset is completed.
14:09:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:09:06 INFO  : ps7_init is completed.
14:09:07 INFO  : ps7_post_config is completed.
14:11:30 INFO  : System reset is completed.
14:11:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:11:34 INFO  : ps7_init is completed.
14:11:34 INFO  : ps7_post_config is completed.
14:12:43 INFO  : System reset is completed.
14:12:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:46 INFO  : ps7_init is completed.
14:12:46 INFO  : ps7_post_config is completed.
14:16:45 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:46:37 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:54:46 INFO  : System reset is completed.
11:54:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:54:50 INFO  : ps7_init is completed.
11:54:50 INFO  : ps7_post_config is completed.
11:59:42 INFO  : System reset is completed.
11:59:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:59:46 INFO  : ps7_init is completed.
11:59:46 INFO  : ps7_post_config is completed.
12:02:17 INFO  : System reset is completed.
12:02:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:02:22 INFO  : ps7_init is completed.
12:02:22 INFO  : ps7_post_config is completed.
12:05:47 INFO  : System reset is completed.
12:05:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:05:51 INFO  : ps7_init is completed.
12:05:51 INFO  : ps7_post_config is completed.
12:07:30 INFO  : System reset is completed.
12:07:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:07:35 INFO  : ps7_init is completed.
12:07:35 INFO  : ps7_post_config is completed.
12:30:05 INFO  : System reset is completed.
12:30:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:30:08 INFO  : ps7_init is completed.
12:30:08 INFO  : ps7_post_config is completed.
12:33:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:33:49 INFO  : System reset is completed.
12:33:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:33:54 INFO  : ps7_init is completed.
12:33:54 INFO  : ps7_post_config is completed.
12:35:28 INFO  : System reset is completed.
12:35:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:35:32 INFO  : ps7_init is completed.
12:35:32 INFO  : ps7_post_config is completed.
12:37:38 INFO  : System reset is completed.
12:37:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:37:42 INFO  : ps7_init is completed.
12:37:42 INFO  : ps7_post_config is completed.
12:40:34 INFO  : System reset is completed.
12:40:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:40:38 INFO  : ps7_init is completed.
12:40:38 INFO  : ps7_post_config is completed.
12:45:15 INFO  : System reset is completed.
12:45:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:45:18 INFO  : ps7_init is completed.
12:45:18 INFO  : ps7_post_config is completed.
12:48:35 INFO  : System reset is completed.
12:48:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:48:39 INFO  : ps7_init is completed.
12:48:39 INFO  : ps7_post_config is completed.
12:50:39 INFO  : System reset is completed.
12:50:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:50:43 INFO  : ps7_init is completed.
12:50:43 INFO  : ps7_post_config is completed.
12:53:54 INFO  : System reset is completed.
12:53:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:53:58 INFO  : ps7_init is completed.
12:53:59 INFO  : ps7_post_config is completed.
12:55:40 INFO  : System reset is completed.
12:55:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:55:43 INFO  : ps7_init is completed.
12:55:44 INFO  : ps7_post_config is completed.
12:56:56 INFO  : System reset is completed.
12:56:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:57:00 INFO  : ps7_init is completed.
12:57:00 INFO  : ps7_post_config is completed.
12:59:19 INFO  : System reset is completed.
12:59:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:59:23 INFO  : ps7_init is completed.
12:59:23 INFO  : ps7_post_config is completed.
13:12:47 INFO  : System reset is completed.
13:12:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:12:50 INFO  : ps7_init is completed.
13:12:51 INFO  : ps7_post_config is completed.
13:15:40 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:18:55 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:20:09 INFO  : System reset is completed.
11:20:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:20:13 INFO  : ps7_init is completed.
11:20:14 INFO  : ps7_post_config is completed.
11:28:29 INFO  : System reset is completed.
11:28:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:28:35 INFO  : ps7_init is completed.
11:28:35 INFO  : ps7_post_config is completed.
11:36:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:36:36 INFO  : System reset is completed.
11:36:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:36:40 INFO  : ps7_init is completed.
11:36:40 INFO  : ps7_post_config is completed.
11:37:51 INFO  : System reset is completed.
11:37:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:37:55 INFO  : ps7_init is completed.
11:37:55 INFO  : ps7_post_config is completed.
11:38:49 INFO  : System reset is completed.
11:38:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:38:53 INFO  : ps7_init is completed.
11:38:53 INFO  : ps7_post_config is completed.
11:42:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:42:36 INFO  : System reset is completed.
11:42:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:42:41 INFO  : ps7_init is completed.
11:42:41 INFO  : ps7_post_config is completed.
11:45:52 INFO  : System reset is completed.
11:45:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:45:56 INFO  : ps7_init is completed.
11:45:56 INFO  : ps7_post_config is completed.
11:52:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:52:27 INFO  : System reset is completed.
11:52:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:52:31 INFO  : ps7_init is completed.
11:52:31 INFO  : ps7_post_config is completed.
11:55:32 INFO  : System reset is completed.
11:55:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:55:36 INFO  : ps7_init is completed.
11:55:36 INFO  : ps7_post_config is completed.
12:03:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:03:59 INFO  : System reset is completed.
12:04:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:04:03 INFO  : ps7_init is completed.
12:04:03 INFO  : ps7_post_config is completed.
12:06:52 INFO  : System reset is completed.
12:06:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:06:56 INFO  : ps7_init is completed.
12:06:56 INFO  : ps7_post_config is completed.
12:09:49 INFO  : System reset is completed.
12:09:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:09:52 INFO  : ps7_init is completed.
12:09:53 INFO  : ps7_post_config is completed.
12:11:18 INFO  : System reset is completed.
12:11:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:11:21 INFO  : ps7_init is completed.
12:11:21 INFO  : ps7_post_config is completed.
12:13:01 INFO  : System reset is completed.
12:13:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:13:05 INFO  : ps7_init is completed.
12:13:05 INFO  : ps7_post_config is completed.
12:15:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:15:23 INFO  : System reset is completed.
12:15:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:15:27 INFO  : ps7_init is completed.
12:15:27 INFO  : ps7_post_config is completed.
12:18:59 INFO  : System reset is completed.
12:19:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:03 INFO  : ps7_init is completed.
12:19:03 INFO  : ps7_post_config is completed.
13:35:52 INFO  : System reset is completed.
13:35:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:35:56 INFO  : ps7_init is completed.
13:35:56 INFO  : ps7_post_config is completed.
13:38:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:38:03 INFO  : System reset is completed.
13:38:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:38:07 INFO  : ps7_init is completed.
13:38:07 INFO  : ps7_post_config is completed.
13:38:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:38:25 INFO  : System reset is completed.
13:38:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:38:29 INFO  : ps7_init is completed.
13:38:29 INFO  : ps7_post_config is completed.
13:39:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:39:14 INFO  : System reset is completed.
13:39:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:39:18 INFO  : ps7_init is completed.
13:39:18 INFO  : ps7_post_config is completed.
13:39:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:39:52 INFO  : System reset is completed.
13:39:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:39:56 INFO  : ps7_init is completed.
13:39:56 INFO  : ps7_post_config is completed.
13:41:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:41:43 INFO  : System reset is completed.
13:41:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:41:47 INFO  : ps7_init is completed.
13:41:47 INFO  : ps7_post_config is completed.
13:42:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:42:09 INFO  : System reset is completed.
13:42:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:42:13 INFO  : ps7_init is completed.
13:42:13 INFO  : ps7_post_config is completed.
13:43:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:43:58 INFO  : System reset is completed.
13:44:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:44:02 INFO  : ps7_init is completed.
13:44:02 INFO  : ps7_post_config is completed.
13:48:15 INFO  : System reset is completed.
13:48:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:48:19 INFO  : ps7_init is completed.
13:48:19 INFO  : ps7_post_config is completed.
13:56:19 INFO  : System reset is completed.
13:56:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:56:23 INFO  : ps7_init is completed.
13:56:23 INFO  : ps7_post_config is completed.
13:57:20 INFO  : System reset is completed.
13:57:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:57:23 INFO  : ps7_init is completed.
13:57:23 INFO  : ps7_post_config is completed.
13:58:52 INFO  : System reset is completed.
13:58:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:58:55 INFO  : ps7_init is completed.
13:58:55 INFO  : ps7_post_config is completed.
14:01:29 INFO  : System reset is completed.
14:01:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:01:33 INFO  : ps7_init is completed.
14:01:33 INFO  : ps7_post_config is completed.
14:01:50 INFO  : System reset is completed.
14:01:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:01:54 INFO  : ps7_init is completed.
14:01:54 INFO  : ps7_post_config is completed.
14:04:19 INFO  : System reset is completed.
14:04:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:04:23 INFO  : ps7_init is completed.
14:04:23 INFO  : ps7_post_config is completed.
14:05:15 INFO  : System reset is completed.
14:05:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:19 INFO  : ps7_init is completed.
14:05:19 INFO  : ps7_post_config is completed.
14:10:05 INFO  : System reset is completed.
14:10:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:08 INFO  : ps7_init is completed.
14:10:09 INFO  : ps7_post_config is completed.
14:12:03 INFO  : System reset is completed.
14:12:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:07 INFO  : ps7_init is completed.
14:12:07 INFO  : ps7_post_config is completed.
14:14:13 INFO  : System reset is completed.
14:14:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:17 INFO  : ps7_init is completed.
14:14:17 INFO  : ps7_post_config is completed.
14:16:30 INFO  : System reset is completed.
14:16:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:16:34 INFO  : ps7_init is completed.
14:16:34 INFO  : ps7_post_config is completed.
14:17:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:17:22 INFO  : System reset is completed.
14:17:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:17:25 INFO  : ps7_init is completed.
14:17:25 INFO  : ps7_post_config is completed.
14:18:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:18:03 INFO  : System reset is completed.
14:18:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:18:06 INFO  : ps7_init is completed.
14:18:07 INFO  : ps7_post_config is completed.
14:20:33 INFO  : System reset is completed.
14:20:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:20:36 INFO  : ps7_init is completed.
14:20:36 INFO  : ps7_post_config is completed.
14:21:59 INFO  : System reset is completed.
14:22:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:22:03 INFO  : ps7_init is completed.
14:22:03 INFO  : ps7_post_config is completed.
14:28:49 INFO  : System reset is completed.
14:28:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:52 INFO  : ps7_init is completed.
14:28:53 INFO  : ps7_post_config is completed.
14:30:17 INFO  : System reset is completed.
14:30:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:30:21 INFO  : ps7_init is completed.
14:30:21 INFO  : ps7_post_config is completed.
14:31:31 INFO  : System reset is completed.
14:31:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:34 INFO  : ps7_init is completed.
14:31:35 INFO  : ps7_post_config is completed.
14:32:39 INFO  : System reset is completed.
14:32:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:43 INFO  : ps7_init is completed.
14:32:43 INFO  : ps7_post_config is completed.
14:37:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:37:16 INFO  : System reset is completed.
14:37:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:37:20 INFO  : ps7_init is completed.
14:37:20 INFO  : ps7_post_config is completed.
14:39:04 INFO  : System reset is completed.
14:39:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:39:08 INFO  : ps7_init is completed.
14:39:08 INFO  : ps7_post_config is completed.
14:39:41 INFO  : System reset is completed.
14:39:44 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:39:44 INFO  : ps7_init is completed.
14:39:44 INFO  : ps7_post_config is completed.
14:40:51 INFO  : System reset is completed.
14:40:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:40:54 INFO  : ps7_init is completed.
14:40:54 INFO  : ps7_post_config is completed.
14:41:16 INFO  : System reset is completed.
14:41:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:41:20 INFO  : ps7_init is completed.
14:41:20 INFO  : ps7_post_config is completed.
14:42:13 INFO  : System reset is completed.
14:42:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:42:17 INFO  : ps7_init is completed.
14:42:17 INFO  : ps7_post_config is completed.
14:43:15 INFO  : System reset is completed.
14:43:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:43:18 INFO  : ps7_init is completed.
14:43:18 INFO  : ps7_post_config is completed.
14:44:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:44:33 INFO  : System reset is completed.
14:44:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:44:36 INFO  : ps7_init is completed.
14:44:36 INFO  : ps7_post_config is completed.
14:46:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:47:00 INFO  : System reset is completed.
14:47:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:47:03 INFO  : ps7_init is completed.
14:47:03 INFO  : ps7_post_config is completed.
14:48:03 INFO  : System reset is completed.
14:48:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:48:07 INFO  : ps7_init is completed.
14:48:07 INFO  : ps7_post_config is completed.
14:49:11 INFO  : System reset is completed.
14:49:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:49:15 INFO  : ps7_init is completed.
14:49:15 INFO  : ps7_post_config is completed.
14:52:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:52:40 INFO  : System reset is completed.
14:52:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:52:44 INFO  : ps7_init is completed.
14:52:44 INFO  : ps7_post_config is completed.
14:53:49 INFO  : System reset is completed.
14:53:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:53:53 INFO  : ps7_init is completed.
14:53:53 INFO  : ps7_post_config is completed.
14:54:11 INFO  : System reset is completed.
14:54:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:54:15 INFO  : ps7_init is completed.
14:54:15 INFO  : ps7_post_config is completed.
14:54:38 INFO  : System reset is completed.
14:54:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:54:42 INFO  : ps7_init is completed.
14:54:42 INFO  : ps7_post_config is completed.
14:54:56 INFO  : System reset is completed.
14:54:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:54:59 INFO  : ps7_init is completed.
14:54:59 INFO  : ps7_post_config is completed.
14:56:15 INFO  : System reset is completed.
14:56:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:18 INFO  : ps7_init is completed.
14:56:19 INFO  : ps7_post_config is completed.
14:57:11 INFO  : System reset is completed.
14:57:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:57:17 INFO  : ps7_init is completed.
14:57:17 INFO  : ps7_post_config is completed.
14:57:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:57:27 INFO  : System reset is completed.
14:57:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:57:31 INFO  : ps7_init is completed.
14:57:31 INFO  : ps7_post_config is completed.
14:59:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:59:31 INFO  : System reset is completed.
14:59:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:59:34 INFO  : ps7_init is completed.
14:59:34 INFO  : ps7_post_config is completed.
15:00:50 INFO  : System reset is completed.
15:00:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:00:54 INFO  : ps7_init is completed.
15:00:54 INFO  : ps7_post_config is completed.
15:01:52 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:01:56 INFO  : System reset is completed.
15:01:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:02:00 INFO  : ps7_init is completed.
15:02:00 INFO  : ps7_post_config is completed.
15:06:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:07:02 INFO  : System reset is completed.
15:07:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:07:06 INFO  : ps7_init is completed.
15:07:06 INFO  : ps7_post_config is completed.
15:07:44 INFO  : System reset is completed.
15:07:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:07:47 INFO  : ps7_init is completed.
15:07:47 INFO  : ps7_post_config is completed.
15:08:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:09:03 INFO  : System reset is completed.
15:09:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:09:07 INFO  : ps7_init is completed.
15:09:07 INFO  : ps7_post_config is completed.
15:11:15 INFO  : System reset is completed.
15:11:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:11:19 INFO  : ps7_init is completed.
15:11:19 INFO  : ps7_post_config is completed.
15:14:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:14:26 INFO  : System reset is completed.
15:14:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:14:29 INFO  : ps7_init is completed.
15:14:29 INFO  : ps7_post_config is completed.
15:15:36 INFO  : System reset is completed.
15:15:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:15:39 INFO  : ps7_init is completed.
15:15:39 INFO  : ps7_post_config is completed.
15:21:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:22:14 INFO  : System reset is completed.
15:22:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:22:17 INFO  : ps7_init is completed.
15:22:18 INFO  : ps7_post_config is completed.
15:24:08 INFO  : System reset is completed.
15:24:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:11 INFO  : ps7_init is completed.
15:24:11 INFO  : ps7_post_config is completed.
15:27:52 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:27:54 INFO  : System reset is completed.
15:27:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:27:58 INFO  : ps7_init is completed.
15:27:58 INFO  : ps7_post_config is completed.
15:30:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:30:20 INFO  : System reset is completed.
15:30:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:30:24 INFO  : ps7_init is completed.
15:30:24 INFO  : ps7_post_config is completed.
15:31:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:31:52 INFO  : System reset is completed.
15:31:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:31:55 INFO  : ps7_init is completed.
15:31:56 INFO  : ps7_post_config is completed.
15:33:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:33:34 INFO  : System reset is completed.
15:33:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:33:38 INFO  : ps7_init is completed.
15:33:38 INFO  : ps7_post_config is completed.
15:37:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:37:41 INFO  : System reset is completed.
15:37:44 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:37:45 INFO  : ps7_init is completed.
15:37:45 INFO  : ps7_post_config is completed.
15:38:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:38:33 INFO  : System reset is completed.
15:38:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:38:37 INFO  : ps7_init is completed.
15:38:37 INFO  : ps7_post_config is completed.
15:39:33 INFO  : System reset is completed.
15:39:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:39:38 INFO  : ps7_init is completed.
15:39:38 INFO  : ps7_post_config is completed.
15:40:59 INFO  : System reset is completed.
15:41:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:41:03 INFO  : ps7_init is completed.
15:41:03 INFO  : ps7_post_config is completed.
15:42:20 INFO  : System reset is completed.
15:42:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:42:24 INFO  : ps7_init is completed.
15:42:24 INFO  : ps7_post_config is completed.
15:43:00 INFO  : System reset is completed.
15:43:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:43:04 INFO  : ps7_init is completed.
15:43:04 INFO  : ps7_post_config is completed.
15:47:06 INFO  : System reset is completed.
15:47:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:47:09 INFO  : ps7_init is completed.
15:47:09 INFO  : ps7_post_config is completed.
15:48:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:48:11 INFO  : System reset is completed.
15:48:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:14 INFO  : ps7_init is completed.
15:48:14 INFO  : ps7_post_config is completed.
15:48:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:48:53 INFO  : System reset is completed.
15:48:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:57 INFO  : ps7_init is completed.
15:48:57 INFO  : ps7_post_config is completed.
15:51:14 INFO  : System reset is completed.
15:51:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:51:18 INFO  : ps7_init is completed.
15:51:18 INFO  : ps7_post_config is completed.
15:54:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:54:11 INFO  : System reset is completed.
15:54:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:54:15 INFO  : ps7_init is completed.
15:54:15 INFO  : ps7_post_config is completed.
15:58:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:58:57 INFO  : System reset is completed.
15:59:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:59:01 INFO  : ps7_init is completed.
15:59:01 INFO  : ps7_post_config is completed.
16:01:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:01:43 INFO  : System reset is completed.
16:01:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:01:47 INFO  : ps7_init is completed.
16:01:47 INFO  : ps7_post_config is completed.
16:25:34 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:27:46 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:44:00 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:56:21 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:57:40 INFO  : System reset is completed.
13:57:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:57:44 INFO  : ps7_init is completed.
13:57:44 INFO  : ps7_post_config is completed.
13:58:32 INFO  : System reset is completed.
13:58:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:58:36 INFO  : ps7_init is completed.
13:58:36 INFO  : ps7_post_config is completed.
13:59:07 INFO  : System reset is completed.
13:59:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:59:11 INFO  : ps7_init is completed.
13:59:11 INFO  : ps7_post_config is completed.
13:59:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:00:01 INFO  : System reset is completed.
14:00:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:00:04 INFO  : ps7_init is completed.
14:00:04 INFO  : ps7_post_config is completed.
14:00:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:00:35 INFO  : System reset is completed.
14:00:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:00:39 INFO  : ps7_init is completed.
14:00:39 INFO  : ps7_post_config is completed.
14:01:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:01:03 INFO  : System reset is completed.
14:01:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:01:08 INFO  : ps7_init is completed.
14:01:08 INFO  : ps7_post_config is completed.
14:01:30 INFO  : System reset is completed.
14:01:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:01:34 INFO  : ps7_init is completed.
14:01:34 INFO  : ps7_post_config is completed.
14:01:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:01:57 INFO  : System reset is completed.
14:02:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:02:00 INFO  : ps7_init is completed.
14:02:01 INFO  : ps7_post_config is completed.
14:02:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:02:40 INFO  : System reset is completed.
14:02:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:02:44 INFO  : ps7_init is completed.
14:02:44 INFO  : ps7_post_config is completed.
14:03:15 INFO  : System reset is completed.
14:03:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:18 INFO  : ps7_init is completed.
14:03:18 INFO  : ps7_post_config is completed.
14:03:40 INFO  : System reset is completed.
14:03:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:43 INFO  : ps7_init is completed.
14:03:43 INFO  : ps7_post_config is completed.
14:04:50 INFO  : System reset is completed.
14:04:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:04:54 INFO  : ps7_init is completed.
14:04:54 INFO  : ps7_post_config is completed.
14:05:25 INFO  : System reset is completed.
14:05:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:28 INFO  : ps7_init is completed.
14:05:28 INFO  : ps7_post_config is completed.
14:05:48 INFO  : System reset is completed.
14:05:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:51 INFO  : ps7_init is completed.
14:05:51 INFO  : ps7_post_config is completed.
14:06:03 INFO  : System reset is completed.
14:06:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:06:07 INFO  : ps7_init is completed.
14:06:07 INFO  : ps7_post_config is completed.
14:06:25 INFO  : System reset is completed.
14:06:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:06:29 INFO  : ps7_init is completed.
14:06:29 INFO  : ps7_post_config is completed.
14:06:52 INFO  : System reset is completed.
14:06:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:06:55 INFO  : ps7_init is completed.
14:06:55 INFO  : ps7_post_config is completed.
14:07:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:07:29 INFO  : System reset is completed.
14:07:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:07:33 INFO  : ps7_init is completed.
14:07:33 INFO  : ps7_post_config is completed.
14:07:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:07:58 INFO  : System reset is completed.
14:08:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:08:01 INFO  : ps7_init is completed.
14:08:01 INFO  : ps7_post_config is completed.
14:08:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:08:22 INFO  : System reset is completed.
14:08:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:08:25 INFO  : ps7_init is completed.
14:08:25 INFO  : ps7_post_config is completed.
14:08:51 INFO  : System reset is completed.
14:08:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:08:54 INFO  : ps7_init is completed.
14:08:55 INFO  : ps7_post_config is completed.
14:09:14 INFO  : System reset is completed.
14:09:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:09:18 INFO  : ps7_init is completed.
14:09:18 INFO  : ps7_post_config is completed.
14:09:31 INFO  : System reset is completed.
14:09:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:09:35 INFO  : ps7_init is completed.
14:09:35 INFO  : ps7_post_config is completed.
14:10:16 INFO  : System reset is completed.
14:10:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:19 INFO  : ps7_init is completed.
14:10:20 INFO  : ps7_post_config is completed.
14:11:51 INFO  : System reset is completed.
14:11:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:11:55 INFO  : ps7_init is completed.
14:11:55 INFO  : ps7_post_config is completed.
14:12:27 INFO  : System reset is completed.
14:12:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:30 INFO  : ps7_init is completed.
14:12:30 INFO  : ps7_post_config is completed.
14:14:21 INFO  : System reset is completed.
14:14:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:24 INFO  : ps7_init is completed.
14:14:25 INFO  : ps7_post_config is completed.
14:14:35 INFO  : System reset is completed.
14:14:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:39 INFO  : ps7_init is completed.
14:14:39 INFO  : ps7_post_config is completed.
14:16:16 INFO  : System reset is completed.
14:16:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:16:20 INFO  : ps7_init is completed.
14:16:20 INFO  : ps7_post_config is completed.
14:17:07 INFO  : System reset is completed.
14:17:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:17:11 INFO  : ps7_init is completed.
14:17:11 INFO  : ps7_post_config is completed.
14:17:47 INFO  : System reset is completed.
14:17:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:17:50 INFO  : ps7_init is completed.
14:17:50 INFO  : ps7_post_config is completed.
14:18:12 INFO  : System reset is completed.
14:18:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:18:15 INFO  : ps7_init is completed.
14:18:15 INFO  : ps7_post_config is completed.
14:18:34 INFO  : System reset is completed.
14:18:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:18:38 INFO  : ps7_init is completed.
14:18:38 INFO  : ps7_post_config is completed.
14:19:07 INFO  : System reset is completed.
14:19:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:19:11 INFO  : ps7_init is completed.
14:19:11 INFO  : ps7_post_config is completed.
14:19:50 INFO  : System reset is completed.
14:19:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:19:53 INFO  : ps7_init is completed.
14:19:53 INFO  : ps7_post_config is completed.
14:20:08 INFO  : System reset is completed.
14:20:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:20:12 INFO  : ps7_init is completed.
14:20:12 INFO  : ps7_post_config is completed.
14:20:43 INFO  : System reset is completed.
14:20:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:20:46 INFO  : ps7_init is completed.
14:20:46 INFO  : ps7_post_config is completed.
14:21:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:21:19 INFO  : System reset is completed.
14:21:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:21:22 INFO  : ps7_init is completed.
14:21:22 INFO  : ps7_post_config is completed.
14:22:02 INFO  : System reset is completed.
14:22:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:22:06 INFO  : ps7_init is completed.
14:22:06 INFO  : ps7_post_config is completed.
14:22:37 INFO  : System reset is completed.
14:22:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:22:41 INFO  : ps7_init is completed.
14:22:41 INFO  : ps7_post_config is completed.
14:23:15 INFO  : System reset is completed.
14:23:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:23:18 INFO  : ps7_init is completed.
14:23:18 INFO  : ps7_post_config is completed.
14:23:43 INFO  : System reset is completed.
14:23:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:23:46 INFO  : ps7_init is completed.
14:23:46 INFO  : ps7_post_config is completed.
14:24:00 INFO  : System reset is completed.
14:24:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:24:03 INFO  : ps7_init is completed.
14:24:03 INFO  : ps7_post_config is completed.
14:24:45 INFO  : System reset is completed.
14:24:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:24:49 INFO  : ps7_init is completed.
14:24:49 INFO  : ps7_post_config is completed.
14:25:14 INFO  : System reset is completed.
14:25:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:25:18 INFO  : ps7_init is completed.
14:25:18 INFO  : ps7_post_config is completed.
14:25:29 INFO  : System reset is completed.
14:25:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:25:35 INFO  : ps7_init is completed.
14:25:35 INFO  : ps7_post_config is completed.
14:25:47 INFO  : System reset is completed.
14:25:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:25:51 INFO  : ps7_init is completed.
14:25:51 INFO  : ps7_post_config is completed.
14:26:03 INFO  : System reset is completed.
14:26:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:26:07 INFO  : ps7_init is completed.
14:26:07 INFO  : ps7_post_config is completed.
17:33:02 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:47:12 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
15:04:11 INFO  : System reset is completed.
15:04:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:04:15 INFO  : ps7_init is completed.
15:04:15 INFO  : ps7_post_config is completed.
15:04:48 INFO  : System reset is completed.
15:04:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:04:51 INFO  : ps7_init is completed.
15:04:51 INFO  : ps7_post_config is completed.
15:09:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:09:09 INFO  : System reset is completed.
15:09:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:09:12 INFO  : ps7_init is completed.
15:09:12 INFO  : ps7_post_config is completed.
15:13:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:13:38 INFO  : System reset is completed.
15:13:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:13:42 INFO  : ps7_init is completed.
15:13:42 INFO  : ps7_post_config is completed.
15:16:00 INFO  : System reset is completed.
15:16:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:16:04 INFO  : ps7_init is completed.
15:16:04 INFO  : ps7_post_config is completed.
15:17:09 INFO  : System reset is completed.
15:17:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:17:13 INFO  : ps7_init is completed.
15:17:13 INFO  : ps7_post_config is completed.
15:19:14 INFO  : System reset is completed.
15:19:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:19:18 INFO  : ps7_init is completed.
15:19:18 INFO  : ps7_post_config is completed.
15:21:34 INFO  : System reset is completed.
15:21:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:21:38 INFO  : ps7_init is completed.
15:21:38 INFO  : ps7_post_config is completed.
15:22:51 INFO  : System reset is completed.
15:22:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:22:55 INFO  : ps7_init is completed.
15:22:55 INFO  : ps7_post_config is completed.
15:24:41 INFO  : System reset is completed.
15:24:44 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:45 INFO  : ps7_init is completed.
15:24:45 INFO  : ps7_post_config is completed.
15:25:23 INFO  : System reset is completed.
15:25:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:25:26 INFO  : ps7_init is completed.
15:25:27 INFO  : ps7_post_config is completed.
15:26:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:26:23 INFO  : System reset is completed.
15:26:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:26:27 INFO  : ps7_init is completed.
15:26:27 INFO  : ps7_post_config is completed.
15:28:26 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
16:05:09 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
16:05:09 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
10:34:42 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:35:47 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:43:56 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:27:16 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:02:03 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:06:42 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:548)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:14:16 INFO  : System reset is completed.
10:14:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:14:20 INFO  : ps7_init is completed.
10:14:20 INFO  : ps7_post_config is completed.
10:15:09 INFO  : System reset is completed.
10:15:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:15:12 INFO  : ps7_init is completed.
10:15:12 INFO  : ps7_post_config is completed.
10:15:41 INFO  : System reset is completed.
10:15:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:15:44 INFO  : ps7_init is completed.
10:15:44 INFO  : ps7_post_config is completed.
10:16:24 INFO  : System reset is completed.
10:16:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:16:28 INFO  : ps7_init is completed.
10:16:28 INFO  : ps7_post_config is completed.
10:17:12 INFO  : System reset is completed.
10:17:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:17:16 INFO  : ps7_init is completed.
10:17:16 INFO  : ps7_post_config is completed.
10:17:55 INFO  : System reset is completed.
10:17:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:17:59 INFO  : ps7_init is completed.
10:17:59 INFO  : ps7_post_config is completed.
10:18:22 INFO  : System reset is completed.
10:18:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:18:25 INFO  : ps7_init is completed.
10:18:25 INFO  : ps7_post_config is completed.
10:18:44 INFO  : System reset is completed.
10:18:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:18:48 INFO  : ps7_init is completed.
10:18:48 INFO  : ps7_post_config is completed.
10:19:09 INFO  : System reset is completed.
10:19:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:19:13 INFO  : ps7_init is completed.
10:19:13 INFO  : ps7_post_config is completed.
10:19:42 INFO  : System reset is completed.
10:19:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:19:46 INFO  : ps7_init is completed.
10:19:46 INFO  : ps7_post_config is completed.
10:20:48 INFO  : System reset is completed.
10:20:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:20:51 INFO  : ps7_init is completed.
10:20:51 INFO  : ps7_post_config is completed.
10:21:28 INFO  : System reset is completed.
10:21:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:21:32 INFO  : ps7_init is completed.
10:21:32 INFO  : ps7_post_config is completed.
10:22:01 INFO  : System reset is completed.
10:22:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:22:05 INFO  : ps7_init is completed.
10:22:05 INFO  : ps7_post_config is completed.
10:22:55 INFO  : System reset is completed.
10:22:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:22:59 INFO  : ps7_init is completed.
10:22:59 INFO  : ps7_post_config is completed.
10:23:12 INFO  : System reset is completed.
10:23:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:23:15 INFO  : ps7_init is completed.
10:23:15 INFO  : ps7_post_config is completed.
10:23:23 INFO  : System reset is completed.
10:23:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:23:26 INFO  : ps7_init is completed.
10:23:26 INFO  : ps7_post_config is completed.
10:24:01 INFO  : System reset is completed.
10:24:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:24:04 INFO  : ps7_init is completed.
10:24:04 INFO  : ps7_post_config is completed.
10:27:04 INFO  : System reset is completed.
10:27:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:27:07 INFO  : ps7_init is completed.
10:27:07 INFO  : ps7_post_config is completed.
10:27:16 INFO  : System reset is completed.
10:27:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:27:19 INFO  : ps7_init is completed.
10:27:19 INFO  : ps7_post_config is completed.
10:27:28 INFO  : System reset is completed.
10:27:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:27:32 INFO  : ps7_init is completed.
10:27:32 INFO  : ps7_post_config is completed.
10:27:39 INFO  : System reset is completed.
10:27:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:27:43 INFO  : ps7_init is completed.
10:27:43 INFO  : ps7_post_config is completed.
10:28:15 INFO  : System reset is completed.
10:28:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:28:18 INFO  : ps7_init is completed.
10:28:18 INFO  : ps7_post_config is completed.
10:28:36 INFO  : System reset is completed.
10:28:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:28:40 INFO  : ps7_init is completed.
10:28:40 INFO  : ps7_post_config is completed.
10:29:51 INFO  : System reset is completed.
10:29:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:29:55 INFO  : ps7_init is completed.
10:29:55 INFO  : ps7_post_config is completed.
10:30:24 INFO  : System reset is completed.
10:30:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:30:27 INFO  : ps7_init is completed.
10:30:27 INFO  : ps7_post_config is completed.
10:30:46 INFO  : System reset is completed.
10:30:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:30:50 INFO  : ps7_init is completed.
10:30:50 INFO  : ps7_post_config is completed.
10:31:48 INFO  : System reset is completed.
10:31:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:31:52 INFO  : ps7_init is completed.
10:31:52 INFO  : ps7_post_config is completed.
10:32:10 INFO  : System reset is completed.
10:32:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:32:14 INFO  : ps7_init is completed.
10:32:14 INFO  : ps7_post_config is completed.
10:33:11 INFO  : System reset is completed.
10:33:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:33:15 INFO  : ps7_init is completed.
10:33:15 INFO  : ps7_post_config is completed.
10:34:11 INFO  : System reset is completed.
10:34:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:34:15 INFO  : ps7_init is completed.
10:34:15 INFO  : ps7_post_config is completed.
10:34:25 INFO  : System reset is completed.
10:34:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:34:29 INFO  : ps7_init is completed.
10:34:29 INFO  : ps7_post_config is completed.
10:34:42 INFO  : System reset is completed.
10:34:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:34:46 INFO  : ps7_init is completed.
10:34:46 INFO  : ps7_post_config is completed.
10:35:19 INFO  : System reset is completed.
10:35:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:35:23 INFO  : ps7_init is completed.
10:35:23 INFO  : ps7_post_config is completed.
10:35:35 INFO  : System reset is completed.
10:35:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:35:39 INFO  : ps7_init is completed.
10:35:39 INFO  : ps7_post_config is completed.
10:35:47 INFO  : System reset is completed.
10:35:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:35:51 INFO  : ps7_init is completed.
10:35:51 INFO  : ps7_post_config is completed.
10:35:58 INFO  : System reset is completed.
10:36:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:36:01 INFO  : ps7_init is completed.
10:36:02 INFO  : ps7_post_config is completed.
10:36:36 INFO  : System reset is completed.
10:36:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:36:40 INFO  : ps7_init is completed.
10:36:40 INFO  : ps7_post_config is completed.
10:37:09 INFO  : System reset is completed.
10:37:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:37:12 INFO  : ps7_init is completed.
10:37:12 INFO  : ps7_post_config is completed.
10:37:32 INFO  : System reset is completed.
10:37:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:37:35 INFO  : ps7_init is completed.
10:37:36 INFO  : ps7_post_config is completed.
10:38:09 INFO  : System reset is completed.
10:38:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:38:12 INFO  : ps7_init is completed.
10:38:12 INFO  : ps7_post_config is completed.
10:38:58 INFO  : System reset is completed.
10:39:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:39:02 INFO  : ps7_init is completed.
10:39:02 INFO  : ps7_post_config is completed.
10:39:56 INFO  : System reset is completed.
10:39:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:40:00 INFO  : ps7_init is completed.
10:40:00 INFO  : ps7_post_config is completed.
10:40:26 INFO  : System reset is completed.
10:40:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:40:29 INFO  : ps7_init is completed.
10:40:29 INFO  : ps7_post_config is completed.
10:41:25 INFO  : System reset is completed.
10:41:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:41:29 INFO  : ps7_init is completed.
10:41:29 INFO  : ps7_post_config is completed.
10:42:36 INFO  : System reset is completed.
10:42:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:42:39 INFO  : ps7_init is completed.
10:42:39 INFO  : ps7_post_config is completed.
10:52:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:52:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:52:16 INFO  : System reset is completed.
10:52:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:52:20 INFO  : ps7_init is completed.
10:52:20 INFO  : ps7_post_config is completed.
10:53:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:53:15 INFO  : System reset is completed.
10:53:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:53:19 INFO  : ps7_init is completed.
10:53:19 INFO  : ps7_post_config is completed.
10:53:45 INFO  : System reset is completed.
10:53:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:53:48 INFO  : ps7_init is completed.
10:53:48 INFO  : ps7_post_config is completed.
10:56:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:56:38 INFO  : System reset is completed.
10:56:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:56:42 INFO  : ps7_init is completed.
10:56:42 INFO  : ps7_post_config is completed.
10:57:36 INFO  : System reset is completed.
10:57:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:57:39 INFO  : ps7_init is completed.
10:57:39 INFO  : ps7_post_config is completed.
11:00:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:02:07 INFO  : System reset is completed.
11:02:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:02:11 INFO  : ps7_init is completed.
11:02:11 INFO  : ps7_post_config is completed.
11:02:40 INFO  : System reset is completed.
11:02:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:02:44 INFO  : ps7_init is completed.
11:02:44 INFO  : ps7_post_config is completed.
11:04:39 INFO  : System reset is completed.
11:04:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:04:43 INFO  : ps7_init is completed.
11:04:43 INFO  : ps7_post_config is completed.
11:04:50 INFO  : System reset is completed.
11:04:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:04:53 INFO  : ps7_init is completed.
11:04:53 INFO  : ps7_post_config is completed.
11:07:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:07:07 INFO  : System reset is completed.
11:07:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:07:11 INFO  : ps7_init is completed.
11:07:11 INFO  : ps7_post_config is completed.
11:07:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:07:59 INFO  : System reset is completed.
11:08:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:08:02 INFO  : ps7_init is completed.
11:08:03 INFO  : ps7_post_config is completed.
11:08:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:08:39 INFO  : System reset is completed.
11:08:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:08:43 INFO  : ps7_init is completed.
11:08:43 INFO  : ps7_post_config is completed.
11:11:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:11:05 INFO  : System reset is completed.
11:11:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:11:09 INFO  : ps7_init is completed.
11:11:09 INFO  : ps7_post_config is completed.
11:13:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:14:12 INFO  : System reset is completed.
11:14:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:14:17 INFO  : ps7_init is completed.
11:14:17 INFO  : ps7_post_config is completed.
11:19:11 INFO  : System reset is completed.
11:19:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:19:15 INFO  : ps7_init is completed.
11:19:15 INFO  : ps7_post_config is completed.
11:20:15 INFO  : System reset is completed.
11:20:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:20:19 INFO  : ps7_init is completed.
11:20:19 INFO  : ps7_post_config is completed.
11:21:39 INFO  : System reset is completed.
11:21:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:21:43 INFO  : ps7_init is completed.
11:21:43 INFO  : ps7_post_config is completed.
11:22:14 INFO  : System reset is completed.
11:22:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:22:18 INFO  : ps7_init is completed.
11:22:18 INFO  : ps7_post_config is completed.
11:24:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:24:45 INFO  : System reset is completed.
11:24:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:24:49 INFO  : ps7_init is completed.
11:24:49 INFO  : ps7_post_config is completed.
11:25:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:25:57 INFO  : System reset is completed.
11:26:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:26:01 INFO  : ps7_init is completed.
11:26:01 INFO  : ps7_post_config is completed.
11:27:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:27:26 INFO  : System reset is completed.
11:27:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:27:29 INFO  : ps7_init is completed.
11:27:29 INFO  : ps7_post_config is completed.
11:30:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:30:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:30:59 INFO  : System reset is completed.
11:31:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:31:03 INFO  : ps7_init is completed.
11:31:03 INFO  : ps7_post_config is completed.
11:32:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:32:33 INFO  : System reset is completed.
11:32:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:32:37 INFO  : ps7_init is completed.
11:32:37 INFO  : ps7_post_config is completed.
11:34:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:34:08 INFO  : System reset is completed.
11:34:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:34:11 INFO  : ps7_init is completed.
11:34:12 INFO  : ps7_post_config is completed.
11:34:28 INFO  : System reset is completed.
11:34:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:34:31 INFO  : ps7_init is completed.
11:34:31 INFO  : ps7_post_config is completed.
11:36:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:36:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:36:20 INFO  : System reset is completed.
11:36:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:36:24 INFO  : ps7_init is completed.
11:36:24 INFO  : ps7_post_config is completed.
11:38:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:38:41 INFO  : System reset is completed.
11:38:44 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:38:45 INFO  : ps7_init is completed.
11:38:45 INFO  : ps7_post_config is completed.
11:40:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:40:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:40:54 INFO  : System reset is completed.
11:40:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:40:58 INFO  : ps7_init is completed.
11:40:58 INFO  : ps7_post_config is completed.
11:45:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:45:41 INFO  : System reset is completed.
11:45:44 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:45:45 INFO  : ps7_init is completed.
11:45:45 INFO  : ps7_post_config is completed.
11:46:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:46:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:46:29 INFO  : System reset is completed.
11:46:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:46:33 INFO  : ps7_init is completed.
11:46:33 INFO  : ps7_post_config is completed.
11:47:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:47:24 INFO  : System reset is completed.
11:47:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:47:28 INFO  : ps7_init is completed.
11:47:28 INFO  : ps7_post_config is completed.
11:50:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:50:25 INFO  : System reset is completed.
11:50:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:50:29 INFO  : ps7_init is completed.
11:50:29 INFO  : ps7_post_config is completed.
11:50:44 INFO  : System reset is completed.
11:50:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:50:48 INFO  : ps7_init is completed.
11:50:48 INFO  : ps7_post_config is completed.
11:51:12 INFO  : System reset is completed.
11:51:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:51:15 INFO  : ps7_init is completed.
11:51:16 INFO  : ps7_post_config is completed.
11:51:37 INFO  : System reset is completed.
11:51:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:51:40 INFO  : ps7_init is completed.
11:51:41 INFO  : ps7_post_config is completed.
11:52:14 INFO  : System reset is completed.
11:52:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:52:18 INFO  : ps7_init is completed.
11:52:18 INFO  : ps7_post_config is completed.
11:54:07 INFO  : System reset is completed.
11:54:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:54:10 INFO  : ps7_init is completed.
11:54:10 INFO  : ps7_post_config is completed.
11:55:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:55:32 INFO  : System reset is completed.
11:55:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:55:36 INFO  : ps7_init is completed.
11:55:36 INFO  : ps7_post_config is completed.
11:56:07 INFO  : System reset is completed.
11:56:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:56:10 INFO  : ps7_init is completed.
11:56:10 INFO  : ps7_post_config is completed.
11:56:26 INFO  : System reset is completed.
11:56:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:56:30 INFO  : ps7_init is completed.
11:56:30 INFO  : ps7_post_config is completed.
11:56:51 INFO  : System reset is completed.
11:56:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:56:55 INFO  : ps7_init is completed.
11:56:55 INFO  : ps7_post_config is completed.
11:57:15 INFO  : System reset is completed.
11:57:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:57:19 INFO  : ps7_init is completed.
11:57:19 INFO  : ps7_post_config is completed.
11:59:04 INFO  : System reset is completed.
11:59:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:59:07 INFO  : ps7_init is completed.
11:59:08 INFO  : ps7_post_config is completed.
11:59:43 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:59:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:59:49 INFO  : System reset is completed.
11:59:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:59:53 INFO  : ps7_init is completed.
11:59:53 INFO  : ps7_post_config is completed.
12:01:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:01:32 INFO  : System reset is completed.
12:01:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:01:35 INFO  : ps7_init is completed.
12:01:36 INFO  : ps7_post_config is completed.
12:02:07 INFO  : System reset is completed.
12:02:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:02:11 INFO  : ps7_init is completed.
12:02:11 INFO  : ps7_post_config is completed.
12:02:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:02:57 INFO  : System reset is completed.
12:03:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:03:01 INFO  : ps7_init is completed.
12:03:01 INFO  : ps7_post_config is completed.
12:03:16 INFO  : System reset is completed.
12:03:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:03:19 INFO  : ps7_init is completed.
12:03:19 INFO  : ps7_post_config is completed.
12:03:45 INFO  : System reset is completed.
12:03:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:03:48 INFO  : ps7_init is completed.
12:03:48 INFO  : ps7_post_config is completed.
12:04:35 INFO  : System reset is completed.
12:04:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:04:38 INFO  : ps7_init is completed.
12:04:38 INFO  : ps7_post_config is completed.
12:09:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:09:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:09:11 INFO  : System reset is completed.
12:09:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:09:15 INFO  : ps7_init is completed.
12:09:15 INFO  : ps7_post_config is completed.
12:09:32 INFO  : System reset is completed.
12:09:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:09:36 INFO  : ps7_init is completed.
12:09:36 INFO  : ps7_post_config is completed.
12:10:23 INFO  : System reset is completed.
12:10:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:10:26 INFO  : ps7_init is completed.
12:10:26 INFO  : ps7_post_config is completed.
12:10:50 INFO  : System reset is completed.
12:10:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:10:54 INFO  : ps7_init is completed.
12:10:54 INFO  : ps7_post_config is completed.
12:11:03 INFO  : System reset is completed.
12:11:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:11:07 INFO  : ps7_init is completed.
12:11:07 INFO  : ps7_post_config is completed.
12:11:37 INFO  : System reset is completed.
12:11:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:11:41 INFO  : ps7_init is completed.
12:11:41 INFO  : ps7_post_config is completed.
12:11:47 INFO  : System reset is completed.
12:11:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:11:51 INFO  : ps7_init is completed.
12:11:51 INFO  : ps7_post_config is completed.
12:11:59 INFO  : System reset is completed.
12:12:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:12:02 INFO  : ps7_init is completed.
12:12:02 INFO  : ps7_post_config is completed.
12:12:14 INFO  : System reset is completed.
12:12:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:12:17 INFO  : ps7_init is completed.
12:12:17 INFO  : ps7_post_config is completed.
12:12:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:13:03 INFO  : System reset is completed.
12:13:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:13:07 INFO  : ps7_init is completed.
12:13:07 INFO  : ps7_post_config is completed.
12:13:18 INFO  : System reset is completed.
12:13:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:13:22 INFO  : ps7_init is completed.
12:13:22 INFO  : ps7_post_config is completed.
12:14:13 INFO  : System reset is completed.
12:14:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:17 INFO  : ps7_init is completed.
12:14:17 INFO  : ps7_post_config is completed.
12:14:42 INFO  : System reset is completed.
12:14:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:46 INFO  : ps7_init is completed.
12:14:46 INFO  : ps7_post_config is completed.
12:14:56 INFO  : System reset is completed.
12:14:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:59 INFO  : ps7_init is completed.
12:14:59 INFO  : ps7_post_config is completed.
12:15:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:15:50 INFO  : System reset is completed.
12:15:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:15:54 INFO  : ps7_init is completed.
12:15:54 INFO  : ps7_post_config is completed.
12:15:58 INFO  : System reset is completed.
12:16:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:16:02 INFO  : ps7_init is completed.
12:16:02 INFO  : ps7_post_config is completed.
12:16:11 INFO  : System reset is completed.
12:16:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:16:14 INFO  : ps7_init is completed.
12:16:14 INFO  : ps7_post_config is completed.
12:16:37 INFO  : System reset is completed.
12:16:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:16:41 INFO  : ps7_init is completed.
12:16:41 INFO  : ps7_post_config is completed.
12:16:47 INFO  : System reset is completed.
12:16:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:16:51 INFO  : ps7_init is completed.
12:16:51 INFO  : ps7_post_config is completed.
12:17:03 INFO  : System reset is completed.
12:17:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:17:07 INFO  : ps7_init is completed.
12:17:07 INFO  : ps7_post_config is completed.
12:17:17 INFO  : System reset is completed.
12:17:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:17:20 INFO  : ps7_init is completed.
12:17:20 INFO  : ps7_post_config is completed.
12:17:34 INFO  : System reset is completed.
12:17:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:17:37 INFO  : ps7_init is completed.
12:17:37 INFO  : ps7_post_config is completed.
12:17:44 INFO  : System reset is completed.
12:17:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:17:48 INFO  : ps7_init is completed.
12:17:48 INFO  : ps7_post_config is completed.
12:18:08 INFO  : System reset is completed.
12:18:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:18:12 INFO  : ps7_init is completed.
12:18:12 INFO  : ps7_post_config is completed.
12:18:34 INFO  : System reset is completed.
12:18:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:18:38 INFO  : ps7_init is completed.
12:18:38 INFO  : ps7_post_config is completed.
12:19:01 INFO  : System reset is completed.
12:19:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:05 INFO  : ps7_init is completed.
12:19:05 INFO  : ps7_post_config is completed.
12:19:14 INFO  : System reset is completed.
12:19:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:17 INFO  : ps7_init is completed.
12:19:17 INFO  : ps7_post_config is completed.
12:19:44 INFO  : System reset is completed.
12:19:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:48 INFO  : ps7_init is completed.
12:19:48 INFO  : ps7_post_config is completed.
12:19:55 INFO  : System reset is completed.
12:19:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:59 INFO  : ps7_init is completed.
12:19:59 INFO  : ps7_post_config is completed.
12:20:05 INFO  : System reset is completed.
12:20:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:08 INFO  : ps7_init is completed.
12:20:08 INFO  : ps7_post_config is completed.
12:20:43 INFO  : System reset is completed.
12:20:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:46 INFO  : ps7_init is completed.
12:20:46 INFO  : ps7_post_config is completed.
12:20:56 INFO  : System reset is completed.
12:20:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:59 INFO  : ps7_init is completed.
12:20:59 INFO  : ps7_post_config is completed.
12:21:07 INFO  : System reset is completed.
12:21:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:21:11 INFO  : ps7_init is completed.
12:21:11 INFO  : ps7_post_config is completed.
12:23:58 INFO  : System reset is completed.
12:24:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:24:01 INFO  : ps7_init is completed.
12:24:02 INFO  : ps7_post_config is completed.
12:27:30 INFO  : System reset is completed.
12:27:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:27:33 INFO  : ps7_init is completed.
12:27:33 INFO  : ps7_post_config is completed.
12:28:02 INFO  : System reset is completed.
12:28:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:28:06 INFO  : ps7_init is completed.
12:28:06 INFO  : ps7_post_config is completed.
12:28:42 INFO  : System reset is completed.
12:28:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:28:45 INFO  : ps7_init is completed.
12:28:46 INFO  : ps7_post_config is completed.
12:29:13 INFO  : System reset is completed.
12:29:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:29:17 INFO  : ps7_init is completed.
12:29:17 INFO  : ps7_post_config is completed.
12:38:36 INFO  : System reset is completed.
12:38:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:38:40 INFO  : ps7_init is completed.
12:38:40 INFO  : ps7_post_config is completed.
12:39:59 INFO  : System reset is completed.
12:40:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:40:03 INFO  : ps7_init is completed.
12:40:03 INFO  : ps7_post_config is completed.
12:41:40 INFO  : System reset is completed.
12:41:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:41:43 INFO  : ps7_init is completed.
12:41:43 INFO  : ps7_post_config is completed.
12:41:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:41:52 INFO  : System reset is completed.
12:41:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:41:56 INFO  : ps7_init is completed.
12:41:56 INFO  : ps7_post_config is completed.
12:42:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:42:23 INFO  : System reset is completed.
12:42:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:42:27 INFO  : ps7_init is completed.
12:42:27 INFO  : ps7_post_config is completed.
12:43:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:43:06 INFO  : System reset is completed.
12:43:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:43:10 INFO  : ps7_init is completed.
12:43:10 INFO  : ps7_post_config is completed.
12:44:07 INFO  : System reset is completed.
12:44:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:44:11 INFO  : ps7_init is completed.
12:44:11 INFO  : ps7_post_config is completed.
12:44:22 INFO  : System reset is completed.
12:44:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:44:25 INFO  : ps7_init is completed.
12:44:25 INFO  : ps7_post_config is completed.
12:46:05 INFO  : System reset is completed.
12:46:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:46:09 INFO  : ps7_init is completed.
12:46:09 INFO  : ps7_post_config is completed.
12:46:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:46:19 INFO  : System reset is completed.
12:46:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:46:22 INFO  : ps7_init is completed.
12:46:22 INFO  : ps7_post_config is completed.
12:46:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:46:46 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:46:52 INFO  : System reset is completed.
12:46:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:46:56 INFO  : ps7_init is completed.
12:46:56 INFO  : ps7_post_config is completed.
12:47:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:47:11 INFO  : System reset is completed.
12:47:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:47:14 INFO  : ps7_init is completed.
12:47:14 INFO  : ps7_post_config is completed.
12:47:43 INFO  : System reset is completed.
12:47:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:47:47 INFO  : ps7_init is completed.
12:47:47 INFO  : ps7_post_config is completed.
12:47:56 INFO  : System reset is completed.
12:47:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:47:59 INFO  : ps7_init is completed.
12:47:59 INFO  : ps7_post_config is completed.
12:50:36 INFO  : System reset is completed.
12:50:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:50:39 INFO  : ps7_init is completed.
12:50:40 INFO  : ps7_post_config is completed.
12:50:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:50:57 INFO  : System reset is completed.
12:51:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:51:00 INFO  : ps7_init is completed.
12:51:00 INFO  : ps7_post_config is completed.
12:51:07 INFO  : System reset is completed.
12:51:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:51:11 INFO  : ps7_init is completed.
12:51:11 INFO  : ps7_post_config is completed.
12:51:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:51:26 INFO  : System reset is completed.
12:51:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:51:30 INFO  : ps7_init is completed.
12:51:30 INFO  : ps7_post_config is completed.
12:51:38 INFO  : System reset is completed.
12:51:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:51:42 INFO  : ps7_init is completed.
12:51:42 INFO  : ps7_post_config is completed.
12:52:03 INFO  : System reset is completed.
12:52:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:52:07 INFO  : ps7_init is completed.
12:52:07 INFO  : ps7_post_config is completed.
12:53:16 INFO  : System reset is completed.
12:53:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:53:20 INFO  : ps7_init is completed.
12:53:20 INFO  : ps7_post_config is completed.
12:53:27 INFO  : System reset is completed.
12:53:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:53:31 INFO  : ps7_init is completed.
12:53:31 INFO  : ps7_post_config is completed.
12:53:45 INFO  : System reset is completed.
12:53:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:53:48 INFO  : ps7_init is completed.
12:53:48 INFO  : ps7_post_config is completed.
13:59:35 INFO  : System reset is completed.
13:59:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:59:39 INFO  : ps7_init is completed.
13:59:39 INFO  : ps7_post_config is completed.
14:02:47 INFO  : System reset is completed.
14:02:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:02:50 INFO  : ps7_init is completed.
14:02:50 INFO  : ps7_post_config is completed.
14:03:51 INFO  : System reset is completed.
14:03:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:54 INFO  : ps7_init is completed.
14:03:54 INFO  : ps7_post_config is completed.
14:04:07 INFO  : System reset is completed.
14:04:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:04:11 INFO  : ps7_init is completed.
14:04:11 INFO  : ps7_post_config is completed.
14:05:00 INFO  : System reset is completed.
14:05:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:03 INFO  : ps7_init is completed.
14:05:03 INFO  : ps7_post_config is completed.
14:05:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:05:21 INFO  : System reset is completed.
14:05:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:25 INFO  : ps7_init is completed.
14:05:25 INFO  : ps7_post_config is completed.
14:06:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:06:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:06:54 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:07:01 INFO  : System reset is completed.
14:07:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:07:04 INFO  : ps7_init is completed.
14:07:04 INFO  : ps7_post_config is completed.
14:07:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:07:31 INFO  : System reset is completed.
14:07:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:07:35 INFO  : ps7_init is completed.
14:07:35 INFO  : ps7_post_config is completed.
14:07:52 INFO  : System reset is completed.
14:07:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:07:56 INFO  : ps7_init is completed.
14:07:56 INFO  : ps7_post_config is completed.
14:08:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:08:07 INFO  : System reset is completed.
14:08:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:08:10 INFO  : ps7_init is completed.
14:08:10 INFO  : ps7_post_config is completed.
14:08:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:08:17 INFO  : System reset is completed.
14:08:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:08:21 INFO  : ps7_init is completed.
14:08:21 INFO  : ps7_post_config is completed.
14:08:50 INFO  : System reset is completed.
14:08:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:08:53 INFO  : ps7_init is completed.
14:08:53 INFO  : ps7_post_config is completed.
14:09:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:09:06 INFO  : System reset is completed.
14:09:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:09:09 INFO  : ps7_init is completed.
14:09:10 INFO  : ps7_post_config is completed.
14:09:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:09:24 INFO  : System reset is completed.
14:09:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:09:27 INFO  : ps7_init is completed.
14:09:27 INFO  : ps7_post_config is completed.
14:09:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:09:38 INFO  : System reset is completed.
14:09:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:09:42 INFO  : ps7_init is completed.
14:09:42 INFO  : ps7_post_config is completed.
14:09:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:09:49 INFO  : System reset is completed.
14:09:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:09:52 INFO  : ps7_init is completed.
14:09:53 INFO  : ps7_post_config is completed.
14:10:01 INFO  : System reset is completed.
14:10:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:05 INFO  : ps7_init is completed.
14:10:05 INFO  : ps7_post_config is completed.
14:10:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:10:10 INFO  : System reset is completed.
14:10:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:13 INFO  : ps7_init is completed.
14:10:13 INFO  : ps7_post_config is completed.
14:10:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:10:18 INFO  : System reset is completed.
14:10:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:22 INFO  : ps7_init is completed.
14:10:22 INFO  : ps7_post_config is completed.
14:10:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:10:28 INFO  : System reset is completed.
14:10:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:31 INFO  : ps7_init is completed.
14:10:31 INFO  : ps7_post_config is completed.
14:10:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:10:47 INFO  : System reset is completed.
14:10:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:50 INFO  : ps7_init is completed.
14:10:51 INFO  : ps7_post_config is completed.
14:10:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:10:57 INFO  : System reset is completed.
14:11:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:11:01 INFO  : ps7_init is completed.
14:11:01 INFO  : ps7_post_config is completed.
14:11:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:11:05 INFO  : System reset is completed.
14:11:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:11:09 INFO  : ps7_init is completed.
14:11:09 INFO  : ps7_post_config is completed.
14:11:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:11:14 INFO  : System reset is completed.
14:11:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:11:18 INFO  : ps7_init is completed.
14:11:18 INFO  : ps7_post_config is completed.
14:11:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:11:47 INFO  : System reset is completed.
14:11:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:11:51 INFO  : ps7_init is completed.
14:11:51 INFO  : ps7_post_config is completed.
14:12:01 INFO  : System reset is completed.
14:12:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:04 INFO  : ps7_init is completed.
14:12:04 INFO  : ps7_post_config is completed.
14:16:33 INFO  : System reset is completed.
14:16:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:16:37 INFO  : ps7_init is completed.
14:16:37 INFO  : ps7_post_config is completed.
14:17:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:17:16 INFO  : System reset is completed.
14:17:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:17:22 INFO  : ps7_init is completed.
14:17:22 INFO  : ps7_post_config is completed.
14:18:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:18:11 INFO  : System reset is completed.
14:18:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:18:14 INFO  : ps7_init is completed.
14:18:14 INFO  : ps7_post_config is completed.
14:18:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:18:33 INFO  : System reset is completed.
14:18:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:18:37 INFO  : ps7_init is completed.
14:18:37 INFO  : ps7_post_config is completed.
14:19:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:19:13 INFO  : System reset is completed.
14:19:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:19:16 INFO  : ps7_init is completed.
14:19:16 INFO  : ps7_post_config is completed.
14:20:42 INFO  : System reset is completed.
14:20:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:20:46 INFO  : ps7_init is completed.
14:20:46 INFO  : ps7_post_config is completed.
14:21:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:21:14 INFO  : System reset is completed.
14:21:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:21:18 INFO  : ps7_init is completed.
14:21:18 INFO  : ps7_post_config is completed.
14:21:44 INFO  : System reset is completed.
14:21:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:21:47 INFO  : ps7_init is completed.
14:21:48 INFO  : ps7_post_config is completed.
14:24:24 INFO  : System reset is completed.
14:24:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:24:27 INFO  : ps7_init is completed.
14:24:27 INFO  : ps7_post_config is completed.
14:25:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:25:03 INFO  : System reset is completed.
14:25:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:25:06 INFO  : ps7_init is completed.
14:25:06 INFO  : ps7_post_config is completed.
14:25:20 INFO  : System reset is completed.
14:25:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:25:24 INFO  : ps7_init is completed.
14:25:24 INFO  : ps7_post_config is completed.
14:31:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:31:16 INFO  : System reset is completed.
14:31:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:20 INFO  : ps7_init is completed.
14:31:20 INFO  : ps7_post_config is completed.
14:33:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:33:27 INFO  : System reset is completed.
14:33:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:33:31 INFO  : ps7_init is completed.
14:33:31 INFO  : ps7_post_config is completed.
14:34:21 INFO  : System reset is completed.
14:34:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:34:24 INFO  : ps7_init is completed.
14:34:24 INFO  : ps7_post_config is completed.
14:34:38 INFO  : System reset is completed.
14:34:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:34:41 INFO  : ps7_init is completed.
14:34:42 INFO  : ps7_post_config is completed.
14:35:04 INFO  : System reset is completed.
14:35:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:35:07 INFO  : ps7_init is completed.
14:35:07 INFO  : ps7_post_config is completed.
14:35:54 INFO  : System reset is completed.
14:35:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:35:57 INFO  : ps7_init is completed.
14:35:57 INFO  : ps7_post_config is completed.
14:36:34 INFO  : System reset is completed.
14:36:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:36:37 INFO  : ps7_init is completed.
14:36:37 INFO  : ps7_post_config is completed.
14:37:55 INFO  : System reset is completed.
14:37:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:37:58 INFO  : ps7_init is completed.
14:37:58 INFO  : ps7_post_config is completed.
14:38:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:38:06 INFO  : System reset is completed.
14:38:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:38:10 INFO  : ps7_init is completed.
14:38:10 INFO  : ps7_post_config is completed.
14:38:31 INFO  : System reset is completed.
14:38:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:38:35 INFO  : ps7_init is completed.
14:38:35 INFO  : ps7_post_config is completed.
14:49:47 INFO  : System reset is completed.
14:49:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:49:52 INFO  : ps7_init is completed.
14:49:52 INFO  : ps7_post_config is completed.
14:50:04 INFO  : System reset is completed.
14:50:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:50:07 INFO  : ps7_init is completed.
14:50:07 INFO  : ps7_post_config is completed.
14:50:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:50:47 INFO  : System reset is completed.
14:50:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:50:51 INFO  : ps7_init is completed.
14:50:51 INFO  : ps7_post_config is completed.
14:51:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:51:11 INFO  : System reset is completed.
14:51:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:51:14 INFO  : ps7_init is completed.
14:51:14 INFO  : ps7_post_config is completed.
14:51:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:51:50 INFO  : System reset is completed.
14:51:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:51:54 INFO  : ps7_init is completed.
14:51:54 INFO  : ps7_post_config is completed.
14:52:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:52:08 INFO  : System reset is completed.
14:52:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:52:11 INFO  : ps7_init is completed.
14:52:11 INFO  : ps7_post_config is completed.
14:54:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:54:07 INFO  : System reset is completed.
14:54:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:54:11 INFO  : ps7_init is completed.
14:54:11 INFO  : ps7_post_config is completed.
14:54:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:54:55 INFO  : System reset is completed.
14:54:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:54:58 INFO  : ps7_init is completed.
14:54:58 INFO  : ps7_post_config is completed.
14:55:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:55:25 INFO  : System reset is completed.
14:55:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:55:28 INFO  : ps7_init is completed.
14:55:28 INFO  : ps7_post_config is completed.
14:55:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:55:52 INFO  : System reset is completed.
14:55:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:55:55 INFO  : ps7_init is completed.
14:55:55 INFO  : ps7_post_config is completed.
14:56:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:56:51 INFO  : System reset is completed.
14:56:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:55 INFO  : ps7_init is completed.
14:56:55 INFO  : ps7_post_config is completed.
14:57:34 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
14:58:21 INFO  : System reset is completed.
14:58:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:58:24 INFO  : ps7_init is completed.
14:58:24 INFO  : ps7_post_config is completed.
14:59:59 INFO  : System reset is completed.
15:00:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:00:02 INFO  : ps7_init is completed.
15:00:02 INFO  : ps7_post_config is completed.
15:00:39 INFO  : System reset is completed.
15:00:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:00:42 INFO  : ps7_init is completed.
15:00:43 INFO  : ps7_post_config is completed.
15:02:02 INFO  : System reset is completed.
15:02:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:02:06 INFO  : ps7_init is completed.
15:02:06 INFO  : ps7_post_config is completed.
15:02:09 INFO  : System reset is completed.
15:02:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:02:13 INFO  : ps7_init is completed.
15:02:13 INFO  : ps7_post_config is completed.
15:03:48 INFO  : System reset is completed.
15:03:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:03:52 INFO  : ps7_init is completed.
15:03:52 INFO  : ps7_post_config is completed.
15:06:01 INFO  : System reset is completed.
15:06:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:05 INFO  : ps7_init is completed.
15:06:05 INFO  : ps7_post_config is completed.
15:06:47 INFO  : System reset is completed.
15:06:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:50 INFO  : ps7_init is completed.
15:06:50 INFO  : ps7_post_config is completed.
15:08:02 INFO  : System reset is completed.
15:08:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:08:06 INFO  : ps7_init is completed.
15:08:06 INFO  : ps7_post_config is completed.
15:08:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:08:37 INFO  : System reset is completed.
15:08:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:08:41 INFO  : ps7_init is completed.
15:08:41 INFO  : ps7_post_config is completed.
15:08:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:08:50 INFO  : System reset is completed.
15:08:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:08:54 INFO  : ps7_init is completed.
15:08:54 INFO  : ps7_post_config is completed.
15:09:25 INFO  : System reset is completed.
15:09:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:09:28 INFO  : ps7_init is completed.
15:09:28 INFO  : ps7_post_config is completed.
15:10:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:10:44 INFO  : System reset is completed.
15:10:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:10:47 INFO  : ps7_init is completed.
15:10:47 INFO  : ps7_post_config is completed.
15:11:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:11:54 INFO  : System reset is completed.
15:11:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:11:58 INFO  : ps7_init is completed.
15:11:58 INFO  : ps7_post_config is completed.
15:12:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:13:14 INFO  : System reset is completed.
15:13:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:13:18 INFO  : ps7_init is completed.
15:13:18 INFO  : ps7_post_config is completed.
15:17:46 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
15:17:46 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
15:17:52 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
15:17:52 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
17:21:00 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:24:28 INFO  : System reset is completed.
17:24:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:24:33 INFO  : ps7_init is completed.
17:24:33 INFO  : ps7_post_config is completed.
17:27:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:27:29 INFO  : System reset is completed.
17:27:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:27:33 INFO  : ps7_init is completed.
17:27:33 INFO  : ps7_post_config is completed.
17:28:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:28:10 INFO  : System reset is completed.
17:28:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:28:16 INFO  : ps7_init is completed.
17:28:16 INFO  : ps7_post_config is completed.
17:30:18 INFO  : System reset is completed.
17:30:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:30:22 INFO  : ps7_init is completed.
17:30:22 INFO  : ps7_post_config is completed.
17:31:03 INFO  : System reset is completed.
17:31:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:31:06 INFO  : ps7_init is completed.
17:31:06 INFO  : ps7_post_config is completed.
17:31:45 INFO  : System reset is completed.
17:31:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:31:49 INFO  : ps7_init is completed.
17:31:49 INFO  : ps7_post_config is completed.
17:32:07 INFO  : System reset is completed.
17:32:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:32:10 INFO  : ps7_init is completed.
17:32:10 INFO  : ps7_post_config is completed.
17:35:25 INFO  : System reset is completed.
17:35:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:35:29 INFO  : ps7_init is completed.
17:35:29 INFO  : ps7_post_config is completed.
17:36:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:36:11 INFO  : System reset is completed.
17:36:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:36:14 INFO  : ps7_init is completed.
17:36:14 INFO  : ps7_post_config is completed.
17:36:33 INFO  : System reset is completed.
17:36:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:36:38 INFO  : ps7_init is completed.
17:36:38 INFO  : ps7_post_config is completed.
17:39:57 INFO  : System reset is completed.
17:40:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:40:00 INFO  : ps7_init is completed.
17:40:01 INFO  : ps7_post_config is completed.
17:41:12 INFO  : System reset is completed.
17:41:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:41:15 INFO  : ps7_init is completed.
17:41:16 INFO  : ps7_post_config is completed.
17:43:48 INFO  : System reset is completed.
17:43:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:43:52 INFO  : ps7_init is completed.
17:43:52 INFO  : ps7_post_config is completed.
17:44:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:44:18 INFO  : System reset is completed.
17:44:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:44:21 INFO  : ps7_init is completed.
17:44:22 INFO  : ps7_post_config is completed.
17:44:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:44:36 INFO  : System reset is completed.
17:44:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:44:39 INFO  : ps7_init is completed.
17:44:39 INFO  : ps7_post_config is completed.
17:48:37 INFO  : System reset is completed.
17:48:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:48:41 INFO  : ps7_init is completed.
17:48:41 INFO  : ps7_post_config is completed.
17:49:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:49:16 INFO  : System reset is completed.
17:49:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:49:19 INFO  : ps7_init is completed.
17:49:19 INFO  : ps7_post_config is completed.
17:50:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:50:51 INFO  : System reset is completed.
17:50:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:50:54 INFO  : ps7_init is completed.
17:50:54 INFO  : ps7_post_config is completed.
17:51:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:51:08 INFO  : System reset is completed.
17:51:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:51:11 INFO  : ps7_init is completed.
17:51:12 INFO  : ps7_post_config is completed.
17:51:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:51:22 INFO  : System reset is completed.
17:51:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:51:25 INFO  : ps7_init is completed.
17:51:25 INFO  : ps7_post_config is completed.
17:52:08 INFO  : System reset is completed.
17:52:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:52:12 INFO  : ps7_init is completed.
17:52:12 INFO  : ps7_post_config is completed.
17:52:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:52:20 INFO  : System reset is completed.
17:52:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:52:24 INFO  : ps7_init is completed.
17:52:24 INFO  : ps7_post_config is completed.
17:54:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:54:16 INFO  : System reset is completed.
17:54:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:54:20 INFO  : ps7_init is completed.
17:54:20 INFO  : ps7_post_config is completed.
17:55:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:55:34 INFO  : System reset is completed.
17:55:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:55:38 INFO  : ps7_init is completed.
17:55:38 INFO  : ps7_post_config is completed.
17:56:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:56:34 INFO  : System reset is completed.
17:56:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:56:37 INFO  : ps7_init is completed.
17:56:37 INFO  : ps7_post_config is completed.
17:56:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:56:52 INFO  : System reset is completed.
17:56:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:56:55 INFO  : ps7_init is completed.
17:56:55 INFO  : ps7_post_config is completed.
17:57:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:57:36 INFO  : System reset is completed.
17:57:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:57:39 INFO  : ps7_init is completed.
17:57:39 INFO  : ps7_post_config is completed.
18:03:52 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:03:54 INFO  : System reset is completed.
18:03:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:03:57 INFO  : ps7_init is completed.
18:03:57 INFO  : ps7_post_config is completed.
18:04:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:04:14 INFO  : System reset is completed.
18:04:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:04:17 INFO  : ps7_init is completed.
18:04:17 INFO  : ps7_post_config is completed.
18:04:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:04:37 INFO  : System reset is completed.
18:04:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:04:41 INFO  : ps7_init is completed.
18:04:41 INFO  : ps7_post_config is completed.
18:07:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:07:04 INFO  : System reset is completed.
18:07:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:07:07 INFO  : ps7_init is completed.
18:07:07 INFO  : ps7_post_config is completed.
18:07:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:07:44 INFO  : System reset is completed.
18:07:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:07:48 INFO  : ps7_init is completed.
18:07:48 INFO  : ps7_post_config is completed.
18:09:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:09:04 INFO  : System reset is completed.
18:09:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:09:08 INFO  : ps7_init is completed.
18:09:08 INFO  : ps7_post_config is completed.
18:09:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:09:47 INFO  : System reset is completed.
18:09:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:09:51 INFO  : ps7_init is completed.
18:09:51 INFO  : ps7_post_config is completed.
18:09:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:10:01 INFO  : System reset is completed.
18:10:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:10:04 INFO  : ps7_init is completed.
18:10:04 INFO  : ps7_post_config is completed.
18:23:57 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
18:23:57 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
10:09:21 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:31:46 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:42:56 INFO  : System reset is completed.
11:43:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:43:00 INFO  : ps7_init is completed.
11:43:01 INFO  : ps7_post_config is completed.
11:46:53 INFO  : System reset is completed.
11:46:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:46:57 INFO  : ps7_init is completed.
11:46:57 INFO  : ps7_post_config is completed.
11:47:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:47:11 INFO  : System reset is completed.
11:47:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:47:14 INFO  : ps7_init is completed.
11:47:14 INFO  : ps7_post_config is completed.
11:47:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:47:24 INFO  : System reset is completed.
11:47:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:47:27 INFO  : ps7_init is completed.
11:47:28 INFO  : ps7_post_config is completed.
11:47:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:47:47 INFO  : System reset is completed.
11:47:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:47:51 INFO  : ps7_init is completed.
11:47:51 INFO  : ps7_post_config is completed.
11:48:26 INFO  : System reset is completed.
11:48:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:48:29 INFO  : ps7_init is completed.
11:48:29 INFO  : ps7_post_config is completed.
11:48:40 INFO  : System reset is completed.
11:48:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:48:44 INFO  : ps7_init is completed.
11:48:44 INFO  : ps7_post_config is completed.
11:48:54 INFO  : System reset is completed.
11:48:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:48:57 INFO  : ps7_init is completed.
11:48:57 INFO  : ps7_post_config is completed.
12:14:31 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:23:57 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
15:24:31 ERROR : Unexpected error while obtaining referenced S/W project {}
org.eclipse.core.internal.resources.ResourceException: Resource '/MultipleInterrupts_bsp' is not open.
	at org.eclipse.core.internal.resources.Project.checkAccessible(Project.java:150)
	at org.eclipse.core.internal.resources.Project.hasNature(Project.java:584)
	at com.xilinx.sdk.sw.SwProjectUtils.getReferencedSwProject(SwProjectUtils.java:248)
	at com.xilinx.sdk.tools.internal.CProjectPropertyTester.test(CProjectPropertyTester.java:31)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:99)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.IterateExpression.evaluate(IterateExpression.java:189)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:72)
	at org.eclipse.e4.ui.internal.workbench.ContributionsAnalyzer.isVisible(ContributionsAnalyzer.java:247)
	at org.eclipse.e4.ui.workbench.renderers.swt.ContributionRecord.computeVisibility(ContributionRecord.java:166)
	at org.eclipse.e4.ui.workbench.renderers.swt.ContributionRecord.updateVisibility(ContributionRecord.java:96)
	at org.eclipse.e4.ui.workbench.renderers.swt.MenuManagerRendererFilter.updateElementVisibility(MenuManagerRendererFilter.java:185)
	at org.eclipse.e4.ui.workbench.renderers.swt.MenuManagerShowProcessor.showMenu(MenuManagerShowProcessor.java:258)
	at org.eclipse.e4.ui.workbench.renderers.swt.MenuManagerShowProcessor.menuAboutToHide(MenuManagerShowProcessor.java:125)
	at org.eclipse.jface.internal.MenuManagerEventHelper.showEventPostHelper(MenuManagerEventHelper.java:54)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:476)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:500)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:255)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1081)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1062)
	at org.eclipse.swt.widgets.Control.WM_INITMENUPOPUP(Control.java:4964)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:4640)
	at org.eclipse.swt.widgets.Canvas.windowProc(Canvas.java:340)
	at org.eclipse.swt.widgets.Decorations.windowProc(Decorations.java:1627)
	at org.eclipse.swt.widgets.Shell.windowProc(Shell.java:2075)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4977)
	at org.eclipse.swt.internal.win32.OS.TrackPopupMenu(Native Method)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:257)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4211)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3753)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$9.run(PartRenderingEngine.java:1113)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:997)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:140)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:611)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:567)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:124)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:110)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:79)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:354)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:181)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
15:24:31 ERROR : Unexpected error while obtaining referenced S/W project {}
org.eclipse.core.internal.resources.ResourceException: Resource '/MultipleInterrupts_bsp' is not open.
	at org.eclipse.core.internal.resources.Project.checkAccessible(Project.java:150)
	at org.eclipse.core.internal.resources.Project.hasNature(Project.java:584)
	at com.xilinx.sdk.sw.SwProjectUtils.getReferencedSwProject(SwProjectUtils.java:248)
	at com.xilinx.sdk.tools.internal.CProjectPropertyTester.test(CProjectPropertyTester.java:31)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:99)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.IterateExpression.evaluate(IterateExpression.java:189)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:72)
	at org.eclipse.e4.ui.internal.workbench.ContributionsAnalyzer.isVisible(ContributionsAnalyzer.java:247)
	at org.eclipse.e4.ui.workbench.renderers.swt.ContributionRecord.computeVisibility(ContributionRecord.java:166)
	at org.eclipse.e4.ui.workbench.renderers.swt.ContributionRecord.updateVisibility(ContributionRecord.java:96)
	at org.eclipse.e4.ui.workbench.renderers.swt.MenuManagerRendererFilter.updateElementVisibility(MenuManagerRendererFilter.java:185)
	at org.eclipse.e4.ui.workbench.renderers.swt.MenuManagerShowProcessor.showMenu(MenuManagerShowProcessor.java:258)
	at org.eclipse.e4.ui.workbench.renderers.swt.MenuManagerShowProcessor.menuAboutToHide(MenuManagerShowProcessor.java:125)
	at org.eclipse.jface.internal.MenuManagerEventHelper.showEventPostHelper(MenuManagerEventHelper.java:54)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:476)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:500)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:255)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1081)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1062)
	at org.eclipse.swt.widgets.Control.WM_INITMENUPOPUP(Control.java:4964)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:4640)
	at org.eclipse.swt.widgets.Canvas.windowProc(Canvas.java:340)
	at org.eclipse.swt.widgets.Decorations.windowProc(Decorations.java:1627)
	at org.eclipse.swt.widgets.Shell.windowProc(Shell.java:2075)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4977)
	at org.eclipse.swt.internal.win32.OS.TrackPopupMenu(Native Method)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:257)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4211)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3753)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$9.run(PartRenderingEngine.java:1113)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:997)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:140)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:611)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:567)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:124)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:110)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:79)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:354)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:181)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
15:36:10 INFO  : System reset is completed.
15:36:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:36:15 INFO  : ps7_init is completed.
15:36:15 INFO  : ps7_post_config is completed.
15:36:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:36:30 INFO  : System reset is completed.
15:36:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:36:34 INFO  : ps7_init is completed.
15:36:34 INFO  : ps7_post_config is completed.
15:37:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:37:12 INFO  : System reset is completed.
15:37:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:37:16 INFO  : ps7_init is completed.
15:37:16 INFO  : ps7_post_config is completed.
15:44:01 INFO  : System reset is completed.
15:44:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:44:04 INFO  : ps7_init is completed.
15:44:04 INFO  : ps7_post_config is completed.
15:56:25 INFO  : System reset is completed.
15:56:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:56:28 INFO  : ps7_init is completed.
15:56:28 INFO  : ps7_post_config is completed.
15:56:29 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
15:56:30 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Target selection failed.
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:774)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:295)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:56:39 INFO  : System reset is completed.
15:56:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:56:43 INFO  : ps7_init is completed.
15:56:43 INFO  : ps7_post_config is completed.
15:58:36 INFO  : System reset is completed.
15:58:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:58:40 INFO  : ps7_init is completed.
15:58:40 INFO  : ps7_post_config is completed.
15:59:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:59:49 INFO  : System reset is completed.
15:59:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:59:53 INFO  : ps7_init is completed.
15:59:53 INFO  : ps7_post_config is completed.
16:02:37 INFO  : System reset is completed.
16:02:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:02:40 INFO  : ps7_init is completed.
16:02:40 INFO  : ps7_post_config is completed.
16:07:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:07:37 INFO  : System reset is completed.
16:07:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:07:41 INFO  : ps7_init is completed.
16:07:41 INFO  : ps7_post_config is completed.
16:08:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:08:21 INFO  : System reset is completed.
16:08:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:08:26 INFO  : ps7_init is completed.
16:08:26 INFO  : ps7_post_config is completed.
16:18:48 INFO  : System reset is completed.
16:18:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:18:52 INFO  : ps7_init is completed.
16:18:52 INFO  : ps7_post_config is completed.
16:19:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:20:01 INFO  : System reset is completed.
16:20:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:20:05 INFO  : ps7_init is completed.
16:20:05 INFO  : ps7_post_config is completed.
16:20:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:20:35 INFO  : System reset is completed.
16:20:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:20:39 INFO  : ps7_init is completed.
16:20:39 INFO  : ps7_post_config is completed.
16:24:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:24:45 INFO  : System reset is completed.
16:24:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:24:49 INFO  : ps7_init is completed.
16:24:49 INFO  : ps7_post_config is completed.
16:27:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:27:49 INFO  : System reset is completed.
16:27:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:27:53 INFO  : ps7_init is completed.
16:27:53 INFO  : ps7_post_config is completed.
16:28:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:28:18 INFO  : System reset is completed.
16:28:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:28:22 INFO  : ps7_init is completed.
16:28:22 INFO  : ps7_post_config is completed.
16:31:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:31:58 INFO  : System reset is completed.
16:32:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:01 INFO  : ps7_init is completed.
16:32:02 INFO  : ps7_post_config is completed.
16:32:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:32:15 INFO  : System reset is completed.
16:32:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:18 INFO  : ps7_init is completed.
16:32:19 INFO  : ps7_post_config is completed.
16:32:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:33:00 INFO  : System reset is completed.
16:33:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:33:04 INFO  : ps7_init is completed.
16:33:04 INFO  : ps7_post_config is completed.
16:39:07 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:48:50 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:51:27 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:51:53 INFO  : System reset is completed.
11:51:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:51:57 INFO  : ps7_init is completed.
11:51:57 INFO  : ps7_post_config is completed.
11:52:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:52:32 INFO  : System reset is completed.
11:52:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:52:36 INFO  : ps7_init is completed.
11:52:36 INFO  : ps7_post_config is completed.
11:56:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:56:59 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:57:08 INFO  : System reset is completed.
11:57:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:57:11 INFO  : ps7_init is completed.
11:57:12 INFO  : ps7_post_config is completed.
11:57:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:57:43 INFO  : System reset is completed.
11:57:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:57:46 INFO  : ps7_init is completed.
11:57:46 INFO  : ps7_post_config is completed.
11:59:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:59:58 INFO  : System reset is completed.
12:00:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:00:02 INFO  : ps7_init is completed.
12:00:02 INFO  : ps7_post_config is completed.
12:00:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:00:44 INFO  : System reset is completed.
12:00:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:00:47 INFO  : ps7_init is completed.
12:00:47 INFO  : ps7_post_config is completed.
12:01:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:01:12 INFO  : System reset is completed.
12:01:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:01:16 INFO  : ps7_init is completed.
12:01:16 INFO  : ps7_post_config is completed.
12:10:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:10:03 INFO  : System reset is completed.
12:10:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:10:07 INFO  : ps7_init is completed.
12:10:07 INFO  : ps7_post_config is completed.
12:11:31 INFO  : System reset is completed.
12:11:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:11:34 INFO  : ps7_init is completed.
12:11:35 INFO  : ps7_post_config is completed.
12:14:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:14:24 INFO  : System reset is completed.
12:14:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:28 INFO  : ps7_init is completed.
12:14:28 INFO  : ps7_post_config is completed.
12:15:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:15:10 INFO  : System reset is completed.
12:15:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:15:13 INFO  : ps7_init is completed.
12:15:14 INFO  : ps7_post_config is completed.
12:15:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:15:46 INFO  : System reset is completed.
12:15:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:15:50 INFO  : ps7_init is completed.
12:15:50 INFO  : ps7_post_config is completed.
12:16:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:16:55 INFO  : System reset is completed.
12:16:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:16:59 INFO  : ps7_init is completed.
12:16:59 INFO  : ps7_post_config is completed.
12:17:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:17:21 INFO  : System reset is completed.
12:17:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:17:25 INFO  : ps7_init is completed.
12:17:25 INFO  : ps7_post_config is completed.
12:17:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:17:42 INFO  : System reset is completed.
12:17:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:17:46 INFO  : ps7_init is completed.
12:17:46 INFO  : ps7_post_config is completed.
12:20:31 INFO  : System reset is completed.
12:20:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:35 INFO  : ps7_init is completed.
12:20:35 INFO  : ps7_post_config is completed.
12:21:19 INFO  : System reset is completed.
12:21:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:21:23 INFO  : ps7_init is completed.
12:21:23 INFO  : ps7_post_config is completed.
13:24:52 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:06:25 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:15:06 INFO  : System reset is completed.
11:15:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:15:10 INFO  : ps7_init is completed.
11:15:10 INFO  : ps7_post_config is completed.
11:15:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:15:22 INFO  : System reset is completed.
11:15:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:15:26 INFO  : ps7_init is completed.
11:15:26 INFO  : ps7_post_config is completed.
11:18:45 INFO  : System reset is completed.
11:18:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:18:49 INFO  : ps7_init is completed.
11:18:49 INFO  : ps7_post_config is completed.
11:26:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:26:32 INFO  : System reset is completed.
11:26:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:26:36 INFO  : ps7_init is completed.
11:26:36 INFO  : ps7_post_config is completed.
11:30:53 INFO  : System reset is completed.
11:30:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:30:56 INFO  : ps7_init is completed.
11:30:56 INFO  : ps7_post_config is completed.
11:35:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:35:31 INFO  : System reset is completed.
11:35:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:35:35 INFO  : ps7_init is completed.
11:35:35 INFO  : ps7_post_config is completed.
11:38:50 INFO  : System reset is completed.
11:38:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:38:54 INFO  : ps7_init is completed.
11:38:54 INFO  : ps7_post_config is completed.
11:43:55 INFO  : System reset is completed.
11:43:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:43:59 INFO  : ps7_init is completed.
11:43:59 INFO  : ps7_post_config is completed.
11:46:16 INFO  : System reset is completed.
11:46:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:46:19 INFO  : ps7_init is completed.
11:46:19 INFO  : ps7_post_config is completed.
11:49:35 INFO  : System reset is completed.
11:49:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:49:40 INFO  : ps7_init is completed.
11:49:40 INFO  : ps7_post_config is completed.
11:56:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:56:56 INFO  : System reset is completed.
11:56:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:57:00 INFO  : ps7_init is completed.
11:57:00 INFO  : ps7_post_config is completed.
11:59:43 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:59:45 INFO  : System reset is completed.
11:59:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:59:49 INFO  : ps7_init is completed.
11:59:49 INFO  : ps7_post_config is completed.
12:05:19 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
12:05:19 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
12:06:07 INFO  : System reset is completed.
12:06:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:06:11 INFO  : ps7_init is completed.
12:06:11 INFO  : ps7_post_config is completed.
12:10:49 INFO  : System reset is completed.
12:10:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:10:53 INFO  : ps7_init is completed.
12:10:53 INFO  : ps7_post_config is completed.
12:13:49 INFO  : System reset is completed.
12:13:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:13:53 INFO  : ps7_init is completed.
12:13:53 INFO  : ps7_post_config is completed.
13:14:14 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
13:14:14 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
15:36:59 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:23:14 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:24:36 INFO  : System reset is completed.
10:24:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:24:40 INFO  : ps7_init is completed.
10:24:40 INFO  : ps7_post_config is completed.
10:31:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:31:45 ERROR : Unexpected error while launching program.
java.lang.NullPointerException
	at com.xilinx.sdk.targetmanager.internal.TM.terminateCurrentLaunch(TM.java:799)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:564)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:31:52 INFO  : System reset is completed.
10:31:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:31:56 INFO  : ps7_init is completed.
10:31:56 INFO  : ps7_post_config is completed.
10:33:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:33:12 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:33:21 INFO  : System reset is completed.
10:33:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:33:25 INFO  : ps7_init is completed.
10:33:25 INFO  : ps7_post_config is completed.
10:35:39 INFO  : System reset is completed.
10:35:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:35:43 INFO  : ps7_init is completed.
10:35:43 INFO  : ps7_post_config is completed.
10:36:53 INFO  : System reset is completed.
10:36:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:36:56 INFO  : ps7_init is completed.
10:36:56 INFO  : ps7_post_config is completed.
10:37:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:37:15 INFO  : System reset is completed.
10:37:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:37:19 INFO  : ps7_init is completed.
10:37:19 INFO  : ps7_post_config is completed.
10:38:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:39:05 INFO  : System reset is completed.
10:39:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:39:09 INFO  : ps7_init is completed.
10:39:09 INFO  : ps7_post_config is completed.
10:39:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:39:40 INFO  : System reset is completed.
10:39:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:39:43 INFO  : ps7_init is completed.
10:39:43 INFO  : ps7_post_config is completed.
10:40:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:40:03 INFO  : System reset is completed.
10:40:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:40:07 INFO  : ps7_init is completed.
10:40:07 INFO  : ps7_post_config is completed.
10:41:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:41:37 INFO  : System reset is completed.
10:41:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:41:42 INFO  : ps7_init is completed.
10:41:42 INFO  : ps7_post_config is completed.
10:43:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:43:25 INFO  : System reset is completed.
10:43:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:43:29 INFO  : ps7_init is completed.
10:43:29 INFO  : ps7_post_config is completed.
10:45:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:45:14 INFO  : System reset is completed.
10:45:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:45:18 INFO  : ps7_init is completed.
10:45:18 INFO  : ps7_post_config is completed.
10:46:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:46:20 INFO  : System reset is completed.
10:46:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:46:24 INFO  : ps7_init is completed.
10:46:24 INFO  : ps7_post_config is completed.
10:48:33 INFO  : System reset is completed.
10:48:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:48:36 INFO  : ps7_init is completed.
10:48:36 INFO  : ps7_post_config is completed.
10:55:55 INFO  : System reset is completed.
10:55:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:59 INFO  : ps7_init is completed.
10:55:59 INFO  : ps7_post_config is completed.
10:59:27 INFO  : System reset is completed.
10:59:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:59:30 INFO  : ps7_init is completed.
10:59:30 INFO  : ps7_post_config is completed.
11:02:29 INFO  : System reset is completed.
11:02:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:02:33 INFO  : ps7_init is completed.
11:02:33 INFO  : ps7_post_config is completed.
11:06:07 INFO  : System reset is completed.
11:06:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:11 INFO  : ps7_init is completed.
11:06:11 INFO  : ps7_post_config is completed.
11:08:29 INFO  : System reset is completed.
11:08:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:08:33 INFO  : ps7_init is completed.
11:08:33 INFO  : ps7_post_config is completed.
11:09:50 INFO  : System reset is completed.
11:09:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:09:54 INFO  : ps7_init is completed.
11:09:54 INFO  : ps7_post_config is completed.
11:11:15 INFO  : System reset is completed.
11:11:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:11:19 INFO  : ps7_init is completed.
11:11:19 INFO  : ps7_post_config is completed.
11:12:45 INFO  : System reset is completed.
11:12:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:12:48 INFO  : ps7_init is completed.
11:12:48 INFO  : ps7_post_config is completed.
11:16:50 INFO  : System reset is completed.
11:16:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:16:54 INFO  : ps7_init is completed.
11:16:54 INFO  : ps7_post_config is completed.
11:19:45 INFO  : System reset is completed.
11:19:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:19:49 INFO  : ps7_init is completed.
11:19:49 INFO  : ps7_post_config is completed.
11:21:30 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
11:21:30 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
12:44:51 INFO  : System reset is completed.
12:44:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:44:55 INFO  : ps7_init is completed.
12:44:55 INFO  : ps7_post_config is completed.
12:45:39 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
12:45:39 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
12:45:48 INFO  : System reset is completed.
12:45:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:45:51 INFO  : ps7_init is completed.
12:45:51 INFO  : ps7_post_config is completed.
12:46:55 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
12:46:55 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
14:34:37 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:05:44 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:09:41 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
14:09:42 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2457
14:13:30 INFO  : System reset is completed.
14:13:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:13:35 INFO  : ps7_init is completed.
14:13:35 INFO  : ps7_post_config is completed.
14:14:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:14:17 INFO  : System reset is completed.
14:14:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:21 INFO  : ps7_init is completed.
14:14:21 INFO  : ps7_post_config is completed.
14:14:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:14:49 INFO  : System reset is completed.
14:14:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:53 INFO  : ps7_init is completed.
14:14:53 INFO  : ps7_post_config is completed.
14:17:54 INFO  : System reset is completed.
14:17:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:17:58 INFO  : ps7_init is completed.
14:17:58 INFO  : ps7_post_config is completed.
14:20:17 INFO  : System reset is completed.
14:20:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:20:20 INFO  : ps7_init is completed.
14:20:20 INFO  : ps7_post_config is completed.
14:25:49 INFO  : System reset is completed.
14:25:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:25:53 INFO  : ps7_init is completed.
14:25:53 INFO  : ps7_post_config is completed.
14:26:02 INFO  : System reset is completed.
14:26:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:26:06 INFO  : ps7_init is completed.
14:26:06 INFO  : ps7_post_config is completed.
14:26:27 INFO  : System reset is completed.
14:26:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:26:31 INFO  : ps7_init is completed.
14:26:31 INFO  : ps7_post_config is completed.
14:27:52 INFO  : System reset is completed.
14:27:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:27:55 INFO  : ps7_init is completed.
14:27:55 INFO  : ps7_post_config is completed.
14:28:04 INFO  : System reset is completed.
14:28:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:09 INFO  : ps7_init is completed.
14:28:10 INFO  : ps7_post_config is completed.
14:28:19 INFO  : System reset is completed.
14:28:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:22 INFO  : ps7_init is completed.
14:28:22 INFO  : ps7_post_config is completed.
14:28:28 INFO  : System reset is completed.
14:28:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:32 INFO  : ps7_init is completed.
14:28:32 INFO  : ps7_post_config is completed.
14:28:38 INFO  : System reset is completed.
14:28:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:41 INFO  : ps7_init is completed.
14:28:41 INFO  : ps7_post_config is completed.
14:28:47 INFO  : System reset is completed.
14:28:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:51 INFO  : ps7_init is completed.
14:28:51 INFO  : ps7_post_config is completed.
14:29:13 INFO  : System reset is completed.
14:29:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:29:16 INFO  : ps7_init is completed.
14:29:16 INFO  : ps7_post_config is completed.
14:29:23 INFO  : System reset is completed.
14:29:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:29:26 INFO  : ps7_init is completed.
14:29:27 INFO  : ps7_post_config is completed.
14:29:32 INFO  : System reset is completed.
14:29:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:29:36 INFO  : ps7_init is completed.
14:29:36 INFO  : ps7_post_config is completed.
14:29:45 INFO  : System reset is completed.
14:29:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:29:49 INFO  : ps7_init is completed.
14:29:49 INFO  : ps7_post_config is completed.
14:29:55 INFO  : System reset is completed.
14:29:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:29:58 INFO  : ps7_init is completed.
14:29:58 INFO  : ps7_post_config is completed.
14:30:08 INFO  : System reset is completed.
14:30:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:30:12 INFO  : ps7_init is completed.
14:30:12 INFO  : ps7_post_config is completed.
14:30:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:30:26 INFO  : System reset is completed.
14:30:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:30:30 INFO  : ps7_init is completed.
14:30:30 INFO  : ps7_post_config is completed.
14:31:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:31:25 INFO  : System reset is completed.
14:31:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:29 INFO  : ps7_init is completed.
14:31:29 INFO  : ps7_post_config is completed.
14:31:43 INFO  : System reset is completed.
14:31:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:47 INFO  : ps7_init is completed.
14:31:47 INFO  : ps7_post_config is completed.
14:32:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:32:36 INFO  : System reset is completed.
14:32:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:40 INFO  : ps7_init is completed.
14:32:40 INFO  : ps7_post_config is completed.
14:32:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:32:54 INFO  : System reset is completed.
14:32:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:58 INFO  : ps7_init is completed.
14:32:58 INFO  : ps7_post_config is completed.
14:33:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:33:31 INFO  : System reset is completed.
14:33:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:33:35 INFO  : ps7_init is completed.
14:33:35 INFO  : ps7_post_config is completed.
14:56:57 INFO  : System reset is completed.
14:57:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:57:01 INFO  : ps7_init is completed.
14:57:01 INFO  : ps7_post_config is completed.
14:57:25 INFO  : System reset is completed.
14:57:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:57:30 INFO  : ps7_init is completed.
14:57:30 INFO  : ps7_post_config is completed.
14:58:35 INFO  : System reset is completed.
14:58:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:58:38 INFO  : ps7_init is completed.
14:58:38 INFO  : ps7_post_config is completed.
14:59:25 INFO  : System reset is completed.
14:59:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:59:29 INFO  : ps7_init is completed.
14:59:29 INFO  : ps7_post_config is completed.
15:04:18 INFO  : System reset is completed.
15:04:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:04:21 INFO  : ps7_init is completed.
15:04:21 INFO  : ps7_post_config is completed.
15:05:13 INFO  : System reset is completed.
15:05:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:16 INFO  : ps7_init is completed.
15:05:16 INFO  : ps7_post_config is completed.
15:05:39 INFO  : System reset is completed.
15:05:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:42 INFO  : ps7_init is completed.
15:05:42 INFO  : ps7_post_config is completed.
15:05:51 INFO  : System reset is completed.
15:05:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:54 INFO  : ps7_init is completed.
15:05:55 INFO  : ps7_post_config is completed.
15:06:22 INFO  : System reset is completed.
15:06:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:25 INFO  : ps7_init is completed.
15:06:25 INFO  : ps7_post_config is completed.
15:07:00 INFO  : System reset is completed.
15:07:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:07:04 INFO  : ps7_init is completed.
15:07:04 INFO  : ps7_post_config is completed.
15:07:40 INFO  : System reset is completed.
15:07:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:07:44 INFO  : ps7_init is completed.
15:07:44 INFO  : ps7_post_config is completed.
22:21:40 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
22:59:41 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
22:59:42 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2457
23:07:58 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
23:08:37 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
23:08:53 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
23:09:10 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
23:10:05 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
23:10:15 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
23:10:51 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
23:10:52 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2457
23:11:11 INFO  : System reset is completed.
23:11:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:11:16 INFO  : ps7_init is completed.
23:11:16 INFO  : ps7_post_config is completed.
23:13:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:13:38 INFO  : System reset is completed.
23:13:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:13:42 INFO  : ps7_init is completed.
23:13:42 INFO  : ps7_post_config is completed.
23:15:51 INFO  : System reset is completed.
23:15:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:15:55 INFO  : ps7_init is completed.
23:15:55 INFO  : ps7_post_config is completed.
23:16:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:16:32 INFO  : System reset is completed.
23:16:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:16:36 INFO  : ps7_init is completed.
23:16:36 INFO  : ps7_post_config is completed.
23:29:15 INFO  : System reset is completed.
23:29:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:29:19 INFO  : ps7_init is completed.
23:29:20 INFO  : ps7_post_config is completed.
23:34:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:34:04 INFO  : System reset is completed.
23:34:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:34:08 INFO  : ps7_init is completed.
23:34:08 INFO  : ps7_post_config is completed.
23:35:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:35:13 INFO  : System reset is completed.
23:35:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:35:17 INFO  : ps7_init is completed.
23:35:17 INFO  : ps7_post_config is completed.
23:38:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:38:31 INFO  : System reset is completed.
23:38:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:38:35 INFO  : ps7_init is completed.
23:38:35 INFO  : ps7_post_config is completed.
23:41:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:41:11 INFO  : System reset is completed.
23:41:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:41:15 INFO  : ps7_init is completed.
23:41:15 INFO  : ps7_post_config is completed.
23:47:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:47:15 INFO  : System reset is completed.
23:47:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:47:19 INFO  : ps7_init is completed.
23:47:19 INFO  : ps7_post_config is completed.
23:49:13 INFO  : System reset is completed.
23:49:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:49:19 INFO  : ps7_init is completed.
23:49:19 INFO  : ps7_post_config is completed.
23:52:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:52:23 INFO  : System reset is completed.
23:52:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:52:28 INFO  : ps7_init is completed.
23:52:28 INFO  : ps7_post_config is completed.
23:59:03 INFO  : System reset is completed.
23:59:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:59:07 INFO  : ps7_init is completed.
23:59:07 INFO  : ps7_post_config is completed.
00:00:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
00:00:22 INFO  : System reset is completed.
00:00:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:00:26 INFO  : ps7_init is completed.
00:00:26 INFO  : ps7_post_config is completed.
00:06:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
00:06:24 INFO  : System reset is completed.
00:06:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:06:30 INFO  : ps7_init is completed.
00:06:30 INFO  : ps7_post_config is completed.
00:08:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
00:08:48 INFO  : System reset is completed.
00:08:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:08:52 INFO  : ps7_init is completed.
00:08:52 INFO  : ps7_post_config is completed.
00:11:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
00:11:50 INFO  : System reset is completed.
00:11:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:11:54 INFO  : ps7_init is completed.
00:11:54 INFO  : ps7_post_config is completed.
00:13:41 INFO  : System reset is completed.
00:13:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:13:45 INFO  : ps7_init is completed.
00:13:46 INFO  : ps7_post_config is completed.
00:13:58 INFO  : System reset is completed.
00:14:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:14:02 INFO  : ps7_init is completed.
00:14:02 INFO  : ps7_post_config is completed.
00:14:37 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:53:01 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:11:10 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:669)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:295)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:11:37 INFO  : System reset is completed.
10:11:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:11:41 INFO  : ps7_init is completed.
10:11:41 INFO  : ps7_post_config is completed.
10:16:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:16:30 INFO  : System reset is completed.
10:16:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:16:33 INFO  : ps7_init is completed.
10:16:34 INFO  : ps7_post_config is completed.
10:21:12 INFO  : System reset is completed.
10:21:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:21:15 INFO  : ps7_init is completed.
10:21:15 INFO  : ps7_post_config is completed.
10:55:48 INFO  : System reset is completed.
10:55:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:52 INFO  : ps7_init is completed.
10:55:52 INFO  : ps7_post_config is completed.
10:56:34 INFO  : System reset is completed.
10:56:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:56:38 INFO  : ps7_init is completed.
10:56:38 INFO  : ps7_post_config is completed.
10:58:01 INFO  : System reset is completed.
10:58:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:58:05 INFO  : ps7_init is completed.
10:58:05 INFO  : ps7_post_config is completed.
10:59:05 INFO  : System reset is completed.
10:59:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:59:09 INFO  : ps7_init is completed.
10:59:09 INFO  : ps7_post_config is completed.
11:00:35 INFO  : System reset is completed.
11:00:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:00:39 INFO  : ps7_init is completed.
11:00:39 INFO  : ps7_post_config is completed.
11:01:26 INFO  : System reset is completed.
11:01:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:01:29 INFO  : ps7_init is completed.
11:01:30 INFO  : ps7_post_config is completed.
11:02:45 INFO  : System reset is completed.
11:02:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:02:50 INFO  : ps7_init is completed.
11:02:50 INFO  : ps7_post_config is completed.
11:07:22 INFO  : System reset is completed.
11:07:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:07:26 INFO  : ps7_init is completed.
11:07:26 INFO  : ps7_post_config is completed.
11:08:09 INFO  : System reset is completed.
11:08:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:08:13 INFO  : ps7_init is completed.
11:08:13 INFO  : ps7_post_config is completed.
10:41:10 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:41:14 INFO  : System reset is completed.
10:41:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:41:18 INFO  : ps7_init is completed.
10:41:18 INFO  : ps7_post_config is completed.
10:41:49 INFO  : System reset is completed.
10:41:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:41:55 INFO  : ps7_init is completed.
10:41:55 INFO  : ps7_post_config is completed.
10:43:09 INFO  : System reset is completed.
10:43:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:43:13 INFO  : ps7_init is completed.
10:43:13 INFO  : ps7_post_config is completed.
10:44:09 INFO  : System reset is completed.
10:44:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:44:13 INFO  : ps7_init is completed.
10:44:13 INFO  : ps7_post_config is completed.
10:45:38 INFO  : System reset is completed.
10:45:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:45:42 INFO  : ps7_init is completed.
10:45:42 INFO  : ps7_post_config is completed.
10:46:38 INFO  : System reset is completed.
10:46:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:46:43 INFO  : ps7_init is completed.
10:46:43 INFO  : ps7_post_config is completed.
10:47:18 INFO  : System reset is completed.
10:47:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:47:22 INFO  : ps7_init is completed.
10:47:22 INFO  : ps7_post_config is completed.
10:48:35 INFO  : System reset is completed.
10:48:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:48:39 INFO  : ps7_init is completed.
10:48:39 INFO  : ps7_post_config is completed.
10:49:08 INFO  : System reset is completed.
10:49:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:49:11 INFO  : ps7_init is completed.
10:49:12 INFO  : ps7_post_config is completed.
10:50:02 INFO  : System reset is completed.
10:50:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:50:07 INFO  : ps7_init is completed.
10:50:07 INFO  : ps7_post_config is completed.
10:50:54 INFO  : System reset is completed.
10:50:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:50:58 INFO  : ps7_init is completed.
10:50:58 INFO  : ps7_post_config is completed.
10:52:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:52:54 INFO  : System reset is completed.
10:52:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:52:58 INFO  : ps7_init is completed.
10:52:59 INFO  : ps7_post_config is completed.
10:55:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:55:10 INFO  : System reset is completed.
10:55:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:14 INFO  : ps7_init is completed.
10:55:14 INFO  : ps7_post_config is completed.
10:55:36 INFO  : System reset is completed.
10:55:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:40 INFO  : ps7_init is completed.
10:55:40 INFO  : ps7_post_config is completed.
10:56:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:56:16 INFO  : System reset is completed.
10:56:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:56:19 INFO  : ps7_init is completed.
10:56:20 INFO  : ps7_post_config is completed.
10:56:47 INFO  : System reset is completed.
10:56:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:56:51 INFO  : ps7_init is completed.
10:56:51 INFO  : ps7_post_config is completed.
10:57:14 INFO  : System reset is completed.
10:57:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:57:17 INFO  : ps7_init is completed.
10:57:17 INFO  : ps7_post_config is completed.
10:57:53 INFO  : System reset is completed.
10:57:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:57:57 INFO  : ps7_init is completed.
10:57:57 INFO  : ps7_post_config is completed.
10:58:11 INFO  : System reset is completed.
10:58:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:58:15 INFO  : ps7_init is completed.
10:58:15 INFO  : ps7_post_config is completed.
10:58:26 INFO  : System reset is completed.
10:58:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:58:30 INFO  : ps7_init is completed.
10:58:30 INFO  : ps7_post_config is completed.
10:58:41 INFO  : System reset is completed.
10:58:44 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:58:45 INFO  : ps7_init is completed.
10:58:45 INFO  : ps7_post_config is completed.
11:00:06 INFO  : System reset is completed.
11:00:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:00:09 INFO  : ps7_init is completed.
11:00:10 INFO  : ps7_post_config is completed.
11:00:22 INFO  : System reset is completed.
11:00:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:00:25 INFO  : ps7_init is completed.
11:00:25 INFO  : ps7_post_config is completed.
11:14:09 INFO  : System reset is completed.
11:14:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:14:13 INFO  : ps7_init is completed.
11:14:13 INFO  : ps7_post_config is completed.
11:15:23 INFO  : System reset is completed.
11:15:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:15:28 INFO  : ps7_init is completed.
11:15:28 INFO  : ps7_post_config is completed.
11:16:03 INFO  : System reset is completed.
11:16:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:16:07 INFO  : ps7_init is completed.
11:16:07 INFO  : ps7_post_config is completed.
11:16:34 INFO  : System reset is completed.
11:16:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:16:38 INFO  : ps7_init is completed.
11:16:38 INFO  : ps7_post_config is completed.
11:17:36 INFO  : System reset is completed.
11:17:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:17:40 INFO  : ps7_init is completed.
11:17:40 INFO  : ps7_post_config is completed.
11:17:52 INFO  : System reset is completed.
11:17:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:17:56 INFO  : ps7_init is completed.
11:17:56 INFO  : ps7_post_config is completed.
11:18:07 INFO  : System reset is completed.
11:18:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:18:11 INFO  : ps7_init is completed.
11:18:11 INFO  : ps7_post_config is completed.
11:18:22 INFO  : System reset is completed.
11:18:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:18:26 INFO  : ps7_init is completed.
11:18:26 INFO  : ps7_post_config is completed.
11:19:01 INFO  : System reset is completed.
11:19:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:19:05 INFO  : ps7_init is completed.
11:19:05 INFO  : ps7_post_config is completed.
11:19:24 INFO  : System reset is completed.
11:19:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:19:28 INFO  : ps7_init is completed.
11:19:28 INFO  : ps7_post_config is completed.
11:20:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:20:22 INFO  : System reset is completed.
11:20:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:20:26 INFO  : ps7_init is completed.
11:20:26 INFO  : ps7_post_config is completed.
11:21:12 INFO  : System reset is completed.
11:21:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:21:16 INFO  : ps7_init is completed.
11:21:16 INFO  : ps7_post_config is completed.
11:21:28 INFO  : System reset is completed.
11:21:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:21:32 INFO  : ps7_init is completed.
11:21:32 INFO  : ps7_post_config is completed.
11:21:44 INFO  : System reset is completed.
11:21:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:21:48 INFO  : ps7_init is completed.
11:21:48 INFO  : ps7_post_config is completed.
11:22:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:22:49 INFO  : System reset is completed.
11:22:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:22:52 INFO  : ps7_init is completed.
11:22:52 INFO  : ps7_post_config is completed.
11:23:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:23:13 INFO  : System reset is completed.
11:23:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:23:25 INFO  : ps7_init is completed.
11:23:25 INFO  : ps7_post_config is completed.
11:23:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:23:53 INFO  : System reset is completed.
11:23:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:23:57 INFO  : ps7_init is completed.
11:23:57 INFO  : ps7_post_config is completed.
11:24:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:24:37 INFO  : System reset is completed.
11:24:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:24:41 INFO  : ps7_init is completed.
11:24:41 INFO  : ps7_post_config is completed.
11:27:33 INFO  : System reset is completed.
11:27:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:27:37 INFO  : ps7_init is completed.
11:27:37 INFO  : ps7_post_config is completed.
11:28:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:28:13 INFO  : System reset is completed.
11:28:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:28:17 INFO  : ps7_init is completed.
11:28:17 INFO  : ps7_post_config is completed.
11:28:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:28:43 INFO  : System reset is completed.
11:28:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:28:47 INFO  : ps7_init is completed.
11:28:47 INFO  : ps7_post_config is completed.
11:29:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:29:17 INFO  : System reset is completed.
11:29:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:29:20 INFO  : ps7_init is completed.
11:29:20 INFO  : ps7_post_config is completed.
11:29:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:30:01 INFO  : System reset is completed.
11:30:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:30:05 INFO  : ps7_init is completed.
11:30:05 INFO  : ps7_post_config is completed.
11:30:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:30:41 INFO  : System reset is completed.
11:30:44 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:30:45 INFO  : ps7_init is completed.
11:30:45 INFO  : ps7_post_config is completed.
11:32:17 INFO  : System reset is completed.
11:32:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:32:20 INFO  : ps7_init is completed.
11:32:20 INFO  : ps7_post_config is completed.
11:32:35 INFO  : System reset is completed.
11:32:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:32:38 INFO  : ps7_init is completed.
11:32:38 INFO  : ps7_post_config is completed.
11:32:59 INFO  : System reset is completed.
11:33:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:33:02 INFO  : ps7_init is completed.
11:33:02 INFO  : ps7_post_config is completed.
11:34:53 INFO  : System reset is completed.
11:34:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:34:57 INFO  : ps7_init is completed.
11:34:57 INFO  : ps7_post_config is completed.
11:35:23 INFO  : System reset is completed.
11:35:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:35:27 INFO  : ps7_init is completed.
11:35:27 INFO  : ps7_post_config is completed.
11:35:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:36:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:36:56 INFO  : System reset is completed.
11:36:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:37:00 INFO  : ps7_init is completed.
11:37:00 INFO  : ps7_post_config is completed.
12:41:21 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:46:27 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:46:35 INFO  : System reset is completed.
13:46:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:46:39 INFO  : ps7_init is completed.
13:46:40 INFO  : ps7_post_config is completed.
14:45:38 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:06:41 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
15:06:47 INFO  : System reset is completed.
15:06:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:51 INFO  : ps7_init is completed.
15:06:51 INFO  : ps7_post_config is completed.
15:08:29 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:57:39 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
15:57:43 INFO  : System reset is completed.
15:57:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:57:48 INFO  : ps7_init is completed.
15:57:48 INFO  : ps7_post_config is completed.
15:59:13 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:52:19 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:52:24 INFO  : System reset is completed.
13:52:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:52:32 INFO  : ps7_init is completed.
13:52:32 INFO  : ps7_post_config is completed.
13:56:56 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:14:15 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:14:21 INFO  : System reset is completed.
14:14:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:25 INFO  : ps7_init is completed.
14:14:25 INFO  : ps7_post_config is completed.
14:15:49 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:18:25 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:19:06 INFO  : System reset is completed.
14:19:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:19:10 INFO  : ps7_init is completed.
14:19:10 INFO  : ps7_post_config is completed.
14:21:09 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:26:03 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
12:35:08 INFO  : System reset is completed.
12:35:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:35:12 INFO  : ps7_init is completed.
12:35:12 INFO  : ps7_post_config is completed.
12:53:43 INFO  : System reset is completed.
12:53:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:53:47 INFO  : ps7_init is completed.
12:53:47 INFO  : ps7_post_config is completed.
12:58:26 INFO  : System reset is completed.
12:58:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:58:30 INFO  : ps7_init is completed.
12:58:30 INFO  : ps7_post_config is completed.
12:59:09 INFO  : System reset is completed.
12:59:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:59:12 INFO  : ps7_init is completed.
12:59:12 INFO  : ps7_post_config is completed.
13:01:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:01:24 INFO  : System reset is completed.
13:01:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:01:27 INFO  : ps7_init is completed.
13:01:28 INFO  : ps7_post_config is completed.
13:02:11 INFO  : System reset is completed.
13:02:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:02:15 INFO  : ps7_init is completed.
13:02:15 INFO  : ps7_post_config is completed.
13:25:07 INFO  : System reset is completed.
13:25:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:25:11 INFO  : ps7_init is completed.
13:25:11 INFO  : ps7_post_config is completed.
13:27:43 INFO  : System reset is completed.
13:27:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:27:47 INFO  : ps7_init is completed.
13:27:47 INFO  : ps7_post_config is completed.
14:10:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:10:34 INFO  : System reset is completed.
14:10:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:40 INFO  : ps7_init is completed.
14:10:40 INFO  : ps7_post_config is completed.
14:11:20 INFO  : System reset is completed.
14:11:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:11:26 INFO  : ps7_init is completed.
14:11:26 INFO  : ps7_post_config is completed.
14:11:50 INFO  : System reset is completed.
14:11:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:11:53 INFO  : ps7_init is completed.
14:11:54 INFO  : ps7_post_config is completed.
14:12:22 INFO  : System reset is completed.
14:12:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:26 INFO  : ps7_init is completed.
14:12:26 INFO  : ps7_post_config is completed.
14:13:15 INFO  : System reset is completed.
14:13:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:13:19 INFO  : ps7_init is completed.
14:13:19 INFO  : ps7_post_config is completed.
14:14:22 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
23:46:52 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
00:05:02 INFO  : ps7_init is completed.
00:05:02 INFO  : ps7_post_config is completed.
00:05:03 INFO  : Processor reset is completed for ps7_cortexa9_0
00:07:23 INFO  : Processor reset is completed for ps7_cortexa9_0
00:10:34 INFO  : Processor reset is completed for ps7_cortexa9_0
00:19:27 INFO  : Processor reset is completed for ps7_cortexa9_0
00:22:39 INFO  : Processor reset is completed for ps7_cortexa9_0
00:25:40 INFO  : Processor reset is completed for ps7_cortexa9_0
00:28:50 INFO  : Processor reset is completed for ps7_cortexa9_0
00:49:08 INFO  : Processor reset is completed for ps7_cortexa9_0
00:53:46 INFO  : Processor reset is completed for ps7_cortexa9_0
00:55:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
00:55:25 INFO  : Processor reset is completed for ps7_cortexa9_0
00:57:13 INFO  : Processor reset is completed for ps7_cortexa9_0
00:58:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
00:58:32 INFO  : Processor reset is completed for ps7_cortexa9_0
00:59:12 INFO  : Processor reset is completed for ps7_cortexa9_0
00:59:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
00:59:48 INFO  : Processor reset is completed for ps7_cortexa9_0
01:01:40 INFO  : Processor reset is completed for ps7_cortexa9_0
01:02:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
01:02:21 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:991)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:502)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
01:02:58 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:991)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:502)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
01:03:49 INFO  : ps7_init is completed.
01:03:49 INFO  : ps7_post_config is completed.
01:03:49 INFO  : Processor reset is completed for ps7_cortexa9_0
01:04:42 INFO  : Processor reset is completed for ps7_cortexa9_0
01:06:03 INFO  : ps7_init is completed.
01:06:03 INFO  : ps7_post_config is completed.
01:06:04 INFO  : Processor reset is completed for ps7_cortexa9_0
01:07:19 INFO  : Processor reset is completed for ps7_cortexa9_0
01:08:40 INFO  : ps7_init is completed.
01:08:40 INFO  : ps7_post_config is completed.
01:08:40 INFO  : Processor reset is completed for ps7_cortexa9_0
01:10:00 INFO  : ps7_init is completed.
01:10:01 INFO  : ps7_post_config is completed.
01:10:01 INFO  : Processor reset is completed for ps7_cortexa9_0
01:14:00 INFO  : ps7_init is completed.
01:14:00 INFO  : ps7_post_config is completed.
01:14:00 INFO  : Processor reset is completed for ps7_cortexa9_0
01:15:27 INFO  : ps7_init is completed.
01:15:28 INFO  : ps7_post_config is completed.
01:15:28 INFO  : Processor reset is completed for ps7_cortexa9_0
01:19:46 INFO  : ps7_init is completed.
01:19:46 INFO  : ps7_post_config is completed.
01:19:46 INFO  : Processor reset is completed for ps7_cortexa9_0
01:22:08 INFO  : ps7_init is completed.
01:22:08 INFO  : ps7_post_config is completed.
01:22:09 INFO  : Processor reset is completed for ps7_cortexa9_0
01:23:01 INFO  : Processor reset is completed for ps7_cortexa9_0
01:25:30 INFO  : Processor reset is completed for ps7_cortexa9_0
01:27:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
01:27:32 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:991)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:502)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
01:28:12 INFO  : ps7_init is completed.
01:28:12 INFO  : ps7_post_config is completed.
01:28:12 INFO  : Processor reset is completed for ps7_cortexa9_0
01:29:26 INFO  : Processor reset is completed for ps7_cortexa9_0
01:30:47 INFO  : Processor reset is completed for ps7_cortexa9_0
01:32:16 INFO  : Processor reset is completed for ps7_cortexa9_0
01:33:13 INFO  : Processor reset is completed for ps7_cortexa9_0
01:33:55 INFO  : Processor reset is completed for ps7_cortexa9_0
01:36:01 INFO  : Processor reset is completed for ps7_cortexa9_0
01:36:53 INFO  : ps7_init is completed.
01:36:53 INFO  : ps7_post_config is completed.
01:36:53 INFO  : Processor reset is completed for ps7_cortexa9_0
01:37:43 INFO  : Processor reset is completed for ps7_cortexa9_0
01:38:26 INFO  : Processor reset is completed for ps7_cortexa9_0
01:39:36 INFO  : Processor reset is completed for ps7_cortexa9_0
01:42:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
01:43:02 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:991)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:502)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
01:44:56 INFO  : ps7_init is completed.
01:44:56 INFO  : ps7_post_config is completed.
01:44:56 INFO  : Processor reset is completed for ps7_cortexa9_0
01:45:52 INFO  : Processor reset is completed for ps7_cortexa9_0
01:47:19 INFO  : ps7_init is completed.
01:47:19 INFO  : ps7_post_config is completed.
01:47:19 INFO  : Processor reset is completed for ps7_cortexa9_0
01:51:10 INFO  : ps7_init is completed.
01:51:10 INFO  : ps7_post_config is completed.
01:51:10 INFO  : Processor reset is completed for ps7_cortexa9_0
01:54:53 INFO  : ps7_init is completed.
01:54:53 INFO  : ps7_post_config is completed.
01:54:53 INFO  : Processor reset is completed for ps7_cortexa9_0
01:59:03 INFO  : ps7_init is completed.
01:59:03 INFO  : ps7_post_config is completed.
01:59:03 INFO  : Processor reset is completed for ps7_cortexa9_0
02:07:12 INFO  : Processor reset is completed for ps7_cortexa9_0
02:11:50 INFO  : Processor reset is completed for ps7_cortexa9_0
02:16:10 INFO  : Processor reset is completed for ps7_cortexa9_0
02:19:08 INFO  : Processor reset is completed for ps7_cortexa9_0
02:22:13 INFO  : Processor reset is completed for ps7_cortexa9_0
02:24:16 INFO  : Processor reset is completed for ps7_cortexa9_0
02:24:53 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:47:16 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
12:03:00 INFO  : ps7_init is completed.
12:03:00 INFO  : ps7_post_config is completed.
12:03:01 INFO  : Processor reset is completed for ps7_cortexa9_0
12:03:32 INFO  : Processor reset is completed for ps7_cortexa9_0
12:05:47 INFO  : System reset is completed.
12:05:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:05:50 INFO  : ps7_init is completed.
12:05:51 INFO  : ps7_post_config is completed.
12:06:18 INFO  : System reset is completed.
12:06:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:06:22 INFO  : ps7_init is completed.
12:06:22 INFO  : ps7_post_config is completed.
12:11:32 INFO  : System reset is completed.
12:11:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:11:35 INFO  : ps7_init is completed.
12:11:35 INFO  : ps7_post_config is completed.
12:12:16 INFO  : System reset is completed.
12:12:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:12:19 INFO  : ps7_init is completed.
12:12:20 INFO  : ps7_post_config is completed.
12:12:53 INFO  : System reset is completed.
12:12:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:12:57 INFO  : ps7_init is completed.
12:12:57 INFO  : ps7_post_config is completed.
12:16:19 INFO  : System reset is completed.
12:16:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:16:23 INFO  : ps7_init is completed.
12:16:23 INFO  : ps7_post_config is completed.
12:17:06 INFO  : System reset is completed.
12:17:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:17:10 INFO  : ps7_init is completed.
12:17:10 INFO  : ps7_post_config is completed.
12:18:02 INFO  : System reset is completed.
12:18:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:18:05 INFO  : ps7_init is completed.
12:18:05 INFO  : ps7_post_config is completed.
12:18:42 INFO  : System reset is completed.
12:18:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:18:46 INFO  : ps7_init is completed.
12:18:46 INFO  : ps7_post_config is completed.
12:19:34 INFO  : System reset is completed.
12:19:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:38 INFO  : ps7_init is completed.
12:19:38 INFO  : ps7_post_config is completed.
12:20:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:20:18 INFO  : System reset is completed.
12:20:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:22 INFO  : ps7_init is completed.
12:20:22 INFO  : ps7_post_config is completed.
12:21:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:21:11 INFO  : System reset is completed.
12:21:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:21:15 INFO  : ps7_init is completed.
12:21:15 INFO  : ps7_post_config is completed.
12:22:57 INFO  : System reset is completed.
12:23:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:23:01 INFO  : ps7_init is completed.
12:23:01 INFO  : ps7_post_config is completed.
12:23:31 INFO  : System reset is completed.
12:23:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:23:34 INFO  : ps7_init is completed.
12:23:35 INFO  : ps7_post_config is completed.
12:24:07 INFO  : System reset is completed.
12:24:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:24:14 INFO  : ps7_init is completed.
12:24:14 INFO  : ps7_post_config is completed.
12:24:47 INFO  : System reset is completed.
12:24:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:24:51 INFO  : ps7_init is completed.
12:24:51 INFO  : ps7_post_config is completed.
12:25:26 INFO  : System reset is completed.
12:25:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:25:31 INFO  : ps7_init is completed.
12:25:31 INFO  : ps7_post_config is completed.
12:30:05 INFO  : System reset is completed.
12:30:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:40:12 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
12:40:14 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2457
12:40:19 INFO  : System reset is completed.
12:40:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:40:23 INFO  : ps7_init is completed.
12:40:24 INFO  : ps7_post_config is completed.
12:41:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:41:36 INFO  : System reset is completed.
12:41:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:41:40 INFO  : ps7_init is completed.
12:41:40 INFO  : ps7_post_config is completed.
12:42:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:42:17 INFO  : System reset is completed.
12:42:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:42:21 INFO  : ps7_init is completed.
12:42:21 INFO  : ps7_post_config is completed.
12:43:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:43:56 INFO  : System reset is completed.
12:43:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:43:59 INFO  : ps7_init is completed.
12:43:59 INFO  : ps7_post_config is completed.
12:45:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:45:13 INFO  : System reset is completed.
12:45:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:45:17 INFO  : ps7_init is completed.
12:45:17 INFO  : ps7_post_config is completed.
12:45:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:46:25 INFO  : System reset is completed.
12:46:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:46:28 INFO  : ps7_init is completed.
12:46:29 INFO  : ps7_post_config is completed.
12:46:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:47:04 INFO  : System reset is completed.
12:47:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:47:07 INFO  : ps7_init is completed.
12:47:07 INFO  : ps7_post_config is completed.
12:48:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:48:32 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:48:50 INFO  : System reset is completed.
12:48:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:48:54 INFO  : ps7_init is completed.
12:48:54 INFO  : ps7_post_config is completed.
12:50:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:50:58 INFO  : System reset is completed.
12:51:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:51:02 INFO  : ps7_init is completed.
12:51:02 INFO  : ps7_post_config is completed.
12:52:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:53:05 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:53:21 INFO  : System reset is completed.
12:53:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:53:25 INFO  : ps7_init is completed.
12:53:25 INFO  : ps7_post_config is completed.
12:55:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:55:30 INFO  : System reset is completed.
12:55:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:55:34 INFO  : ps7_init is completed.
12:55:34 INFO  : ps7_post_config is completed.
13:03:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:03:14 INFO  : System reset is completed.
13:03:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:03:19 INFO  : ps7_init is completed.
13:03:19 INFO  : ps7_post_config is completed.
13:39:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:39:55 INFO  : Processor reset is completed for ps7_cortexa9_0
13:41:12 INFO  : Processor reset is completed for ps7_cortexa9_0
13:42:21 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:548)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:42:49 INFO  : ps7_init is completed.
13:42:49 INFO  : ps7_post_config is completed.
13:42:49 INFO  : Processor reset is completed for ps7_cortexa9_0
13:43:49 INFO  : Processor reset is completed for ps7_cortexa9_0
13:45:57 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:548)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:47:10 INFO  : Processor reset is completed for ps7_cortexa9_0
13:48:42 INFO  : Processor reset is completed for ps7_cortexa9_0
13:49:44 INFO  : Processor reset is completed for ps7_cortexa9_0
13:50:17 INFO  : Processor reset is completed for ps7_cortexa9_0
13:50:53 INFO  : System reset is completed.
13:50:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:50:58 INFO  : ps7_init is completed.
13:50:58 INFO  : ps7_post_config is completed.
13:51:30 INFO  : System reset is completed.
13:51:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:51:34 INFO  : ps7_init is completed.
13:51:34 INFO  : ps7_post_config is completed.
13:52:51 INFO  : System reset is completed.
13:52:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:52:55 INFO  : ps7_init is completed.
13:52:55 INFO  : ps7_post_config is completed.
13:55:19 INFO  : System reset is completed.
13:55:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:55:22 INFO  : ps7_init is completed.
13:55:22 INFO  : ps7_post_config is completed.
13:57:20 INFO  : System reset is completed.
13:57:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:57:23 INFO  : ps7_init is completed.
13:57:23 INFO  : ps7_post_config is completed.
13:58:38 INFO  : System reset is completed.
13:58:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:58:42 INFO  : ps7_init is completed.
13:58:42 INFO  : ps7_post_config is completed.
13:59:16 INFO  : System reset is completed.
13:59:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:59:19 INFO  : ps7_init is completed.
13:59:19 INFO  : ps7_post_config is completed.
13:59:55 INFO  : System reset is completed.
13:59:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:59:58 INFO  : ps7_init is completed.
13:59:59 INFO  : ps7_post_config is completed.
14:00:31 INFO  : System reset is completed.
14:00:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:00:35 INFO  : ps7_init is completed.
14:00:35 INFO  : ps7_post_config is completed.
14:01:20 INFO  : System reset is completed.
14:01:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:01:23 INFO  : ps7_init is completed.
14:01:23 INFO  : ps7_post_config is completed.
14:02:36 INFO  : System reset is completed.
14:02:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:02:41 INFO  : ps7_init is completed.
14:02:41 INFO  : ps7_post_config is completed.
14:02:48 INFO  : System reset is completed.
14:02:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:02:52 INFO  : ps7_init is completed.
14:02:52 INFO  : ps7_post_config is completed.
14:04:06 INFO  : System reset is completed.
14:04:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:04:09 INFO  : ps7_init is completed.
14:04:09 INFO  : ps7_post_config is completed.
14:09:37 INFO  : System reset is completed.
14:09:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:09:40 INFO  : ps7_init is completed.
14:09:41 INFO  : ps7_post_config is completed.
14:10:40 INFO  : System reset is completed.
14:10:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:44 INFO  : ps7_init is completed.
14:10:44 INFO  : ps7_post_config is completed.
14:11:13 INFO  : System reset is completed.
14:11:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:11:16 INFO  : ps7_init is completed.
14:11:16 INFO  : ps7_post_config is completed.
14:12:42 INFO  : System reset is completed.
14:12:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:46 INFO  : ps7_init is completed.
14:12:46 INFO  : ps7_post_config is completed.
14:13:51 INFO  : System reset is completed.
14:13:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:13:54 INFO  : ps7_init is completed.
14:13:55 INFO  : ps7_post_config is completed.
14:14:32 INFO  : System reset is completed.
14:14:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:36 INFO  : ps7_init is completed.
14:14:36 INFO  : ps7_post_config is completed.
14:16:44 INFO  : System reset is completed.
14:16:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:16:51 INFO  : ps7_init is completed.
14:16:51 INFO  : ps7_post_config is completed.
14:17:53 INFO  : System reset is completed.
14:17:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:17:57 INFO  : ps7_init is completed.
14:17:57 INFO  : ps7_post_config is completed.
14:18:35 INFO  : System reset is completed.
14:18:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:18:39 INFO  : ps7_init is completed.
14:18:39 INFO  : ps7_post_config is completed.
14:19:35 INFO  : System reset is completed.
14:19:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:19:39 INFO  : ps7_init is completed.
14:19:39 INFO  : ps7_post_config is completed.
14:22:32 INFO  : System reset is completed.
14:22:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:22:36 INFO  : ps7_init is completed.
14:22:36 INFO  : ps7_post_config is completed.
14:23:10 INFO  : System reset is completed.
14:23:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:23:13 INFO  : ps7_init is completed.
14:23:13 INFO  : ps7_post_config is completed.
14:23:58 INFO  : System reset is completed.
14:24:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:24:02 INFO  : ps7_init is completed.
14:24:02 INFO  : ps7_post_config is completed.
14:24:37 INFO  : System reset is completed.
14:24:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:24:41 INFO  : ps7_init is completed.
14:24:41 INFO  : ps7_post_config is completed.
14:26:24 INFO  : System reset is completed.
14:26:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:26:27 INFO  : ps7_init is completed.
14:26:27 INFO  : ps7_post_config is completed.
14:30:46 INFO  : System reset is completed.
14:30:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:30:49 INFO  : ps7_init is completed.
14:30:49 INFO  : ps7_post_config is completed.
14:31:47 INFO  : System reset is completed.
14:31:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:51 INFO  : ps7_init is completed.
14:31:51 INFO  : ps7_post_config is completed.
14:51:18 INFO  : System reset is completed.
14:51:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:51:22 INFO  : ps7_init is completed.
14:51:22 INFO  : ps7_post_config is completed.
14:53:06 INFO  : System reset is completed.
14:53:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:53:10 INFO  : ps7_init is completed.
14:53:10 INFO  : ps7_post_config is completed.
14:57:11 INFO  : System reset is completed.
14:57:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:57:15 INFO  : ps7_init is completed.
14:57:15 INFO  : ps7_post_config is completed.
15:01:50 INFO  : System reset is completed.
15:01:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:01:53 INFO  : ps7_init is completed.
15:01:54 INFO  : ps7_post_config is completed.
15:06:23 INFO  : System reset is completed.
15:06:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:27 INFO  : ps7_init is completed.
15:06:27 INFO  : ps7_post_config is completed.
15:16:26 INFO  : System reset is completed.
15:16:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:16:29 INFO  : ps7_init is completed.
15:16:29 INFO  : ps7_post_config is completed.
15:22:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:22:10 INFO  : System reset is completed.
15:22:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:22:14 INFO  : ps7_init is completed.
15:22:14 INFO  : ps7_post_config is completed.
15:25:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:25:14 INFO  : System reset is completed.
15:25:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:25:18 INFO  : ps7_init is completed.
15:25:18 INFO  : ps7_post_config is completed.
15:29:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:29:43 INFO  : System reset is completed.
15:29:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:29:46 INFO  : ps7_init is completed.
15:29:46 INFO  : ps7_post_config is completed.
15:31:19 INFO  : System reset is completed.
15:31:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:31:23 INFO  : ps7_init is completed.
15:31:23 INFO  : ps7_post_config is completed.
15:32:43 INFO  : System reset is completed.
15:32:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:32:46 INFO  : ps7_init is completed.
15:32:46 INFO  : ps7_post_config is completed.
15:34:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:35:01 INFO  : System reset is completed.
15:35:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:35:04 INFO  : ps7_init is completed.
15:35:04 INFO  : ps7_post_config is completed.
15:36:28 INFO  : System reset is completed.
15:36:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:36:31 INFO  : ps7_init is completed.
15:36:31 INFO  : ps7_post_config is completed.
15:38:21 INFO  : System reset is completed.
15:38:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:38:24 INFO  : ps7_init is completed.
15:38:24 INFO  : ps7_post_config is completed.
15:38:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:38:59 INFO  : System reset is completed.
15:39:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:39:02 INFO  : ps7_init is completed.
15:39:03 INFO  : ps7_post_config is completed.
15:40:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:40:58 INFO  : System reset is completed.
15:41:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:41:02 INFO  : ps7_init is completed.
15:41:02 INFO  : ps7_post_config is completed.
15:42:10 INFO  : System reset is completed.
15:42:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:42:13 INFO  : ps7_init is completed.
15:42:14 INFO  : ps7_post_config is completed.
15:42:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:42:44 INFO  : System reset is completed.
15:42:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:42:48 INFO  : ps7_init is completed.
15:42:48 INFO  : ps7_post_config is completed.
15:45:58 INFO  : System reset is completed.
15:46:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:46:02 INFO  : ps7_init is completed.
15:46:02 INFO  : ps7_post_config is completed.
15:47:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:47:56 INFO  : System reset is completed.
15:47:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:47:59 INFO  : ps7_init is completed.
15:47:59 INFO  : ps7_post_config is completed.
15:49:41 INFO  : System reset is completed.
15:49:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:49:44 INFO  : ps7_init is completed.
15:49:44 INFO  : ps7_post_config is completed.
15:50:39 INFO  : System reset is completed.
15:50:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:50:42 INFO  : ps7_init is completed.
15:50:43 INFO  : ps7_post_config is completed.
15:51:37 INFO  : System reset is completed.
15:51:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:51:40 INFO  : ps7_init is completed.
15:51:40 INFO  : ps7_post_config is completed.
15:52:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:52:24 INFO  : System reset is completed.
15:52:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:52:27 INFO  : ps7_init is completed.
15:52:27 INFO  : ps7_post_config is completed.
15:55:14 INFO  : System reset is completed.
15:55:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:55:17 INFO  : ps7_init is completed.
15:55:17 INFO  : ps7_post_config is completed.
15:56:57 INFO  : System reset is completed.
15:57:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:57:01 INFO  : ps7_init is completed.
15:57:01 INFO  : ps7_post_config is completed.
15:58:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:58:31 INFO  : System reset is completed.
15:58:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:58:34 INFO  : ps7_init is completed.
15:58:34 INFO  : ps7_post_config is completed.
15:59:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:59:35 INFO  : System reset is completed.
15:59:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:59:39 INFO  : ps7_init is completed.
15:59:39 INFO  : ps7_post_config is completed.
16:01:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:01:33 INFO  : System reset is completed.
16:01:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:01:37 INFO  : ps7_init is completed.
16:01:37 INFO  : ps7_post_config is completed.
16:03:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:03:03 INFO  : System reset is completed.
16:03:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:03:07 INFO  : ps7_init is completed.
16:03:07 INFO  : ps7_post_config is completed.
16:04:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:04:09 INFO  : System reset is completed.
16:04:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:04:13 INFO  : ps7_init is completed.
16:04:13 INFO  : ps7_post_config is completed.
16:04:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:04:47 INFO  : System reset is completed.
16:04:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:04:51 INFO  : ps7_init is completed.
16:04:51 INFO  : ps7_post_config is completed.
16:05:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:05:22 INFO  : System reset is completed.
16:05:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:05:25 INFO  : ps7_init is completed.
16:05:25 INFO  : ps7_post_config is completed.
16:07:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:07:34 INFO  : System reset is completed.
16:07:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:07:37 INFO  : ps7_init is completed.
16:07:37 INFO  : ps7_post_config is completed.
16:08:12 INFO  : System reset is completed.
16:08:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:08:16 INFO  : ps7_init is completed.
16:08:16 INFO  : ps7_post_config is completed.
16:08:59 INFO  : System reset is completed.
16:09:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:09:03 INFO  : ps7_init is completed.
16:09:03 INFO  : ps7_post_config is completed.
16:09:57 INFO  : System reset is completed.
16:10:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:10:01 INFO  : ps7_init is completed.
16:10:01 INFO  : ps7_post_config is completed.
16:10:51 INFO  : System reset is completed.
16:10:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:10:55 INFO  : ps7_init is completed.
16:10:55 INFO  : ps7_post_config is completed.
16:12:30 INFO  : System reset is completed.
16:12:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:12:34 INFO  : ps7_init is completed.
16:12:34 INFO  : ps7_post_config is completed.
16:13:50 INFO  : System reset is completed.
16:13:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:13:54 INFO  : ps7_init is completed.
16:13:54 INFO  : ps7_post_config is completed.
16:14:30 INFO  : System reset is completed.
16:14:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:14:34 INFO  : ps7_init is completed.
16:14:34 INFO  : ps7_post_config is completed.
16:15:03 INFO  : System reset is completed.
16:15:06 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:15:06 INFO  : ps7_init is completed.
16:15:06 INFO  : ps7_post_config is completed.
16:16:33 INFO  : System reset is completed.
16:16:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:16:37 INFO  : ps7_init is completed.
16:16:37 INFO  : ps7_post_config is completed.
16:17:29 INFO  : System reset is completed.
16:17:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:17:33 INFO  : ps7_init is completed.
16:17:33 INFO  : ps7_post_config is completed.
16:18:30 INFO  : System reset is completed.
16:18:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:18:34 INFO  : ps7_init is completed.
16:18:34 INFO  : ps7_post_config is completed.
16:19:53 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
16:19:53 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
16:19:53 ERROR : Disconnect target failed.
16:19:55 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:19:55 ERROR : Disconnect target failed.No Target with ID 64 in the System


16:20:11 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
16:20:11 ERROR : Disconnect target failed.No Target with ID 64 in the System


16:20:20 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:20:20 ERROR : Disconnect target failed.No Target with ID 64 in the System


16:20:51 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:20:51 ERROR : Disconnect target failed.No Target with ID 64 in the System


16:21:51 ERROR : Disconnect target failed.No Target with ID 64 in the System


16:21:51 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:57)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
16:21:52 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:32:45 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:32:51 INFO  : System reset is completed.
16:32:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:55 INFO  : ps7_init is completed.
16:32:55 INFO  : ps7_post_config is completed.
16:35:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:36:15 INFO  : System reset is completed.
16:36:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:36:19 INFO  : ps7_init is completed.
16:36:19 INFO  : ps7_post_config is completed.
16:36:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:36:49 INFO  : System reset is completed.
16:36:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:36:55 INFO  : ps7_init is completed.
16:36:55 INFO  : ps7_post_config is completed.
16:37:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:37:25 INFO  : System reset is completed.
16:37:28 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:37:29 INFO  : ps7_init is completed.
16:37:29 INFO  : ps7_post_config is completed.
16:38:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:38:28 INFO  : System reset is completed.
16:38:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:38:32 INFO  : ps7_init is completed.
16:38:32 INFO  : ps7_post_config is completed.
16:38:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:38:56 INFO  : System reset is completed.
16:38:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:39:00 INFO  : ps7_init is completed.
16:39:00 INFO  : ps7_post_config is completed.
16:39:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:39:39 INFO  : System reset is completed.
16:39:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:39:43 INFO  : ps7_init is completed.
16:39:43 INFO  : ps7_post_config is completed.
16:40:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:40:27 INFO  : System reset is completed.
16:40:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:40:30 INFO  : ps7_init is completed.
16:40:31 INFO  : ps7_post_config is completed.
16:40:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:40:51 INFO  : System reset is completed.
16:40:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:40:55 INFO  : ps7_init is completed.
16:40:55 INFO  : ps7_post_config is completed.
16:41:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:42:06 INFO  : System reset is completed.
16:42:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:42:11 INFO  : ps7_init is completed.
16:42:11 INFO  : ps7_post_config is completed.
16:45:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:45:18 INFO  : System reset is completed.
16:45:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:45:21 INFO  : ps7_init is completed.
16:45:21 INFO  : ps7_post_config is completed.
16:45:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:45:47 INFO  : System reset is completed.
16:45:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:45:50 INFO  : ps7_init is completed.
16:45:51 INFO  : ps7_post_config is completed.
16:46:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:46:28 INFO  : System reset is completed.
16:46:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:46:32 INFO  : ps7_init is completed.
16:46:32 INFO  : ps7_post_config is completed.
16:46:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:47:35 INFO  : System reset is completed.
16:47:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:47:39 INFO  : ps7_init is completed.
16:47:39 INFO  : ps7_post_config is completed.
16:48:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:48:30 INFO  : System reset is completed.
16:48:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:48:33 INFO  : ps7_init is completed.
16:48:34 INFO  : ps7_post_config is completed.
16:49:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:50:02 INFO  : System reset is completed.
16:50:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:50:06 INFO  : ps7_init is completed.
16:50:06 INFO  : ps7_post_config is completed.
16:50:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:50:39 INFO  : System reset is completed.
16:50:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:50:43 INFO  : ps7_init is completed.
16:50:43 INFO  : ps7_post_config is completed.
16:51:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:51:42 INFO  : System reset is completed.
16:51:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:51:46 INFO  : ps7_init is completed.
16:51:46 INFO  : ps7_post_config is completed.
16:52:21 INFO  : System reset is completed.
16:52:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:52:25 INFO  : ps7_init is completed.
16:52:25 INFO  : ps7_post_config is completed.
16:52:49 INFO  : System reset is completed.
16:52:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:52:53 INFO  : ps7_init is completed.
16:52:53 INFO  : ps7_post_config is completed.
16:53:16 INFO  : System reset is completed.
16:53:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:53:20 INFO  : ps7_init is completed.
16:53:20 INFO  : ps7_post_config is completed.
16:54:50 INFO  : System reset is completed.
16:54:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:54:54 INFO  : ps7_init is completed.
16:54:54 INFO  : ps7_post_config is completed.
16:55:22 INFO  : System reset is completed.
16:55:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:55:26 INFO  : ps7_init is completed.
16:55:26 INFO  : ps7_post_config is completed.
16:55:59 INFO  : System reset is completed.
16:56:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:56:03 INFO  : ps7_init is completed.
16:56:03 INFO  : ps7_post_config is completed.
16:56:38 INFO  : System reset is completed.
16:56:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:56:41 INFO  : ps7_init is completed.
16:56:41 INFO  : ps7_post_config is completed.
16:58:10 INFO  : System reset is completed.
16:58:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:58:14 INFO  : ps7_init is completed.
16:58:14 INFO  : ps7_post_config is completed.
16:58:27 INFO  : System reset is completed.
16:58:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:58:31 INFO  : ps7_init is completed.
16:58:31 INFO  : ps7_post_config is completed.
16:58:59 INFO  : System reset is completed.
16:59:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:59:02 INFO  : ps7_init is completed.
16:59:02 INFO  : ps7_post_config is completed.
16:59:34 INFO  : System reset is completed.
16:59:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:59:38 INFO  : ps7_init is completed.
16:59:38 INFO  : ps7_post_config is completed.
16:59:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:00:43 INFO  : System reset is completed.
17:00:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:47 INFO  : ps7_init is completed.
17:00:47 INFO  : ps7_post_config is completed.
17:01:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:01:45 INFO  : System reset is completed.
17:01:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:01:49 INFO  : ps7_init is completed.
17:01:49 INFO  : ps7_post_config is completed.
17:03:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:03:31 INFO  : System reset is completed.
17:03:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:03:35 INFO  : ps7_init is completed.
17:03:35 INFO  : ps7_post_config is completed.
17:06:36 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:47:46 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
09:47:50 INFO  : System reset is completed.
09:47:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:47:54 INFO  : ps7_init is completed.
09:47:54 INFO  : ps7_post_config is completed.
09:49:43 INFO  : System reset is completed.
09:49:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:49:47 INFO  : ps7_init is completed.
09:49:47 INFO  : ps7_post_config is completed.
09:50:52 INFO  : System reset is completed.
09:50:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:50:56 INFO  : ps7_init is completed.
09:50:56 INFO  : ps7_post_config is completed.
09:52:55 INFO  : System reset is completed.
09:52:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:52:59 INFO  : ps7_init is completed.
09:52:59 INFO  : ps7_post_config is completed.
09:53:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:54:00 INFO  : System reset is completed.
09:54:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:54:04 INFO  : ps7_init is completed.
09:54:05 INFO  : ps7_post_config is completed.
09:54:45 INFO  : System reset is completed.
09:54:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:54:49 INFO  : ps7_init is completed.
09:54:49 INFO  : ps7_post_config is completed.
09:55:14 INFO  : System reset is completed.
09:55:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:55:18 INFO  : ps7_init is completed.
09:55:18 INFO  : ps7_post_config is completed.
09:56:12 INFO  : System reset is completed.
09:56:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:56:15 INFO  : ps7_init is completed.
09:56:16 INFO  : ps7_post_config is completed.
09:56:30 INFO  : System reset is completed.
09:56:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:56:34 INFO  : ps7_init is completed.
09:56:34 INFO  : ps7_post_config is completed.
09:57:13 INFO  : System reset is completed.
09:57:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:57:18 INFO  : ps7_init is completed.
09:57:18 INFO  : ps7_post_config is completed.
09:58:20 INFO  : System reset is completed.
09:58:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:58:23 INFO  : ps7_init is completed.
09:58:23 INFO  : ps7_post_config is completed.
09:58:38 INFO  : System reset is completed.
09:58:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:58:42 INFO  : ps7_init is completed.
09:58:42 INFO  : ps7_post_config is completed.
09:59:34 INFO  : System reset is completed.
09:59:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:59:38 INFO  : ps7_init is completed.
09:59:38 INFO  : ps7_post_config is completed.
10:00:31 INFO  : System reset is completed.
10:00:34 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:00:35 INFO  : ps7_init is completed.
10:00:35 INFO  : ps7_post_config is completed.
10:01:11 INFO  : System reset is completed.
10:01:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:01:15 INFO  : ps7_init is completed.
10:01:15 INFO  : ps7_post_config is completed.
10:02:32 INFO  : System reset is completed.
10:02:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:02:36 INFO  : ps7_init is completed.
10:02:36 INFO  : ps7_post_config is completed.
10:04:13 INFO  : System reset is completed.
10:04:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:04:17 INFO  : ps7_init is completed.
10:04:17 INFO  : ps7_post_config is completed.
10:13:55 INFO  : Processor reset is completed for ps7_cortexa9_0
10:20:48 INFO  : System reset is completed.
10:20:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:20:52 INFO  : ps7_init is completed.
10:20:52 INFO  : ps7_post_config is completed.
10:23:30 INFO  : System reset is completed.
10:23:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:23:34 INFO  : ps7_init is completed.
10:23:34 INFO  : ps7_post_config is completed.
10:23:55 INFO  : System reset is completed.
10:23:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:23:58 INFO  : ps7_init is completed.
10:23:58 INFO  : ps7_post_config is completed.
10:24:22 INFO  : System reset is completed.
10:24:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:24:25 INFO  : ps7_init is completed.
10:24:25 INFO  : ps7_post_config is completed.
10:24:59 INFO  : System reset is completed.
10:25:03 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:25:03 INFO  : ps7_init is completed.
10:25:04 INFO  : ps7_post_config is completed.
10:26:06 INFO  : System reset is completed.
10:26:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:26:10 INFO  : ps7_init is completed.
10:26:10 INFO  : ps7_post_config is completed.
10:26:46 INFO  : System reset is completed.
10:26:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:26:50 INFO  : ps7_init is completed.
10:26:50 INFO  : ps7_post_config is completed.
10:28:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:28:55 INFO  : System reset is completed.
10:28:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:28:59 INFO  : ps7_init is completed.
10:28:59 INFO  : ps7_post_config is completed.
10:30:13 INFO  : System reset is completed.
10:30:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:30:17 INFO  : ps7_init is completed.
10:30:17 INFO  : ps7_post_config is completed.
10:31:02 INFO  : System reset is completed.
10:31:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:31:06 INFO  : ps7_init is completed.
10:31:06 INFO  : ps7_post_config is completed.
10:34:40 INFO  : System reset is completed.
10:34:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:34:44 INFO  : ps7_init is completed.
10:34:44 INFO  : ps7_post_config is completed.
10:35:19 INFO  : System reset is completed.
10:35:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:35:23 INFO  : ps7_init is completed.
10:35:23 INFO  : ps7_post_config is completed.
10:36:34 INFO  : System reset is completed.
10:36:37 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:36:38 INFO  : ps7_init is completed.
10:36:38 INFO  : ps7_post_config is completed.
10:37:44 INFO  : System reset is completed.
10:37:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:37:47 INFO  : ps7_init is completed.
10:37:48 INFO  : ps7_post_config is completed.
10:38:30 INFO  : System reset is completed.
10:38:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:38:33 INFO  : ps7_init is completed.
10:38:33 INFO  : ps7_post_config is completed.
10:39:08 INFO  : System reset is completed.
10:39:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:39:12 INFO  : ps7_init is completed.
10:39:12 INFO  : ps7_post_config is completed.
10:41:08 INFO  : System reset is completed.
10:41:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:41:12 INFO  : ps7_init is completed.
10:41:12 INFO  : ps7_post_config is completed.
10:55:24 INFO  : System reset is completed.
10:55:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:28 INFO  : ps7_init is completed.
10:55:28 INFO  : ps7_post_config is completed.
10:56:49 INFO  : System reset is completed.
10:56:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:56:53 INFO  : ps7_init is completed.
10:56:53 INFO  : ps7_post_config is completed.
10:57:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:57:39 INFO  : System reset is completed.
10:57:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:57:42 INFO  : ps7_init is completed.
10:57:43 INFO  : ps7_post_config is completed.
11:02:10 INFO  : System reset is completed.
11:02:13 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:02:14 INFO  : ps7_init is completed.
11:02:14 INFO  : ps7_post_config is completed.
11:03:59 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:04:42 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:05:54 INFO  : System reset is completed.
11:05:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:05:59 INFO  : ps7_init is completed.
11:05:59 INFO  : ps7_post_config is completed.
11:06:30 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:35:40 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:47:25 INFO  : System reset is completed.
14:47:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:47:29 INFO  : ps7_init is completed.
14:47:29 INFO  : ps7_post_config is completed.
15:08:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:08:55 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:09:40 INFO  : System reset is completed.
15:09:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:09:44 INFO  : ps7_init is completed.
15:09:44 INFO  : ps7_post_config is completed.
15:11:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:15:00 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:17:10 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
15:17:14 INFO  : System reset is completed.
15:17:18 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:17:19 INFO  : ps7_init is completed.
15:17:19 INFO  : ps7_post_config is completed.
15:17:52 INFO  : System reset is completed.
15:17:55 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:17:55 INFO  : ps7_init is completed.
15:17:55 INFO  : ps7_post_config is completed.
15:18:30 INFO  : System reset is completed.
15:18:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:18:34 INFO  : ps7_init is completed.
15:18:34 INFO  : ps7_post_config is completed.
15:19:18 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
15:19:18 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
15:27:30 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
15:27:35 INFO  : System reset is completed.
15:27:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:27:40 INFO  : ps7_init is completed.
15:27:40 INFO  : ps7_post_config is completed.
15:28:59 INFO  : System reset is completed.
15:29:02 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:29:03 INFO  : ps7_init is completed.
15:29:03 INFO  : ps7_post_config is completed.
15:34:59 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:548)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:38:33 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:548)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:39:21 INFO  : System reset is completed.
15:39:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:39:25 INFO  : ps7_init is completed.
15:39:25 INFO  : ps7_post_config is completed.
15:40:32 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: A program file was not specified in the launch configuration.
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:548)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:49:43 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: A program file was not specified in the launch configuration.
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:548)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:50:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:50:20 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.stop(TM.java:744)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(CPURunSession.java:27)
	at com.xilinx.sdk.targetmanager.internal.TM.terminateCurrentLaunch(TM.java:801)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:564)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:50:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:50:56 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.stop(TM.java:744)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(CPURunSession.java:27)
	at com.xilinx.sdk.targetmanager.internal.TM.terminateCurrentLaunch(TM.java:801)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:564)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:51:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:51:10 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.stop(TM.java:744)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(CPURunSession.java:27)
	at com.xilinx.sdk.targetmanager.internal.TM.terminateCurrentLaunch(TM.java:801)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:564)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:51:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:51:33 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.stop(TM.java:744)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(CPURunSession.java:27)
	at com.xilinx.sdk.targetmanager.internal.TM.terminateCurrentLaunch(TM.java:801)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:564)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:52:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:52:51 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.stop(TM.java:744)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(CPURunSession.java:27)
	at com.xilinx.sdk.targetmanager.internal.TM.terminateCurrentLaunch(TM.java:801)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:564)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:00:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:00:23 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.stop(TM.java:744)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(CPURunSession.java:27)
	at com.xilinx.sdk.targetmanager.internal.TM.terminateCurrentLaunch(TM.java:801)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:564)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:20:35 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:13:59 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:14:04 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Debug Operation Not Supported on the Target, Current Processor State is not "Stopped"

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:14:52 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Debug Operation Not Supported on the Target, Current Processor State is not "Stopped"

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:15:49 INFO  : ps7_init is completed.
14:15:49 INFO  : ps7_post_config is completed.
14:15:49 INFO  : Processor reset is completed for ps7_cortexa9_0
14:42:09 INFO  : Processor reset is completed for ps7_cortexa9_0
14:54:16 INFO  : Processor reset is completed for ps7_cortexa9_0
14:56:15 INFO  : Processor reset is completed for ps7_cortexa9_0
14:57:18 INFO  : Processor reset is completed for ps7_cortexa9_0
14:58:43 INFO  : Processor reset is completed for ps7_cortexa9_0
15:00:00 INFO  : Processor reset is completed for ps7_cortexa9_0
15:01:16 INFO  : Processor reset is completed for ps7_cortexa9_0
15:01:56 INFO  : Processor reset is completed for ps7_cortexa9_0
15:04:15 INFO  : Processor reset is completed for ps7_cortexa9_0
15:04:46 INFO  : Processor reset is completed for ps7_cortexa9_0
15:06:42 INFO  : Processor reset is completed for ps7_cortexa9_0
15:07:50 INFO  : Processor reset is completed for ps7_cortexa9_0
15:08:36 INFO  : Processor reset is completed for ps7_cortexa9_0
15:09:26 INFO  : Processor reset is completed for ps7_cortexa9_0
15:34:29 INFO  : Processor reset is completed for ps7_cortexa9_0
15:35:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:35:48 INFO  : Processor reset is completed for ps7_cortexa9_0
15:36:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:36:49 INFO  : Processor reset is completed for ps7_cortexa9_0
15:37:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:37:40 INFO  : Processor reset is completed for ps7_cortexa9_0
15:38:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:38:09 INFO  : Processor reset is completed for ps7_cortexa9_0
15:39:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:39:20 INFO  : Processor reset is completed for ps7_cortexa9_0
15:39:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:39:41 INFO  : Processor reset is completed for ps7_cortexa9_0
15:40:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:40:55 INFO  : Processor reset is completed for ps7_cortexa9_0
15:41:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:41:32 INFO  : Processor reset is completed for ps7_cortexa9_0
15:42:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:42:15 INFO  : Processor reset is completed for ps7_cortexa9_0
15:43:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:43:19 INFO  : Processor reset is completed for ps7_cortexa9_0
15:44:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:44:19 INFO  : Processor reset is completed for ps7_cortexa9_0
17:08:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:08:39 INFO  : Processor reset is completed for ps7_cortexa9_0
17:14:44 INFO  : Processor reset is completed for ps7_cortexa9_0
17:23:21 INFO  : Processor reset is completed for ps7_cortexa9_0
17:25:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:25:13 INFO  : Processor reset is completed for ps7_cortexa9_0
17:26:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:26:15 INFO  : Processor reset is completed for ps7_cortexa9_0
17:26:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:26:56 INFO  : Processor reset is completed for ps7_cortexa9_0
17:27:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:27:29 INFO  : Processor reset is completed for ps7_cortexa9_0
17:29:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:29:49 INFO  : Processor reset is completed for ps7_cortexa9_0
17:30:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:31:01 INFO  : Processor reset is completed for ps7_cortexa9_0
17:31:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:31:33 INFO  : Processor reset is completed for ps7_cortexa9_0
17:32:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:32:29 INFO  : Processor reset is completed for ps7_cortexa9_0
17:33:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:33:17 INFO  : Processor reset is completed for ps7_cortexa9_0
17:33:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:33:50 INFO  : Processor reset is completed for ps7_cortexa9_0
17:34:16 INFO  : Processor reset is completed for ps7_cortexa9_0
17:34:54 INFO  : Processor reset is completed for ps7_cortexa9_0
17:35:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:39:15 INFO  : Processor reset is completed for ps7_cortexa9_0
17:39:43 INFO  : Processor reset is completed for ps7_cortexa9_0
17:40:46 INFO  : Processor reset is completed for ps7_cortexa9_0
17:41:51 INFO  : Processor reset is completed for ps7_cortexa9_0
17:42:03 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:44:33 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:44:42 INFO  : ps7_init is completed.
17:44:42 INFO  : ps7_post_config is completed.
17:44:43 INFO  : Processor reset is completed for ps7_cortexa9_0
17:45:46 INFO  : Processor reset is completed for ps7_cortexa9_0
17:46:38 INFO  : Processor reset is completed for ps7_cortexa9_0
17:47:55 INFO  : Processor reset is completed for ps7_cortexa9_0
17:48:54 INFO  : Processor reset is completed for ps7_cortexa9_0
17:49:50 INFO  : Processor reset is completed for ps7_cortexa9_0
17:51:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:51:34 INFO  : Processor reset is completed for ps7_cortexa9_0
17:52:39 INFO  : Processor reset is completed for ps7_cortexa9_0
17:54:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:54:31 INFO  : Processor reset is completed for ps7_cortexa9_0
17:56:13 INFO  : Processor reset is completed for ps7_cortexa9_0
17:56:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:56:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:57:59 INFO  : Processor reset is completed for ps7_cortexa9_0
18:01:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:01:08 INFO  : Processor reset is completed for ps7_cortexa9_0
18:01:52 INFO  : Processor reset is completed for ps7_cortexa9_0
18:03:01 INFO  : Processor reset is completed for ps7_cortexa9_0
18:03:58 INFO  : Processor reset is completed for ps7_cortexa9_0
18:04:40 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:19 INFO  : Processor reset is completed for ps7_cortexa9_0
18:06:02 INFO  : Processor reset is completed for ps7_cortexa9_0
18:12:45 INFO  : Processor reset is completed for ps7_cortexa9_0
18:14:18 INFO  : Processor reset is completed for ps7_cortexa9_0
18:14:57 INFO  : Processor reset is completed for ps7_cortexa9_0
20:25:38 INFO  : Processor reset is completed for ps7_cortexa9_0
20:26:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:26:54 INFO  : Processor reset is completed for ps7_cortexa9_0
20:28:00 INFO  : Processor reset is completed for ps7_cortexa9_0
20:28:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:28:48 INFO  : Processor reset is completed for ps7_cortexa9_0
20:29:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:29:50 INFO  : Processor reset is completed for ps7_cortexa9_0
20:30:58 INFO  : Processor reset is completed for ps7_cortexa9_0
20:32:27 INFO  : ps7_init is completed.
20:32:27 INFO  : ps7_post_config is completed.
20:32:27 INFO  : Processor reset is completed for ps7_cortexa9_0
20:34:02 INFO  : Processor reset is completed for ps7_cortexa9_0
20:40:26 INFO  : System reset is completed.
20:40:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:40:29 INFO  : ps7_init is completed.
20:40:30 INFO  : ps7_post_config is completed.
20:41:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:42:03 INFO  : Processor reset is completed for ps7_cortexa9_0
20:45:01 INFO  : Processor reset is completed for ps7_cortexa9_0
20:50:46 INFO  : Processor reset is completed for ps7_cortexa9_0
20:53:06 INFO  : Processor reset is completed for ps7_cortexa9_0
20:54:30 INFO  : Processor reset is completed for ps7_cortexa9_0
20:55:45 INFO  : Processor reset is completed for ps7_cortexa9_0
20:56:22 INFO  : Processor reset is completed for ps7_cortexa9_0
20:57:56 INFO  : Processor reset is completed for ps7_cortexa9_0
20:58:43 INFO  : Processor reset is completed for ps7_cortexa9_0
20:59:22 INFO  : Processor reset is completed for ps7_cortexa9_0
21:00:01 INFO  : Processor reset is completed for ps7_cortexa9_0
21:00:28 INFO  : Processor reset is completed for ps7_cortexa9_0
21:01:18 INFO  : Processor reset is completed for ps7_cortexa9_0
21:01:58 INFO  : Processor reset is completed for ps7_cortexa9_0
22:00:21 INFO  : System reset is completed.
22:00:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:00:26 INFO  : ps7_init is completed.
22:00:26 INFO  : ps7_post_config is completed.
22:00:29 INFO  : System reset is completed.
22:00:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:00:33 INFO  : ps7_init is completed.
22:00:33 INFO  : ps7_post_config is completed.
22:01:15 INFO  : System reset is completed.
22:01:19 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:01:20 INFO  : ps7_init is completed.
22:01:20 INFO  : ps7_post_config is completed.
22:02:36 INFO  : System reset is completed.
22:02:39 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:02:40 INFO  : ps7_init is completed.
22:02:40 INFO  : ps7_post_config is completed.
22:03:56 INFO  : System reset is completed.
22:03:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:00 INFO  : ps7_init is completed.
22:04:00 INFO  : ps7_post_config is completed.
22:08:27 INFO  : System reset is completed.
22:08:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:08:31 INFO  : ps7_init is completed.
22:08:31 INFO  : ps7_post_config is completed.
22:12:42 INFO  : System reset is completed.
22:12:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:12:46 INFO  : ps7_init is completed.
22:12:46 INFO  : ps7_post_config is completed.
22:13:48 INFO  : System reset is completed.
22:13:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:13:52 INFO  : ps7_init is completed.
22:13:52 INFO  : ps7_post_config is completed.
22:15:11 INFO  : System reset is completed.
22:15:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:15:15 INFO  : ps7_init is completed.
22:15:15 INFO  : ps7_post_config is completed.
22:17:23 INFO  : System reset is completed.
22:17:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:17:27 INFO  : ps7_init is completed.
22:17:27 INFO  : ps7_post_config is completed.
22:24:07 INFO  : System reset is completed.
22:24:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:24:11 INFO  : ps7_init is completed.
22:24:11 INFO  : ps7_post_config is completed.
22:24:56 INFO  : System reset is completed.
22:24:59 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:25:00 INFO  : ps7_init is completed.
22:25:00 INFO  : ps7_post_config is completed.
22:26:39 INFO  : System reset is completed.
22:26:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:26:43 INFO  : ps7_init is completed.
22:26:43 INFO  : ps7_post_config is completed.
22:34:44 INFO  : System reset is completed.
22:34:47 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:34:48 INFO  : ps7_init is completed.
22:34:48 INFO  : ps7_post_config is completed.
22:38:09 INFO  : System reset is completed.
22:38:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:38:13 INFO  : ps7_init is completed.
22:38:13 INFO  : ps7_post_config is completed.
22:38:51 INFO  : System reset is completed.
22:38:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:38:55 INFO  : ps7_init is completed.
22:38:55 INFO  : ps7_post_config is completed.
22:40:45 INFO  : System reset is completed.
22:40:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:40:49 INFO  : ps7_init is completed.
22:40:49 INFO  : ps7_post_config is completed.
22:41:20 INFO  : System reset is completed.
22:41:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:41:24 INFO  : ps7_init is completed.
22:41:24 INFO  : ps7_post_config is completed.
22:42:13 INFO  : System reset is completed.
22:42:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:42:16 INFO  : ps7_init is completed.
22:42:17 INFO  : ps7_post_config is completed.
22:44:02 INFO  : System reset is completed.
22:44:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:44:06 INFO  : ps7_init is completed.
22:44:06 INFO  : ps7_post_config is completed.
22:45:55 INFO  : System reset is completed.
22:45:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:45:58 INFO  : ps7_init is completed.
22:45:58 INFO  : ps7_post_config is completed.
22:47:02 INFO  : System reset is completed.
22:47:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:47:06 INFO  : ps7_init is completed.
22:47:06 INFO  : ps7_post_config is completed.
22:49:57 INFO  : System reset is completed.
22:50:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:50:01 INFO  : ps7_init is completed.
22:50:01 INFO  : ps7_post_config is completed.
22:50:57 INFO  : System reset is completed.
22:51:00 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:51:01 INFO  : ps7_init is completed.
22:51:01 INFO  : ps7_post_config is completed.
22:52:07 INFO  : System reset is completed.
22:52:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:52:11 INFO  : ps7_init is completed.
22:52:11 INFO  : ps7_post_config is completed.
22:53:27 INFO  : System reset is completed.
22:53:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:53:31 INFO  : ps7_init is completed.
22:53:31 INFO  : ps7_post_config is completed.
22:54:28 INFO  : System reset is completed.
22:54:31 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:54:32 INFO  : ps7_init is completed.
22:54:32 INFO  : ps7_post_config is completed.
23:06:46 INFO  : System reset is completed.
23:06:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:06:50 INFO  : ps7_init is completed.
23:06:50 INFO  : ps7_post_config is completed.
23:07:40 INFO  : System reset is completed.
23:07:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:07:44 INFO  : ps7_init is completed.
23:07:44 INFO  : ps7_post_config is completed.
23:12:20 INFO  : System reset is completed.
23:12:23 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:12:24 INFO  : ps7_init is completed.
23:12:24 INFO  : ps7_post_config is completed.
23:19:07 INFO  : System reset is completed.
23:19:10 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:19:11 INFO  : ps7_init is completed.
23:19:11 INFO  : ps7_post_config is completed.
23:20:35 INFO  : System reset is completed.
23:20:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:20:39 INFO  : ps7_init is completed.
23:20:39 INFO  : ps7_post_config is completed.
23:22:23 INFO  : System reset is completed.
23:22:26 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:22:26 INFO  : ps7_init is completed.
23:22:26 INFO  : ps7_post_config is completed.
23:23:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:23:13 INFO  : System reset is completed.
23:23:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:23:17 INFO  : ps7_init is completed.
23:23:17 INFO  : ps7_post_config is completed.
23:24:13 INFO  : System reset is completed.
23:24:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:24:16 INFO  : ps7_init is completed.
23:24:17 INFO  : ps7_post_config is completed.
23:29:29 INFO  : System reset is completed.
23:29:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:29:32 INFO  : ps7_init is completed.
23:29:32 INFO  : ps7_post_config is completed.
23:32:42 INFO  : System reset is completed.
23:32:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:32:46 INFO  : ps7_init is completed.
23:32:46 INFO  : ps7_post_config is completed.
23:34:38 INFO  : System reset is completed.
23:34:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:34:43 INFO  : ps7_init is completed.
23:34:43 INFO  : ps7_post_config is completed.
23:34:46 INFO  : System reset is completed.
23:34:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:34:50 INFO  : ps7_init is completed.
23:34:50 INFO  : ps7_post_config is completed.
23:36:35 INFO  : System reset is completed.
23:36:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:36:39 INFO  : ps7_init is completed.
23:36:39 INFO  : ps7_post_config is completed.
23:39:40 INFO  : System reset is completed.
23:39:43 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:39:44 INFO  : ps7_init is completed.
23:39:44 INFO  : ps7_post_config is completed.
23:41:01 INFO  : System reset is completed.
23:41:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:41:05 INFO  : ps7_init is completed.
23:41:05 INFO  : ps7_post_config is completed.
23:43:22 INFO  : System reset is completed.
23:43:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:43:26 INFO  : ps7_init is completed.
23:43:26 INFO  : ps7_post_config is completed.
23:48:46 INFO  : System reset is completed.
23:48:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:48:50 INFO  : ps7_init is completed.
23:48:50 INFO  : ps7_post_config is completed.
23:49:29 INFO  : System reset is completed.
23:49:32 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:49:33 INFO  : ps7_init is completed.
23:49:33 INFO  : ps7_post_config is completed.
23:50:11 INFO  : System reset is completed.
23:50:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:50:15 INFO  : ps7_init is completed.
23:50:15 INFO  : ps7_post_config is completed.
23:51:04 INFO  : System reset is completed.
23:51:07 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:51:08 INFO  : ps7_init is completed.
23:51:08 INFO  : ps7_post_config is completed.
23:52:32 INFO  : System reset is completed.
23:52:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:52:37 INFO  : ps7_init is completed.
23:52:37 INFO  : ps7_post_config is completed.
23:52:50 INFO  : System reset is completed.
23:52:53 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:52:53 INFO  : ps7_init is completed.
23:52:54 INFO  : ps7_post_config is completed.
23:53:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:54:37 INFO  : System reset is completed.
23:54:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:54:41 INFO  : ps7_init is completed.
23:54:41 INFO  : ps7_post_config is completed.
23:55:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:55:46 INFO  : System reset is completed.
23:55:49 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:55:50 INFO  : ps7_init is completed.
23:55:50 INFO  : ps7_post_config is completed.
23:56:34 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:11:37 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
15:00:54 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: A program file was not specified in the launch configuration.
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:548)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:03:26 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: A program file was not specified in the launch configuration.
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:548)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:04:23 INFO  : ps7_init is completed.
15:04:23 INFO  : ps7_post_config is completed.
15:04:24 INFO  : Processor reset is completed for ps7_cortexa9_0
15:13:04 INFO  : Processor reset is completed for ps7_cortexa9_0
15:16:46 INFO  : Processor reset is completed for ps7_cortexa9_0
15:31:51 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:03:43 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
15:13:56 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

15:13:56 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:378)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:287)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:14:46 INFO  : ps7_init is completed.
15:14:46 INFO  : ps7_post_config is completed.
15:14:46 INFO  : Processor reset is completed for ps7_cortexa9_0
15:33:51 INFO  : Processor reset is completed for ps7_cortexa9_0
15:37:40 INFO  : Processor reset is completed for ps7_cortexa9_0
15:42:33 INFO  : Processor reset is completed for ps7_cortexa9_0
15:44:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:44:36 INFO  : Processor reset is completed for ps7_cortexa9_0
15:45:42 INFO  : Processor reset is completed for ps7_cortexa9_0
15:46:45 INFO  : Processor reset is completed for ps7_cortexa9_0
15:47:40 INFO  : Processor reset is completed for ps7_cortexa9_0
15:52:12 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
15:52:12 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
15:52:30 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:06:53 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:18:25 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

14:18:25 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:378)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:287)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:20:16 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:774)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:295)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:35:50 INFO  : ps7_init is completed.
14:35:51 INFO  : ps7_post_config is completed.
14:35:51 INFO  : Processor reset is completed for ps7_cortexa9_0
14:37:53 INFO  : Processor reset is completed for ps7_cortexa9_0
14:43:36 INFO  : Processor reset is completed for ps7_cortexa9_0
14:44:45 INFO  : Processor reset is completed for ps7_cortexa9_0
14:46:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:46:34 INFO  : Processor reset is completed for ps7_cortexa9_0
14:47:29 INFO  : Processor reset is completed for ps7_cortexa9_0
14:48:06 INFO  : Processor reset is completed for ps7_cortexa9_0
14:52:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:52:14 INFO  : Processor reset is completed for ps7_cortexa9_0
14:52:58 INFO  : Processor reset is completed for ps7_cortexa9_0
14:53:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:53:50 INFO  : Processor reset is completed for ps7_cortexa9_0
14:57:08 INFO  : Processor reset is completed for ps7_cortexa9_0
14:58:12 INFO  : Processor reset is completed for ps7_cortexa9_0
15:12:09 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
15:12:09 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
16:45:30 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:53:18 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
09:56:30 INFO  : ps7_init is completed.
09:56:31 INFO  : ps7_post_config is completed.
09:56:31 INFO  : Processor reset is completed for ps7_cortexa9_0
10:21:46 INFO  : Processor reset is completed for ps7_cortexa9_0
13:23:07 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:05:40 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:05:44 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:06:03 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:06:22 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:06:33 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:07:28 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:07:32 INFO  : System reset is completed.
17:07:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:07:36 INFO  : ps7_init is completed.
17:07:36 INFO  : ps7_post_config is completed.
17:08:18 INFO  : System reset is completed.
17:08:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:08:21 INFO  : ps7_init is completed.
17:08:21 INFO  : ps7_post_config is completed.
17:10:36 INFO  : System reset is completed.
17:10:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:10:41 INFO  : ps7_init is completed.
17:10:41 INFO  : ps7_post_config is completed.
17:11:00 INFO  : System reset is completed.
17:11:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:11:04 INFO  : ps7_init is completed.
17:11:05 INFO  : ps7_post_config is completed.
17:11:25 INFO  : System reset is completed.
17:11:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:11:28 INFO  : ps7_init is completed.
17:11:28 INFO  : ps7_post_config is completed.
17:12:45 INFO  : System reset is completed.
17:12:48 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:12:48 INFO  : ps7_init is completed.
17:12:48 INFO  : ps7_post_config is completed.
17:13:55 INFO  : System reset is completed.
17:13:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:13:58 INFO  : ps7_init is completed.
17:13:59 INFO  : ps7_post_config is completed.
17:15:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:15:24 INFO  : System reset is completed.
17:15:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:15:28 INFO  : ps7_init is completed.
17:15:28 INFO  : ps7_post_config is completed.
17:16:14 INFO  : System reset is completed.
17:16:17 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:16:17 INFO  : ps7_init is completed.
17:16:17 INFO  : ps7_post_config is completed.
17:16:49 INFO  : System reset is completed.
17:16:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:16:53 INFO  : ps7_init is completed.
17:16:53 INFO  : ps7_post_config is completed.
17:17:47 INFO  : System reset is completed.
17:17:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:17:51 INFO  : ps7_init is completed.
17:17:51 INFO  : ps7_post_config is completed.
17:20:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:20:54 INFO  : System reset is completed.
17:20:58 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:20:58 INFO  : ps7_init is completed.
17:20:59 INFO  : ps7_post_config is completed.
17:21:46 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
17:22:05 INFO  : System reset is completed.
17:22:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:22:08 INFO  : ps7_init is completed.
17:22:09 INFO  : ps7_post_config is completed.
17:24:01 INFO  : System reset is completed.
17:24:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:24:05 INFO  : ps7_init is completed.
17:24:05 INFO  : ps7_post_config is completed.
17:26:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:26:38 INFO  : System reset is completed.
17:26:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:26:42 INFO  : ps7_init is completed.
17:26:42 INFO  : ps7_post_config is completed.
17:27:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:27:11 INFO  : System reset is completed.
17:27:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:27:15 INFO  : ps7_init is completed.
17:27:15 INFO  : ps7_post_config is completed.
17:35:25 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:27:34 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
12:08:52 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
12:10:30 INFO  : ps7_init is completed.
12:10:30 INFO  : ps7_post_config is completed.
12:10:30 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:59 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:03:41 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
15:04:52 INFO  : System reset is completed.
15:04:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:04:57 INFO  : ps7_init is completed.
15:04:57 INFO  : ps7_post_config is completed.
15:06:32 INFO  : System reset is completed.
15:06:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:36 INFO  : ps7_init is completed.
15:06:36 INFO  : ps7_post_config is completed.
15:56:09 INFO  : System reset is completed.
15:56:12 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:56:12 INFO  : ps7_init is completed.
15:56:12 INFO  : ps7_post_config is completed.
15:56:22 INFO  : System reset is completed.
15:56:25 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:56:25 INFO  : ps7_init is completed.
15:56:25 INFO  : ps7_post_config is completed.
16:02:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:02:30 INFO  : System reset is completed.
16:02:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:02:33 INFO  : ps7_init is completed.
16:02:34 INFO  : ps7_post_config is completed.
16:04:30 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:55:14 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:02:08 INFO  : ps7_init is completed.
13:02:08 INFO  : ps7_post_config is completed.
13:02:08 INFO  : Processor reset is completed for ps7_cortexa9_0
13:02:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:02:53 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:04:08 INFO  : System reset is completed.
13:04:11 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:04:12 INFO  : ps7_init is completed.
13:04:12 INFO  : ps7_post_config is completed.
13:04:25 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
13:10:51 INFO  : System reset is completed.
13:10:54 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:10:55 INFO  : ps7_init is completed.
13:10:55 INFO  : ps7_post_config is completed.
13:11:53 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:09:24 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:09:31 INFO  : System reset is completed.
14:09:33 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:09:34 INFO  : ps7_init is completed.
14:09:34 INFO  : ps7_post_config is completed.
14:10:20 INFO  : System reset is completed.
14:10:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:23 INFO  : ps7_init is completed.
14:10:23 INFO  : ps7_post_config is completed.
14:10:38 INFO  : System reset is completed.
14:10:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:42 INFO  : ps7_init is completed.
14:10:42 INFO  : ps7_post_config is completed.
14:16:18 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:28:20 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:28:24 INFO  : System reset is completed.
14:28:27 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:28 INFO  : ps7_init is completed.
14:28:28 INFO  : ps7_post_config is completed.
14:28:38 INFO  : System reset is completed.
14:28:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:41 INFO  : ps7_init is completed.
14:28:41 INFO  : ps7_post_config is completed.
14:37:39 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:24:56 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:25:01 INFO  : System reset is completed.
17:25:05 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:25:06 INFO  : ps7_init is completed.
17:25:06 INFO  : ps7_post_config is completed.
17:25:18 INFO  : System reset is completed.
17:25:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:25:22 INFO  : ps7_init is completed.
17:25:22 INFO  : ps7_post_config is completed.
17:25:42 INFO  : System reset is completed.
17:25:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:25:45 INFO  : ps7_init is completed.
17:25:45 INFO  : ps7_post_config is completed.
17:26:05 INFO  : System reset is completed.
17:26:08 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:26:08 INFO  : ps7_init is completed.
17:26:08 INFO  : ps7_post_config is completed.
17:26:19 INFO  : System reset is completed.
17:26:22 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:26:23 INFO  : ps7_init is completed.
17:26:23 INFO  : ps7_post_config is completed.
17:27:39 INFO  : System reset is completed.
17:27:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:27:43 INFO  : ps7_init is completed.
17:27:43 INFO  : ps7_post_config is completed.
17:28:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:28:43 ERROR : Unexpected error while launching program.
java.lang.NullPointerException
	at com.xilinx.sdk.targetmanager.internal.TM.terminateCurrentLaunch(TM.java:799)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:564)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:28:48 INFO  : System reset is completed.
17:28:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:28:51 INFO  : ps7_init is completed.
17:28:52 INFO  : ps7_post_config is completed.
17:29:26 INFO  : System reset is completed.
17:29:30 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:31 INFO  : ps7_init is completed.
17:29:31 INFO  : ps7_post_config is completed.
17:35:36 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
17:57:00 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:14:34 ERROR : Unexpected error while obtaining referenced S/W project {}
org.eclipse.core.internal.resources.ResourceException: Resource '/register_interrupt_bsp' is not open.
	at org.eclipse.core.internal.resources.Project.checkAccessible(Project.java:150)
	at org.eclipse.core.internal.resources.Project.hasNature(Project.java:584)
	at com.xilinx.sdk.sw.SwProjectUtils.getReferencedSwProject(SwProjectUtils.java:248)
	at com.xilinx.sdk.tools.internal.CProjectPropertyTester.test(CProjectPropertyTester.java:31)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:99)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.IterateExpression.evaluate(IterateExpression.java:189)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:72)
	at org.eclipse.e4.ui.internal.workbench.ContributionsAnalyzer.isVisible(ContributionsAnalyzer.java:247)
	at org.eclipse.e4.ui.workbench.renderers.swt.ContributionRecord.computeVisibility(ContributionRecord.java:166)
	at org.eclipse.e4.ui.workbench.renderers.swt.ContributionRecord.updateVisibility(ContributionRecord.java:96)
	at org.eclipse.e4.ui.workbench.renderers.swt.MenuManagerRendererFilter.updateElementVisibility(MenuManagerRendererFilter.java:185)
	at org.eclipse.e4.ui.workbench.renderers.swt.MenuManagerShowProcessor.showMenu(MenuManagerShowProcessor.java:258)
	at org.eclipse.e4.ui.workbench.renderers.swt.MenuManagerShowProcessor.menuAboutToHide(MenuManagerShowProcessor.java:125)
	at org.eclipse.jface.internal.MenuManagerEventHelper.showEventPostHelper(MenuManagerEventHelper.java:54)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:476)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:500)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:255)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1081)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1062)
	at org.eclipse.swt.widgets.Control.WM_INITMENUPOPUP(Control.java:4964)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:4640)
	at org.eclipse.swt.widgets.Canvas.windowProc(Canvas.java:340)
	at org.eclipse.swt.widgets.Decorations.windowProc(Decorations.java:1627)
	at org.eclipse.swt.widgets.Shell.windowProc(Shell.java:2075)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4977)
	at org.eclipse.swt.internal.win32.OS.TrackPopupMenu(Native Method)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:257)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4211)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3753)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$9.run(PartRenderingEngine.java:1113)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:997)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:140)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:611)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:567)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:124)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:110)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:79)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:354)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:181)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
15:14:34 ERROR : Unexpected error while obtaining referenced S/W project {}
org.eclipse.core.internal.resources.ResourceException: Resource '/register_interrupt_bsp' is not open.
	at org.eclipse.core.internal.resources.Project.checkAccessible(Project.java:150)
	at org.eclipse.core.internal.resources.Project.hasNature(Project.java:584)
	at com.xilinx.sdk.sw.SwProjectUtils.getReferencedSwProject(SwProjectUtils.java:248)
	at com.xilinx.sdk.tools.internal.CProjectPropertyTester.test(CProjectPropertyTester.java:31)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:99)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.IterateExpression.evaluate(IterateExpression.java:189)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:72)
	at org.eclipse.e4.ui.internal.workbench.ContributionsAnalyzer.isVisible(ContributionsAnalyzer.java:247)
	at org.eclipse.e4.ui.workbench.renderers.swt.ContributionRecord.computeVisibility(ContributionRecord.java:166)
	at org.eclipse.e4.ui.workbench.renderers.swt.ContributionRecord.updateVisibility(ContributionRecord.java:96)
	at org.eclipse.e4.ui.workbench.renderers.swt.MenuManagerRendererFilter.updateElementVisibility(MenuManagerRendererFilter.java:185)
	at org.eclipse.e4.ui.workbench.renderers.swt.MenuManagerShowProcessor.showMenu(MenuManagerShowProcessor.java:258)
	at org.eclipse.e4.ui.workbench.renderers.swt.MenuManagerShowProcessor.menuAboutToHide(MenuManagerShowProcessor.java:125)
	at org.eclipse.jface.internal.MenuManagerEventHelper.showEventPostHelper(MenuManagerEventHelper.java:54)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:476)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:500)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:255)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1081)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1062)
	at org.eclipse.swt.widgets.Control.WM_INITMENUPOPUP(Control.java:4964)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:4640)
	at org.eclipse.swt.widgets.Canvas.windowProc(Canvas.java:340)
	at org.eclipse.swt.widgets.Decorations.windowProc(Decorations.java:1627)
	at org.eclipse.swt.widgets.Shell.windowProc(Shell.java:2075)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4977)
	at org.eclipse.swt.internal.win32.OS.TrackPopupMenu(Native Method)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:257)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4211)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3753)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$9.run(PartRenderingEngine.java:1113)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:997)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:140)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:611)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:567)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:124)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:110)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:79)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:354)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:181)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
15:15:14 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
15:15:23 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:15:38 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:15:45 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:16:21 INFO  : System reset is completed.
15:16:24 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:16:25 INFO  : ps7_init is completed.
15:16:25 INFO  : ps7_post_config is completed.
15:16:40 INFO  : System reset is completed.
15:16:42 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:16:43 INFO  : ps7_init is completed.
15:16:43 INFO  : ps7_post_config is completed.
15:39:12 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:00:40 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:01:35 INFO  : ps7_init is completed.
11:01:35 INFO  : ps7_post_config is completed.
11:01:36 INFO  : Processor reset is completed for ps7_cortexa9_0
11:02:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:02:06 INFO  : Processor reset is completed for ps7_cortexa9_0
11:02:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:02:47 INFO  : Processor reset is completed for ps7_cortexa9_0
11:12:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:12:42 INFO  : Processor reset is completed for ps7_cortexa9_0
11:13:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:13:37 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:991)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:502)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:14:29 INFO  : ps7_init is completed.
11:14:29 INFO  : ps7_post_config is completed.
11:14:29 INFO  : Processor reset is completed for ps7_cortexa9_0
11:14:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:14:42 INFO  : Processor reset is completed for ps7_cortexa9_0
11:15:34 INFO  : ps7_init is completed.
11:15:34 INFO  : ps7_post_config is completed.
11:15:35 INFO  : Processor reset is completed for ps7_cortexa9_0
11:16:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:16:15 INFO  : Processor reset is completed for ps7_cortexa9_0
11:17:49 INFO  : ps7_init is completed.
11:17:49 INFO  : ps7_post_config is completed.
11:17:49 INFO  : Processor reset is completed for ps7_cortexa9_0
11:18:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:18:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:18:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:19:05 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:991)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:502)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:19:54 INFO  : ps7_init is completed.
11:19:54 INFO  : ps7_post_config is completed.
11:19:54 INFO  : Processor reset is completed for ps7_cortexa9_0
11:20:41 INFO  : ps7_init is completed.
11:20:41 INFO  : ps7_post_config is completed.
11:20:42 INFO  : Processor reset is completed for ps7_cortexa9_0
11:21:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:21:13 INFO  : Processor reset is completed for ps7_cortexa9_0
11:21:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:21:36 INFO  : Processor reset is completed for ps7_cortexa9_0
11:22:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:22:10 INFO  : Processor reset is completed for ps7_cortexa9_0
11:23:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:23:31 INFO  : Processor reset is completed for ps7_cortexa9_0
11:23:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:23:56 INFO  : Processor reset is completed for ps7_cortexa9_0
11:24:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:24:17 INFO  : Processor reset is completed for ps7_cortexa9_0
11:25:12 INFO  : ps7_init is completed.
11:25:12 INFO  : ps7_post_config is completed.
11:25:13 INFO  : Processor reset is completed for ps7_cortexa9_0
11:25:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:25:20 INFO  : Processor reset is completed for ps7_cortexa9_0
11:25:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:25:31 INFO  : Processor reset is completed for ps7_cortexa9_0
11:26:11 INFO  : ps7_init is completed.
11:26:12 INFO  : ps7_post_config is completed.
11:26:12 INFO  : Processor reset is completed for ps7_cortexa9_0
11:26:43 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:26:44 INFO  : Processor reset is completed for ps7_cortexa9_0
11:27:38 INFO  : ps7_init is completed.
11:27:38 INFO  : ps7_post_config is completed.
11:27:39 INFO  : Processor reset is completed for ps7_cortexa9_0
11:28:14 INFO  : ps7_init is completed.
11:28:14 INFO  : ps7_post_config is completed.
11:28:15 INFO  : Processor reset is completed for ps7_cortexa9_0
11:28:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:28:34 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:16 INFO  : ps7_init is completed.
11:29:16 INFO  : ps7_post_config is completed.
11:29:16 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:29:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:26:47 INFO  : ps7_init is completed.
12:26:47 INFO  : ps7_post_config is completed.
12:26:48 INFO  : Processor reset is completed for ps7_cortexa9_0
12:27:22 INFO  : ps7_init is completed.
12:27:22 INFO  : ps7_post_config is completed.
12:27:22 INFO  : Processor reset is completed for ps7_cortexa9_0
12:27:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:27:38 INFO  : Processor reset is completed for ps7_cortexa9_0
12:28:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:28:17 INFO  : Processor reset is completed for ps7_cortexa9_0
12:29:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:29:33 INFO  : Processor reset is completed for ps7_cortexa9_0
12:54:21 INFO  : ps7_init is completed.
12:54:21 INFO  : ps7_post_config is completed.
12:54:21 INFO  : Processor reset is completed for ps7_cortexa9_0
12:54:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:54:53 INFO  : Processor reset is completed for ps7_cortexa9_0
12:56:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:56:10 INFO  : Processor reset is completed for ps7_cortexa9_0
12:57:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:57:11 INFO  : Processor reset is completed for ps7_cortexa9_0
12:57:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:57:50 INFO  : Processor reset is completed for ps7_cortexa9_0
12:58:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:58:03 INFO  : Processor reset is completed for ps7_cortexa9_0
12:58:21 INFO  : ps7_init is completed.
12:58:21 INFO  : ps7_post_config is completed.
12:58:21 INFO  : Processor reset is completed for ps7_cortexa9_0
12:58:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:58:40 INFO  : Processor reset is completed for ps7_cortexa9_0
13:00:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:00:16 INFO  : Processor reset is completed for ps7_cortexa9_0
13:01:23 INFO  : ps7_init is completed.
13:01:23 INFO  : ps7_post_config is completed.
13:01:23 INFO  : Processor reset is completed for ps7_cortexa9_0
13:02:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:02:24 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:991)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:502)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:02:37 INFO  : ps7_init is completed.
13:02:37 INFO  : ps7_post_config is completed.
13:02:37 INFO  : Processor reset is completed for ps7_cortexa9_0
13:02:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:02:49 INFO  : Processor reset is completed for ps7_cortexa9_0
13:03:29 INFO  : ps7_init is completed.
13:03:29 INFO  : ps7_post_config is completed.
13:03:29 INFO  : Processor reset is completed for ps7_cortexa9_0
13:04:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:04:11 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:991)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:502)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:04:26 INFO  : ps7_init is completed.
13:04:26 INFO  : ps7_post_config is completed.
13:04:26 INFO  : Processor reset is completed for ps7_cortexa9_0
13:04:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:04:49 INFO  : Processor reset is completed for ps7_cortexa9_0
13:06:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:06:37 INFO  : Processor reset is completed for ps7_cortexa9_0
13:07:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:07:38 INFO  : Processor reset is completed for ps7_cortexa9_0
13:08:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:08:24 INFO  : Processor reset is completed for ps7_cortexa9_0
13:08:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:08:47 INFO  : Processor reset is completed for ps7_cortexa9_0
13:10:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:10:15 INFO  : Processor reset is completed for ps7_cortexa9_0
13:10:43 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:10:44 INFO  : Processor reset is completed for ps7_cortexa9_0
13:11:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:11:41 INFO  : Processor reset is completed for ps7_cortexa9_0
13:13:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:13:08 INFO  : Processor reset is completed for ps7_cortexa9_0
13:18:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:19:08 INFO  : Processor reset is completed for ps7_cortexa9_0
13:36:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:36:12 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:991)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:502)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:37:26 INFO  : ps7_init is completed.
13:37:27 INFO  : ps7_post_config is completed.
13:37:27 INFO  : Processor reset is completed for ps7_cortexa9_0
13:37:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:37:56 INFO  : Processor reset is completed for ps7_cortexa9_0
13:38:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:38:06 INFO  : Processor reset is completed for ps7_cortexa9_0
13:38:43 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:38:44 INFO  : Processor reset is completed for ps7_cortexa9_0
13:38:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:38:56 INFO  : Processor reset is completed for ps7_cortexa9_0
13:39:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:39:11 INFO  : Processor reset is completed for ps7_cortexa9_0
13:40:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:40:11 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:991)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:502)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:40:21 INFO  : ps7_init is completed.
13:40:21 INFO  : ps7_post_config is completed.
13:40:22 INFO  : Processor reset is completed for ps7_cortexa9_0
13:41:34 INFO  : ps7_init is completed.
13:41:35 INFO  : ps7_post_config is completed.
13:41:35 INFO  : Processor reset is completed for ps7_cortexa9_0
14:01:06 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:13:45 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:14:01 INFO  : Processor reset is completed for ps7_cortexa9_0
14:14:29 INFO  : Processor reset is completed for ps7_cortexa9_0
14:29:53 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:46:04 INFO  : Processing command line option -hwspec C:/designs/project_3/design_1_wrapper.hdf.
14:46:54 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:421)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:507)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:275)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:960)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:995)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:970)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1166)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:290)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:243)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:224)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:167)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:499)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:508)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:213)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:850)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.handleWidgetSelection(HandledContributionItem.java:743)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.access$7(HandledContributionItem.java:727)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem$4.handleEvent(HandledContributionItem.java:662)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4170)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3759)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$9.run(PartRenderingEngine.java:1113)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:997)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:140)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:611)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:567)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:124)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:110)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:79)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:354)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:181)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
Caused by: java.lang.NullPointerException
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:121)
14:48:51 INFO  : Project MxM_bsp was a BSP project. Please update references.
14:48:51 ERROR : SDK has detected that project MxM_bsp has been deleted (or renamed).
If this project was a BSP referenced by other C/C++ applications, then those applications will fail to build now. Please right click on those applications and click 'Change Referenced BSP' to update those projects' BSP references.
14:54:12 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:54:58 INFO  : System reset is completed.
14:55:01 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:55:01 INFO  : ps7_init is completed.
14:55:02 INFO  : ps7_post_config is completed.
14:55:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:55:13 INFO  : System reset is completed.
14:55:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:55:17 INFO  : ps7_init is completed.
14:55:17 INFO  : ps7_post_config is completed.
14:55:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:55:48 INFO  : System reset is completed.
14:55:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:55:51 INFO  : ps7_init is completed.
14:55:51 INFO  : ps7_post_config is completed.
14:56:52 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:56:54 INFO  : System reset is completed.
14:56:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:56:57 INFO  : ps7_init is completed.
14:56:58 INFO  : ps7_post_config is completed.
14:57:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:57:36 INFO  : System reset is completed.
14:57:38 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:57:39 INFO  : ps7_init is completed.
14:57:39 INFO  : ps7_post_config is completed.
14:57:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:57:48 INFO  : System reset is completed.
14:57:51 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:57:52 INFO  : ps7_init is completed.
14:57:52 INFO  : ps7_post_config is completed.
14:58:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:58:06 INFO  : System reset is completed.
14:58:09 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:58:10 INFO  : ps7_init is completed.
14:58:10 INFO  : ps7_post_config is completed.
14:58:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:59:13 INFO  : System reset is completed.
14:59:16 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:59:17 INFO  : ps7_init is completed.
14:59:17 INFO  : ps7_post_config is completed.
15:00:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:00:09 INFO  : System reset is completed.
15:00:15 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:00:16 INFO  : ps7_init is completed.
15:00:16 INFO  : ps7_post_config is completed.
15:01:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:01:11 INFO  : Processor reset is completed for ps7_cortexa9_0
15:02:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:02:38 INFO  : System reset is completed.
15:02:41 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:02:42 INFO  : ps7_init is completed.
15:02:42 INFO  : ps7_post_config is completed.
15:03:59 INFO  : System reset is completed.
15:04:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:04:05 INFO  : ps7_init is completed.
15:04:05 INFO  : ps7_post_config is completed.
15:05:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:05:17 INFO  : System reset is completed.
15:05:20 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:05:21 INFO  : ps7_init is completed.
15:05:21 INFO  : ps7_post_config is completed.
15:06:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:06:01 INFO  : System reset is completed.
15:06:04 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:06:05 INFO  : ps7_init is completed.
15:06:05 INFO  : ps7_post_config is completed.
15:06:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:06:27 INFO  : System reset is completed.
15:06:29 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:06:30 INFO  : ps7_init is completed.
15:06:30 INFO  : ps7_post_config is completed.
15:06:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:06:49 INFO  : System reset is completed.
15:06:52 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:06:53 INFO  : ps7_init is completed.
15:06:53 INFO  : ps7_post_config is completed.
15:08:33 INFO  : System reset is completed.
15:08:36 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:08:36 INFO  : ps7_init is completed.
15:08:37 INFO  : ps7_post_config is completed.
15:09:53 INFO  : System reset is completed.
15:09:56 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:09:57 INFO  : ps7_init is completed.
15:09:57 INFO  : ps7_post_config is completed.
15:10:33 INFO  : System reset is completed.
15:10:35 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:10:36 INFO  : ps7_init is completed.
15:10:36 INFO  : ps7_post_config is completed.
15:14:18 INFO  : System reset is completed.
15:14:21 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:14:22 INFO  : ps7_init is completed.
15:14:22 INFO  : ps7_post_config is completed.
15:14:47 INFO  : System reset is completed.
15:14:50 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:14:50 INFO  : ps7_init is completed.
15:14:50 INFO  : ps7_post_config is completed.
15:15:43 INFO  : System reset is completed.
15:15:46 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:15:47 INFO  : ps7_init is completed.
15:15:47 INFO  : ps7_post_config is completed.
15:16:42 INFO  : System reset is completed.
15:16:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:16:46 INFO  : ps7_init is completed.
15:16:46 INFO  : ps7_post_config is completed.
15:24:42 INFO  : Processor reset is completed for ps7_cortexa9_0
15:25:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:25:08 INFO  : Processor reset is completed for ps7_cortexa9_0
15:25:31 INFO  : ps7_init is completed.
15:25:31 INFO  : ps7_post_config is completed.
15:25:31 INFO  : Processor reset is completed for ps7_cortexa9_0
15:29:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:29:48 INFO  : Processor reset is completed for ps7_cortexa9_0
15:36:44 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:26:15 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:26:19 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

14:26:19 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:378)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:287)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:26:29 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

14:26:29 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:378)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:287)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:32:08 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:03:31 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:15:59 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

14:15:59 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:378)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:287)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:16:25 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

14:16:25 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:378)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:287)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:16:37 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:16:59 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:17:14 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:18:14 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:18:24 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:18:47 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:34:47 INFO  : Launching XSDB server: xsdb.bat -s D:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:34:53 INFO  : System reset is completed.
14:34:57 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:34:58 INFO  : ps7_init is completed.
14:34:58 INFO  : ps7_post_config is completed.
14:35:38 INFO  : System reset is completed.
14:35:40 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:35:41 INFO  : ps7_init is completed.
14:35:41 INFO  : ps7_post_config is completed.
14:36:11 INFO  : System reset is completed.
14:36:14 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:36:15 INFO  : ps7_init is completed.
14:36:15 INFO  : ps7_post_config is completed.
14:36:42 INFO  : System reset is completed.
14:36:45 INFO  : FPGA configured successfully with bitstream "C:/designs/project_3/project_3.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:36:46 INFO  : ps7_init is completed.
14:36:46 INFO  : ps7_post_config is completed.
14:39:05 INFO  : Processor reset is completed for ps7_cortexa9_0
14:39:16 INFO  : Processor reset is completed for ps7_cortexa9_0
14:44:49 INFO  : ps7_init is completed.
14:44:49 INFO  : ps7_post_config is completed.
14:44:50 INFO  : Processor reset is completed for ps7_cortexa9_0
14:45:39 INFO  : ps7_init is completed.
14:45:39 INFO  : ps7_post_config is completed.
14:45:39 INFO  : Processor reset is completed for ps7_cortexa9_0
14:46:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:46:29 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:991)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:502)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:46:38 INFO  : ps7_init is completed.
14:46:38 INFO  : ps7_post_config is completed.
14:46:39 INFO  : Processor reset is completed for ps7_cortexa9_0
14:47:28 INFO  : ps7_init is completed.
14:47:28 INFO  : ps7_post_config is completed.
14:47:28 INFO  : Processor reset is completed for ps7_cortexa9_0
14:47:45 INFO  : ps7_init is completed.
14:47:45 INFO  : ps7_post_config is completed.
14:47:45 INFO  : Processor reset is completed for ps7_cortexa9_0
