INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.sim/sim_1/synth/timing/VDL_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VDL
INFO: [VRFC 10-311] analyzing module glbl
