-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
-- Date        : Mon Nov 29 12:38:41 2021
-- Host        : DESKTOP-UNKKMEU running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ block_design_accelerator_0_0_sim_netlist.vhdl
-- Design      : block_design_accelerator_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work is
  port (
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    output_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_reg[0]_0\ : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work is
  signal \addr_current[0]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_6_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_7_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_5_n_0\ : STD_LOGIC;
  signal addr_current_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \addr_current_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^state\ : STD_LOGIC;
  signal \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[10]_inst_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[11]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[12]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[13]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[14]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[1]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[2]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[3]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[4]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[5]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[6]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[7]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[8]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[9]_inst_i_1\ : label is "soft_lutpair2";
begin
  state <= \^state\;
\addr_current[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(0),
      I1 => \^state\,
      I2 => Q(0),
      O => \addr_current[0]_i_3_n_0\
    );
\addr_current[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(3),
      I1 => \^state\,
      I2 => Q(3),
      O => \addr_current[0]_i_4_n_0\
    );
\addr_current[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(2),
      I1 => \^state\,
      I2 => Q(2),
      O => \addr_current[0]_i_5_n_0\
    );
\addr_current[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(1),
      I1 => \^state\,
      I2 => Q(1),
      O => \addr_current[0]_i_6_n_0\
    );
\addr_current[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => Q(0),
      I1 => addr_current_reg(0),
      I2 => \^state\,
      O => \addr_current[0]_i_7_n_0\
    );
\addr_current[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(14),
      I1 => \^state\,
      I2 => Q(14),
      O => \addr_current[12]_i_2_n_0\
    );
\addr_current[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(13),
      I1 => \^state\,
      I2 => Q(13),
      O => \addr_current[12]_i_3_n_0\
    );
\addr_current[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(12),
      I1 => \^state\,
      I2 => Q(12),
      O => \addr_current[12]_i_4_n_0\
    );
\addr_current[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(7),
      I1 => \^state\,
      I2 => Q(7),
      O => \addr_current[4]_i_2_n_0\
    );
\addr_current[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(6),
      I1 => \^state\,
      I2 => Q(6),
      O => \addr_current[4]_i_3_n_0\
    );
\addr_current[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(5),
      I1 => \^state\,
      I2 => Q(5),
      O => \addr_current[4]_i_4_n_0\
    );
\addr_current[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(4),
      I1 => \^state\,
      I2 => Q(4),
      O => \addr_current[4]_i_5_n_0\
    );
\addr_current[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(11),
      I1 => \^state\,
      I2 => Q(11),
      O => \addr_current[8]_i_2_n_0\
    );
\addr_current[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(10),
      I1 => \^state\,
      I2 => Q(10),
      O => \addr_current[8]_i_3_n_0\
    );
\addr_current[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(9),
      I1 => \^state\,
      I2 => Q(9),
      O => \addr_current[8]_i_4_n_0\
    );
\addr_current[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(8),
      I1 => \^state\,
      I2 => Q(8),
      O => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_7\,
      Q => addr_current_reg(0)
    );
\addr_current_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_current_reg[0]_i_2_n_0\,
      CO(2) => \addr_current_reg[0]_i_2_n_1\,
      CO(1) => \addr_current_reg[0]_i_2_n_2\,
      CO(0) => \addr_current_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_current[0]_i_3_n_0\,
      O(3) => \addr_current_reg[0]_i_2_n_4\,
      O(2) => \addr_current_reg[0]_i_2_n_5\,
      O(1) => \addr_current_reg[0]_i_2_n_6\,
      O(0) => \addr_current_reg[0]_i_2_n_7\,
      S(3) => \addr_current[0]_i_4_n_0\,
      S(2) => \addr_current[0]_i_5_n_0\,
      S(1) => \addr_current[0]_i_6_n_0\,
      S(0) => \addr_current[0]_i_7_n_0\
    );
\addr_current_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_5\,
      Q => addr_current_reg(10)
    );
\addr_current_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_4\,
      Q => addr_current_reg(11)
    );
\addr_current_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_7\,
      Q => addr_current_reg(12)
    );
\addr_current_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addr_current_reg[12]_i_1_n_2\,
      CO(0) => \addr_current_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \addr_current_reg[12]_i_1_n_5\,
      O(1) => \addr_current_reg[12]_i_1_n_6\,
      O(0) => \addr_current_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2) => \addr_current[12]_i_2_n_0\,
      S(1) => \addr_current[12]_i_3_n_0\,
      S(0) => \addr_current[12]_i_4_n_0\
    );
\addr_current_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_6\,
      Q => addr_current_reg(13)
    );
\addr_current_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_5\,
      Q => addr_current_reg(14)
    );
\addr_current_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_6\,
      Q => addr_current_reg(1)
    );
\addr_current_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_5\,
      Q => addr_current_reg(2)
    );
\addr_current_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_4\,
      Q => addr_current_reg(3)
    );
\addr_current_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_7\,
      Q => addr_current_reg(4)
    );
\addr_current_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[0]_i_2_n_0\,
      CO(3) => \addr_current_reg[4]_i_1_n_0\,
      CO(2) => \addr_current_reg[4]_i_1_n_1\,
      CO(1) => \addr_current_reg[4]_i_1_n_2\,
      CO(0) => \addr_current_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[4]_i_1_n_4\,
      O(2) => \addr_current_reg[4]_i_1_n_5\,
      O(1) => \addr_current_reg[4]_i_1_n_6\,
      O(0) => \addr_current_reg[4]_i_1_n_7\,
      S(3) => \addr_current[4]_i_2_n_0\,
      S(2) => \addr_current[4]_i_3_n_0\,
      S(1) => \addr_current[4]_i_4_n_0\,
      S(0) => \addr_current[4]_i_5_n_0\
    );
\addr_current_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_6\,
      Q => addr_current_reg(5)
    );
\addr_current_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_5\,
      Q => addr_current_reg(6)
    );
\addr_current_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_4\,
      Q => addr_current_reg(7)
    );
\addr_current_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_7\,
      Q => addr_current_reg(8)
    );
\addr_current_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[4]_i_1_n_0\,
      CO(3) => \addr_current_reg[8]_i_1_n_0\,
      CO(2) => \addr_current_reg[8]_i_1_n_1\,
      CO(1) => \addr_current_reg[8]_i_1_n_2\,
      CO(0) => \addr_current_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[8]_i_1_n_4\,
      O(2) => \addr_current_reg[8]_i_1_n_5\,
      O(1) => \addr_current_reg[8]_i_1_n_6\,
      O(0) => \addr_current_reg[8]_i_1_n_7\,
      S(3) => \addr_current[8]_i_2_n_0\,
      S(2) => \addr_current[8]_i_3_n_0\,
      S(1) => \addr_current[8]_i_4_n_0\,
      S(0) => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_6\,
      Q => addr_current_reg(9)
    );
\dram_wr_addr_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(0),
      O => dram_wr_addr_OBUF(0)
    );
\dram_wr_addr_OBUF[10]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(10),
      O => dram_wr_addr_OBUF(10)
    );
\dram_wr_addr_OBUF[11]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(11),
      O => dram_wr_addr_OBUF(11)
    );
\dram_wr_addr_OBUF[12]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(12),
      O => dram_wr_addr_OBUF(12)
    );
\dram_wr_addr_OBUF[13]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(13),
      O => dram_wr_addr_OBUF(13)
    );
\dram_wr_addr_OBUF[14]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(14),
      O => dram_wr_addr_OBUF(14)
    );
\dram_wr_addr_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(1),
      O => dram_wr_addr_OBUF(1)
    );
\dram_wr_addr_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(2),
      O => dram_wr_addr_OBUF(2)
    );
\dram_wr_addr_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(3),
      O => dram_wr_addr_OBUF(3)
    );
\dram_wr_addr_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(4),
      O => dram_wr_addr_OBUF(4)
    );
\dram_wr_addr_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(5),
      O => dram_wr_addr_OBUF(5)
    );
\dram_wr_addr_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(6),
      O => dram_wr_addr_OBUF(6)
    );
\dram_wr_addr_OBUF[7]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(7),
      O => dram_wr_addr_OBUF(7)
    );
\dram_wr_addr_OBUF[8]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(8),
      O => dram_wr_addr_OBUF(8)
    );
\dram_wr_addr_OBUF[9]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(9),
      O => dram_wr_addr_OBUF(9)
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => \output_reg[0]_0\,
      Q => \^state\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn\ is
  port (
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    state : out STD_LOGIC;
    take_it_tg_ff_reg : in STD_LOGIC;
    take_it_tg_ff_reg_0 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn\ is
  signal \addr_current[0]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_6_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_7_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_5_n_0\ : STD_LOGIC;
  signal addr_current_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \addr_current_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^state\ : STD_LOGIC;
  signal \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[0]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[10]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[11]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[12]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[13]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[1]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[2]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[3]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[4]_inst_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[5]_inst_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[6]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[7]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[8]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[9]_inst_i_1\ : label is "soft_lutpair4";
begin
  state <= \^state\;
\addr_current[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(0),
      I1 => \^state\,
      I2 => Q(0),
      O => \addr_current[0]_i_3_n_0\
    );
\addr_current[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(3),
      I1 => \^state\,
      I2 => Q(3),
      O => \addr_current[0]_i_4_n_0\
    );
\addr_current[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(2),
      I1 => \^state\,
      I2 => Q(2),
      O => \addr_current[0]_i_5_n_0\
    );
\addr_current[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(1),
      I1 => \^state\,
      I2 => Q(1),
      O => \addr_current[0]_i_6_n_0\
    );
\addr_current[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => Q(0),
      I1 => addr_current_reg(0),
      I2 => \^state\,
      O => \addr_current[0]_i_7_n_0\
    );
\addr_current[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(14),
      I1 => \^state\,
      I2 => Q(14),
      O => \addr_current[12]_i_2_n_0\
    );
\addr_current[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(13),
      I1 => \^state\,
      I2 => Q(13),
      O => \addr_current[12]_i_3_n_0\
    );
\addr_current[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(12),
      I1 => \^state\,
      I2 => Q(12),
      O => \addr_current[12]_i_4_n_0\
    );
\addr_current[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(7),
      I1 => \^state\,
      I2 => Q(7),
      O => \addr_current[4]_i_2_n_0\
    );
\addr_current[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(6),
      I1 => \^state\,
      I2 => Q(6),
      O => \addr_current[4]_i_3_n_0\
    );
\addr_current[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(5),
      I1 => \^state\,
      I2 => Q(5),
      O => \addr_current[4]_i_4_n_0\
    );
\addr_current[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(4),
      I1 => \^state\,
      I2 => Q(4),
      O => \addr_current[4]_i_5_n_0\
    );
\addr_current[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(11),
      I1 => \^state\,
      I2 => Q(11),
      O => \addr_current[8]_i_2_n_0\
    );
\addr_current[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(10),
      I1 => \^state\,
      I2 => Q(10),
      O => \addr_current[8]_i_3_n_0\
    );
\addr_current[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(9),
      I1 => \^state\,
      I2 => Q(9),
      O => \addr_current[8]_i_4_n_0\
    );
\addr_current[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(8),
      I1 => \^state\,
      I2 => Q(8),
      O => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[0]_i_2_n_7\,
      Q => addr_current_reg(0)
    );
\addr_current_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_current_reg[0]_i_2_n_0\,
      CO(2) => \addr_current_reg[0]_i_2_n_1\,
      CO(1) => \addr_current_reg[0]_i_2_n_2\,
      CO(0) => \addr_current_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_current[0]_i_3_n_0\,
      O(3) => \addr_current_reg[0]_i_2_n_4\,
      O(2) => \addr_current_reg[0]_i_2_n_5\,
      O(1) => \addr_current_reg[0]_i_2_n_6\,
      O(0) => \addr_current_reg[0]_i_2_n_7\,
      S(3) => \addr_current[0]_i_4_n_0\,
      S(2) => \addr_current[0]_i_5_n_0\,
      S(1) => \addr_current[0]_i_6_n_0\,
      S(0) => \addr_current[0]_i_7_n_0\
    );
\addr_current_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[8]_i_1_n_5\,
      Q => addr_current_reg(10)
    );
\addr_current_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[8]_i_1_n_4\,
      Q => addr_current_reg(11)
    );
\addr_current_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[12]_i_1_n_7\,
      Q => addr_current_reg(12)
    );
\addr_current_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addr_current_reg[12]_i_1_n_2\,
      CO(0) => \addr_current_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \addr_current_reg[12]_i_1_n_5\,
      O(1) => \addr_current_reg[12]_i_1_n_6\,
      O(0) => \addr_current_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2) => \addr_current[12]_i_2_n_0\,
      S(1) => \addr_current[12]_i_3_n_0\,
      S(0) => \addr_current[12]_i_4_n_0\
    );
\addr_current_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[12]_i_1_n_6\,
      Q => addr_current_reg(13)
    );
\addr_current_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[12]_i_1_n_5\,
      Q => addr_current_reg(14)
    );
\addr_current_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[0]_i_2_n_6\,
      Q => addr_current_reg(1)
    );
\addr_current_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[0]_i_2_n_5\,
      Q => addr_current_reg(2)
    );
\addr_current_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[0]_i_2_n_4\,
      Q => addr_current_reg(3)
    );
\addr_current_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[4]_i_1_n_7\,
      Q => addr_current_reg(4)
    );
\addr_current_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[0]_i_2_n_0\,
      CO(3) => \addr_current_reg[4]_i_1_n_0\,
      CO(2) => \addr_current_reg[4]_i_1_n_1\,
      CO(1) => \addr_current_reg[4]_i_1_n_2\,
      CO(0) => \addr_current_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[4]_i_1_n_4\,
      O(2) => \addr_current_reg[4]_i_1_n_5\,
      O(1) => \addr_current_reg[4]_i_1_n_6\,
      O(0) => \addr_current_reg[4]_i_1_n_7\,
      S(3) => \addr_current[4]_i_2_n_0\,
      S(2) => \addr_current[4]_i_3_n_0\,
      S(1) => \addr_current[4]_i_4_n_0\,
      S(0) => \addr_current[4]_i_5_n_0\
    );
\addr_current_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[4]_i_1_n_6\,
      Q => addr_current_reg(5)
    );
\addr_current_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[4]_i_1_n_5\,
      Q => addr_current_reg(6)
    );
\addr_current_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[4]_i_1_n_4\,
      Q => addr_current_reg(7)
    );
\addr_current_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[8]_i_1_n_7\,
      Q => addr_current_reg(8)
    );
\addr_current_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[4]_i_1_n_0\,
      CO(3) => \addr_current_reg[8]_i_1_n_0\,
      CO(2) => \addr_current_reg[8]_i_1_n_1\,
      CO(1) => \addr_current_reg[8]_i_1_n_2\,
      CO(0) => \addr_current_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[8]_i_1_n_4\,
      O(2) => \addr_current_reg[8]_i_1_n_5\,
      O(1) => \addr_current_reg[8]_i_1_n_6\,
      O(0) => \addr_current_reg[8]_i_1_n_7\,
      S(3) => \addr_current[8]_i_2_n_0\,
      S(2) => \addr_current[8]_i_3_n_0\,
      S(1) => \addr_current[8]_i_4_n_0\,
      S(0) => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[8]_i_1_n_6\,
      Q => addr_current_reg(9)
    );
\dram_rd_addr_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(0),
      O => dram_rd_addr_OBUF(0)
    );
\dram_rd_addr_OBUF[10]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(10),
      O => dram_rd_addr_OBUF(10)
    );
\dram_rd_addr_OBUF[11]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(11),
      O => dram_rd_addr_OBUF(11)
    );
\dram_rd_addr_OBUF[12]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(12),
      O => dram_rd_addr_OBUF(12)
    );
\dram_rd_addr_OBUF[13]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(13),
      O => dram_rd_addr_OBUF(13)
    );
\dram_rd_addr_OBUF[14]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(14),
      O => dram_rd_addr_OBUF(14)
    );
\dram_rd_addr_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(1),
      O => dram_rd_addr_OBUF(1)
    );
\dram_rd_addr_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(2),
      O => dram_rd_addr_OBUF(2)
    );
\dram_rd_addr_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(3),
      O => dram_rd_addr_OBUF(3)
    );
\dram_rd_addr_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(4),
      O => dram_rd_addr_OBUF(4)
    );
\dram_rd_addr_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(5),
      O => dram_rd_addr_OBUF(5)
    );
\dram_rd_addr_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(6),
      O => dram_rd_addr_OBUF(6)
    );
\dram_rd_addr_OBUF[7]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(7),
      O => dram_rd_addr_OBUF(7)
    );
\dram_rd_addr_OBUF[8]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(8),
      O => dram_rd_addr_OBUF(8)
    );
\dram_rd_addr_OBUF[9]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(9),
      O => dram_rd_addr_OBUF(9)
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => take_it_tg_ff_reg_0,
      Q => \^state\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn\ is
  port (
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    output_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_reg[0]_0\ : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn\ is
  signal \addr_current[0]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_6_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_7_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_5_n_0\ : STD_LOGIC;
  signal addr_current_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \addr_current_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^state\ : STD_LOGIC;
  signal \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[10]_inst_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[11]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[12]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[13]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[14]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[1]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[2]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[3]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[4]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[5]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[6]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[7]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[8]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[9]_inst_i_1\ : label is "soft_lutpair2";
begin
  state <= \^state\;
\addr_current[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(0),
      I1 => \^state\,
      I2 => Q(0),
      O => \addr_current[0]_i_3_n_0\
    );
\addr_current[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(3),
      I1 => \^state\,
      I2 => Q(3),
      O => \addr_current[0]_i_4_n_0\
    );
\addr_current[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(2),
      I1 => \^state\,
      I2 => Q(2),
      O => \addr_current[0]_i_5_n_0\
    );
\addr_current[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(1),
      I1 => \^state\,
      I2 => Q(1),
      O => \addr_current[0]_i_6_n_0\
    );
\addr_current[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => Q(0),
      I1 => addr_current_reg(0),
      I2 => \^state\,
      O => \addr_current[0]_i_7_n_0\
    );
\addr_current[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(14),
      I1 => \^state\,
      I2 => Q(14),
      O => \addr_current[12]_i_2_n_0\
    );
\addr_current[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(13),
      I1 => \^state\,
      I2 => Q(13),
      O => \addr_current[12]_i_3_n_0\
    );
\addr_current[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(12),
      I1 => \^state\,
      I2 => Q(12),
      O => \addr_current[12]_i_4_n_0\
    );
\addr_current[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(7),
      I1 => \^state\,
      I2 => Q(7),
      O => \addr_current[4]_i_2_n_0\
    );
\addr_current[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(6),
      I1 => \^state\,
      I2 => Q(6),
      O => \addr_current[4]_i_3_n_0\
    );
\addr_current[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(5),
      I1 => \^state\,
      I2 => Q(5),
      O => \addr_current[4]_i_4_n_0\
    );
\addr_current[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(4),
      I1 => \^state\,
      I2 => Q(4),
      O => \addr_current[4]_i_5_n_0\
    );
\addr_current[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(11),
      I1 => \^state\,
      I2 => Q(11),
      O => \addr_current[8]_i_2_n_0\
    );
\addr_current[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(10),
      I1 => \^state\,
      I2 => Q(10),
      O => \addr_current[8]_i_3_n_0\
    );
\addr_current[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(9),
      I1 => \^state\,
      I2 => Q(9),
      O => \addr_current[8]_i_4_n_0\
    );
\addr_current[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(8),
      I1 => \^state\,
      I2 => Q(8),
      O => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_7\,
      Q => addr_current_reg(0)
    );
\addr_current_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_current_reg[0]_i_2_n_0\,
      CO(2) => \addr_current_reg[0]_i_2_n_1\,
      CO(1) => \addr_current_reg[0]_i_2_n_2\,
      CO(0) => \addr_current_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_current[0]_i_3_n_0\,
      O(3) => \addr_current_reg[0]_i_2_n_4\,
      O(2) => \addr_current_reg[0]_i_2_n_5\,
      O(1) => \addr_current_reg[0]_i_2_n_6\,
      O(0) => \addr_current_reg[0]_i_2_n_7\,
      S(3) => \addr_current[0]_i_4_n_0\,
      S(2) => \addr_current[0]_i_5_n_0\,
      S(1) => \addr_current[0]_i_6_n_0\,
      S(0) => \addr_current[0]_i_7_n_0\
    );
\addr_current_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_5\,
      Q => addr_current_reg(10)
    );
\addr_current_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_4\,
      Q => addr_current_reg(11)
    );
\addr_current_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_7\,
      Q => addr_current_reg(12)
    );
\addr_current_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addr_current_reg[12]_i_1_n_2\,
      CO(0) => \addr_current_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \addr_current_reg[12]_i_1_n_5\,
      O(1) => \addr_current_reg[12]_i_1_n_6\,
      O(0) => \addr_current_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2) => \addr_current[12]_i_2_n_0\,
      S(1) => \addr_current[12]_i_3_n_0\,
      S(0) => \addr_current[12]_i_4_n_0\
    );
\addr_current_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_6\,
      Q => addr_current_reg(13)
    );
\addr_current_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_5\,
      Q => addr_current_reg(14)
    );
\addr_current_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_6\,
      Q => addr_current_reg(1)
    );
\addr_current_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_5\,
      Q => addr_current_reg(2)
    );
\addr_current_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_4\,
      Q => addr_current_reg(3)
    );
\addr_current_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_7\,
      Q => addr_current_reg(4)
    );
\addr_current_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[0]_i_2_n_0\,
      CO(3) => \addr_current_reg[4]_i_1_n_0\,
      CO(2) => \addr_current_reg[4]_i_1_n_1\,
      CO(1) => \addr_current_reg[4]_i_1_n_2\,
      CO(0) => \addr_current_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[4]_i_1_n_4\,
      O(2) => \addr_current_reg[4]_i_1_n_5\,
      O(1) => \addr_current_reg[4]_i_1_n_6\,
      O(0) => \addr_current_reg[4]_i_1_n_7\,
      S(3) => \addr_current[4]_i_2_n_0\,
      S(2) => \addr_current[4]_i_3_n_0\,
      S(1) => \addr_current[4]_i_4_n_0\,
      S(0) => \addr_current[4]_i_5_n_0\
    );
\addr_current_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_6\,
      Q => addr_current_reg(5)
    );
\addr_current_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_5\,
      Q => addr_current_reg(6)
    );
\addr_current_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_4\,
      Q => addr_current_reg(7)
    );
\addr_current_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_7\,
      Q => addr_current_reg(8)
    );
\addr_current_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[4]_i_1_n_0\,
      CO(3) => \addr_current_reg[8]_i_1_n_0\,
      CO(2) => \addr_current_reg[8]_i_1_n_1\,
      CO(1) => \addr_current_reg[8]_i_1_n_2\,
      CO(0) => \addr_current_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[8]_i_1_n_4\,
      O(2) => \addr_current_reg[8]_i_1_n_5\,
      O(1) => \addr_current_reg[8]_i_1_n_6\,
      O(0) => \addr_current_reg[8]_i_1_n_7\,
      S(3) => \addr_current[8]_i_2_n_0\,
      S(2) => \addr_current[8]_i_3_n_0\,
      S(1) => \addr_current[8]_i_4_n_0\,
      S(0) => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_6\,
      Q => addr_current_reg(9)
    );
\dram_wr_addr_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(0),
      O => dram_wr_addr_OBUF(0)
    );
\dram_wr_addr_OBUF[10]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(10),
      O => dram_wr_addr_OBUF(10)
    );
\dram_wr_addr_OBUF[11]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(11),
      O => dram_wr_addr_OBUF(11)
    );
\dram_wr_addr_OBUF[12]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(12),
      O => dram_wr_addr_OBUF(12)
    );
\dram_wr_addr_OBUF[13]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(13),
      O => dram_wr_addr_OBUF(13)
    );
\dram_wr_addr_OBUF[14]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(14),
      O => dram_wr_addr_OBUF(14)
    );
\dram_wr_addr_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(1),
      O => dram_wr_addr_OBUF(1)
    );
\dram_wr_addr_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(2),
      O => dram_wr_addr_OBUF(2)
    );
\dram_wr_addr_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(3),
      O => dram_wr_addr_OBUF(3)
    );
\dram_wr_addr_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(4),
      O => dram_wr_addr_OBUF(4)
    );
\dram_wr_addr_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(5),
      O => dram_wr_addr_OBUF(5)
    );
\dram_wr_addr_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(6),
      O => dram_wr_addr_OBUF(6)
    );
\dram_wr_addr_OBUF[7]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(7),
      O => dram_wr_addr_OBUF(7)
    );
\dram_wr_addr_OBUF[8]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(8),
      O => dram_wr_addr_OBUF(8)
    );
\dram_wr_addr_OBUF[9]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(9),
      O => dram_wr_addr_OBUF(9)
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => \output_reg[0]_0\,
      Q => \^state\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_gen_custom is
  port (
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    rd_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    fclk1 : in STD_LOGIC;
    \count_reg[16]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    go_after_handshake : in STD_LOGIC;
    \start_addr_reg_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_gen_custom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_gen_custom is
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_0\ : STD_LOGIC;
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \next_state0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \next_state0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \next_state0_carry__0_n_3\ : STD_LOGIC;
  signal next_state0_carry_i_1_n_0 : STD_LOGIC;
  signal next_state0_carry_i_2_n_0 : STD_LOGIC;
  signal next_state0_carry_i_3_n_0 : STD_LOGIC;
  signal next_state0_carry_i_4_n_0 : STD_LOGIC;
  signal next_state0_carry_n_0 : STD_LOGIC;
  signal next_state0_carry_n_1 : STD_LOGIC;
  signal next_state0_carry_n_2 : STD_LOGIC;
  signal next_state0_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \rd_addr_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_n_1\ : STD_LOGIC;
  signal \rd_addr_carry__0_n_2\ : STD_LOGIC;
  signal \rd_addr_carry__0_n_3\ : STD_LOGIC;
  signal \rd_addr_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_n_1\ : STD_LOGIC;
  signal \rd_addr_carry__1_n_2\ : STD_LOGIC;
  signal \rd_addr_carry__1_n_3\ : STD_LOGIC;
  signal \rd_addr_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__2_n_2\ : STD_LOGIC;
  signal \rd_addr_carry__2_n_3\ : STD_LOGIC;
  signal rd_addr_carry_i_1_n_0 : STD_LOGIC;
  signal rd_addr_carry_i_2_n_0 : STD_LOGIC;
  signal rd_addr_carry_i_3_n_0 : STD_LOGIC;
  signal rd_addr_carry_i_4_n_0 : STD_LOGIC;
  signal rd_addr_carry_n_0 : STD_LOGIC;
  signal rd_addr_carry_n_1 : STD_LOGIC;
  signal rd_addr_carry_n_2 : STD_LOGIC;
  signal rd_addr_carry_n_3 : STD_LOGIC;
  signal start_addr_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \start_addr_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_next_state0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_state0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_next_state0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rd_addr_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rd_addr_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair16";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "save_inputs:01,count_loop:10,wait_for_go:00,wait_for_go_n:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "save_inputs:01,count_loop:10,wait_for_go:00,wait_for_go_n:11";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of rd_addr_carry : label is 35;
  attribute ADDER_THRESHOLD of \rd_addr_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \rd_addr_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \rd_addr_carry__2\ : label is 35;
begin
  \FSM_sequential_state_reg[1]_0\ <= \^fsm_sequential_state_reg[1]_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB08"
    )
        port map (
      I0 => p_1_in,
      I1 => state(1),
      I2 => state(0),
      I3 => go_after_handshake,
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E6"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => go_after_handshake,
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \count_reg[16]_0\,
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \count_reg[16]_0\,
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => state(1)
    );
\count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \^fsm_sequential_state_reg[1]_0\
    );
\count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => \count[0]_i_3_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[0]_i_2_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_2_n_4\,
      O(2) => \count_reg[0]_i_2_n_5\,
      O(1) => \count_reg[0]_i_2_n_6\,
      O(0) => \count_reg[0]_i_2_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => \count[0]_i_3_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \count_reg[12]_i_1_n_0\,
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[16]_i_1_n_7\,
      Q => count_reg(16)
    );
\count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => count_reg(16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[0]_i_2_n_6\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[0]_i_2_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[0]_i_2_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[1]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
next_state0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => next_state0_carry_n_0,
      CO(2) => next_state0_carry_n_1,
      CO(1) => next_state0_carry_n_2,
      CO(0) => next_state0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_next_state0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => next_state0_carry_i_1_n_0,
      S(2) => next_state0_carry_i_2_n_0,
      S(1) => next_state0_carry_i_3_n_0,
      S(0) => next_state0_carry_i_4_n_0
    );
\next_state0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => next_state0_carry_n_0,
      CO(3 downto 2) => \NLW_next_state0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_1_in,
      CO(0) => \next_state0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_state0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \next_state0_carry__0_i_1_n_0\,
      S(0) => \next_state0_carry__0_i_2_n_0\
    );
\next_state0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(15),
      I1 => Q(15),
      I2 => count_reg(16),
      I3 => Q(16),
      O => \next_state0_carry__0_i_1_n_0\
    );
\next_state0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => count_reg(14),
      I4 => Q(13),
      I5 => count_reg(13),
      O => \next_state0_carry__0_i_2_n_0\
    );
next_state0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => count_reg(11),
      I4 => Q(10),
      I5 => count_reg(10),
      O => next_state0_carry_i_1_n_0
    );
next_state0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => count_reg(8),
      I4 => Q(7),
      I5 => count_reg(7),
      O => next_state0_carry_i_2_n_0
    );
next_state0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => count_reg(5),
      I4 => Q(4),
      I5 => count_reg(4),
      O => next_state0_carry_i_3_n_0
    );
next_state0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => count_reg(2),
      I4 => Q(1),
      I5 => count_reg(1),
      O => next_state0_carry_i_4_n_0
    );
rd_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_addr_carry_n_0,
      CO(2) => rd_addr_carry_n_1,
      CO(1) => rd_addr_carry_n_2,
      CO(0) => rd_addr_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => count_reg(3 downto 0),
      O(3 downto 0) => rd_addr(3 downto 0),
      S(3) => rd_addr_carry_i_1_n_0,
      S(2) => rd_addr_carry_i_2_n_0,
      S(1) => rd_addr_carry_i_3_n_0,
      S(0) => rd_addr_carry_i_4_n_0
    );
\rd_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rd_addr_carry_n_0,
      CO(3) => \rd_addr_carry__0_n_0\,
      CO(2) => \rd_addr_carry__0_n_1\,
      CO(1) => \rd_addr_carry__0_n_2\,
      CO(0) => \rd_addr_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_reg(7 downto 4),
      O(3 downto 0) => rd_addr(7 downto 4),
      S(3) => \rd_addr_carry__0_i_1_n_0\,
      S(2) => \rd_addr_carry__0_i_2_n_0\,
      S(1) => \rd_addr_carry__0_i_3_n_0\,
      S(0) => \rd_addr_carry__0_i_4_n_0\
    );
\rd_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(7),
      I1 => start_addr_reg(7),
      O => \rd_addr_carry__0_i_1_n_0\
    );
\rd_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(6),
      I1 => start_addr_reg(6),
      O => \rd_addr_carry__0_i_2_n_0\
    );
\rd_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(5),
      I1 => start_addr_reg(5),
      O => \rd_addr_carry__0_i_3_n_0\
    );
\rd_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(4),
      I1 => start_addr_reg(4),
      O => \rd_addr_carry__0_i_4_n_0\
    );
\rd_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_addr_carry__0_n_0\,
      CO(3) => \rd_addr_carry__1_n_0\,
      CO(2) => \rd_addr_carry__1_n_1\,
      CO(1) => \rd_addr_carry__1_n_2\,
      CO(0) => \rd_addr_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_reg(11 downto 8),
      O(3 downto 0) => rd_addr(11 downto 8),
      S(3) => \rd_addr_carry__1_i_1_n_0\,
      S(2) => \rd_addr_carry__1_i_2_n_0\,
      S(1) => \rd_addr_carry__1_i_3_n_0\,
      S(0) => \rd_addr_carry__1_i_4_n_0\
    );
\rd_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(11),
      I1 => start_addr_reg(11),
      O => \rd_addr_carry__1_i_1_n_0\
    );
\rd_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(10),
      I1 => start_addr_reg(10),
      O => \rd_addr_carry__1_i_2_n_0\
    );
\rd_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(9),
      I1 => start_addr_reg(9),
      O => \rd_addr_carry__1_i_3_n_0\
    );
\rd_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(8),
      I1 => start_addr_reg(8),
      O => \rd_addr_carry__1_i_4_n_0\
    );
\rd_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_addr_carry__1_n_0\,
      CO(3 downto 2) => \NLW_rd_addr_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rd_addr_carry__2_n_2\,
      CO(0) => \rd_addr_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => count_reg(13 downto 12),
      O(3) => \NLW_rd_addr_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => rd_addr(14 downto 12),
      S(3) => '0',
      S(2) => \rd_addr_carry__2_i_1_n_0\,
      S(1) => \rd_addr_carry__2_i_2_n_0\,
      S(0) => \rd_addr_carry__2_i_3_n_0\
    );
\rd_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(14),
      I1 => start_addr_reg(14),
      O => \rd_addr_carry__2_i_1_n_0\
    );
\rd_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(13),
      I1 => start_addr_reg(13),
      O => \rd_addr_carry__2_i_2_n_0\
    );
\rd_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(12),
      I1 => start_addr_reg(12),
      O => \rd_addr_carry__2_i_3_n_0\
    );
rd_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(3),
      I1 => start_addr_reg(3),
      O => rd_addr_carry_i_1_n_0
    );
rd_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(2),
      I1 => start_addr_reg(2),
      O => rd_addr_carry_i_2_n_0
    );
rd_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(1),
      I1 => start_addr_reg(1),
      O => rd_addr_carry_i_3_n_0
    );
rd_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(0),
      I1 => start_addr_reg(0),
      O => rd_addr_carry_i_4_n_0
    );
\start_addr_reg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \start_addr_reg[14]_i_1_n_0\
    );
\start_addr_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(0),
      Q => start_addr_reg(0)
    );
\start_addr_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(10),
      Q => start_addr_reg(10)
    );
\start_addr_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(11),
      Q => start_addr_reg(11)
    );
\start_addr_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(12),
      Q => start_addr_reg(12)
    );
\start_addr_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(13),
      Q => start_addr_reg(13)
    );
\start_addr_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(14),
      Q => start_addr_reg(14)
    );
\start_addr_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(1),
      Q => start_addr_reg(1)
    );
\start_addr_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(2),
      Q => start_addr_reg(2)
    );
\start_addr_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(3),
      Q => start_addr_reg(3)
    );
\start_addr_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(4),
      Q => start_addr_reg(4)
    );
\start_addr_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(5),
      Q => start_addr_reg(5)
    );
\start_addr_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(6),
      Q => start_addr_reg(6)
    );
\start_addr_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(7),
      Q => start_addr_reg(7)
    );
\start_addr_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(8),
      Q => start_addr_reg(8)
    );
\start_addr_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(9),
      Q => start_addr_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ctrl is
  port (
    CLK : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    done_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC;
    fclk0 : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC;
    \output_reg[14]\ : in STD_LOGIC;
    done : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ctrl is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal done_s : STD_LOGIC;
  signal done_s_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1\ : label is "soft_lutpair31";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "s_wait_0:001,s_wait_1:010,s_wait_done:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "s_wait_0:001,s_wait_1:010,s_wait_done:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "s_wait_0:001,s_wait_1:010,s_wait_done:100,";
begin
  \FSM_onehot_state_reg[0]_0\ <= \^fsm_onehot_state_reg[0]_0\;
  \FSM_onehot_state_reg[1]_0\ <= \^fsm_onehot_state_reg[1]_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E0EAE0"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => done,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \output_reg[14]\,
      I4 => \^fsm_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABF80AA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => done,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \output_reg[14]\,
      I4 => \^fsm_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA3010"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => done,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \output_reg[14]\,
      I4 => \^fsm_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => fclk0,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      PRE => \FSM_onehot_state_reg[0]_1\,
      Q => \^fsm_onehot_state_reg[0]_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => fclk0,
      CE => '1',
      CLR => \FSM_onehot_state_reg[0]_1\,
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \^fsm_onehot_state_reg[1]_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => fclk0,
      CE => '1',
      CLR => \FSM_onehot_state_reg[0]_1\,
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\
    );
U_DRAM1_WR_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\,
      I1 => \output_reg[14]\,
      O => CLK
    );
done_s_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBFFFA0A0A0"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => \output_reg[14]\,
      I2 => \^fsm_onehot_state_reg[1]_0\,
      I3 => done,
      I4 => \FSM_onehot_state_reg_n_0_[2]\,
      I5 => done_s,
      O => done_s_i_1_n_0
    );
done_s_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \FSM_onehot_state_reg[0]_1\,
      D => done_s_i_1_n_0,
      Q => done_s
    );
\rd_data[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8CCC8C8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => done_s,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \output_reg[14]\,
      I4 => \^fsm_onehot_state_reg[1]_0\,
      O => done_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work is
  port (
    clear_IBUF : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work is
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal \count[0]_i_4_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[16]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal done_OBUF_inst_i_10_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_11_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_12_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_13_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_14_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_15_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_16_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_17_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_18_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_19_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_20_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_21_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_22_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_1 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_2 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_3 : STD_LOGIC;
  signal done_OBUF_inst_i_4_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_5_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_1 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_2 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_3 : STD_LOGIC;
  signal done_OBUF_inst_i_7_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_8_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_9_n_0 : STD_LOGIC;
  signal \NLW_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_done_OBUF_inst_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_done_OBUF_inst_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_done_OBUF_inst_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_done_OBUF_inst_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_3_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(3),
      I1 => clear_IBUF,
      O => \count[0]_i_4_n_0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(2),
      I1 => clear_IBUF,
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(1),
      I1 => clear_IBUF,
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_7_n_0\
    );
\count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(15),
      I1 => clear_IBUF,
      O => \count[12]_i_2_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(14),
      I1 => clear_IBUF,
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(13),
      I1 => clear_IBUF,
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(12),
      I1 => clear_IBUF,
      O => \count[12]_i_5_n_0\
    );
\count[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(16),
      I1 => clear_IBUF,
      O => \count[16]_i_2_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(7),
      I1 => clear_IBUF,
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(6),
      I1 => clear_IBUF,
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(5),
      I1 => clear_IBUF,
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(4),
      I1 => clear_IBUF,
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(11),
      I1 => clear_IBUF,
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(10),
      I1 => clear_IBUF,
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(9),
      I1 => clear_IBUF,
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(8),
      I1 => clear_IBUF,
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count[0]_i_3_n_0\,
      O(3) => \count_reg[0]_i_2_n_4\,
      O(2) => \count_reg[0]_i_2_n_5\,
      O(1) => \count_reg[0]_i_2_n_6\,
      O(0) => \count_reg[0]_i_2_n_7\,
      S(3) => \count[0]_i_4_n_0\,
      S(2) => \count[0]_i_5_n_0\,
      S(1) => \count[0]_i_6_n_0\,
      S(0) => \count[0]_i_7_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \count_reg[12]_i_1_n_0\,
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3) => \count[12]_i_2_n_0\,
      S(2) => \count[12]_i_3_n_0\,
      S(1) => \count[12]_i_4_n_0\,
      S(0) => \count[12]_i_5_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[16]_i_1_n_7\,
      Q => count_reg(16)
    );
\count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \count[16]_i_2_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_6\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
done_OBUF_inst_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(9),
      I1 => Q(9),
      I2 => count_reg(8),
      I3 => Q(8),
      O => done_OBUF_inst_i_10_n_0
    );
done_OBUF_inst_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(15),
      I1 => count_reg(15),
      I2 => Q(14),
      I3 => count_reg(14),
      O => done_OBUF_inst_i_11_n_0
    );
done_OBUF_inst_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(13),
      I1 => count_reg(13),
      I2 => Q(12),
      I3 => count_reg(12),
      O => done_OBUF_inst_i_12_n_0
    );
done_OBUF_inst_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(11),
      I1 => count_reg(11),
      I2 => Q(10),
      I3 => count_reg(10),
      O => done_OBUF_inst_i_13_n_0
    );
done_OBUF_inst_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(9),
      I1 => count_reg(9),
      I2 => Q(8),
      I3 => count_reg(8),
      O => done_OBUF_inst_i_14_n_0
    );
done_OBUF_inst_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(7),
      I1 => Q(7),
      I2 => count_reg(6),
      I3 => Q(6),
      O => done_OBUF_inst_i_15_n_0
    );
done_OBUF_inst_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(5),
      I1 => Q(5),
      I2 => count_reg(4),
      I3 => Q(4),
      O => done_OBUF_inst_i_16_n_0
    );
done_OBUF_inst_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(3),
      I1 => Q(3),
      I2 => count_reg(2),
      I3 => Q(2),
      O => done_OBUF_inst_i_17_n_0
    );
done_OBUF_inst_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(1),
      I1 => Q(1),
      I2 => count_reg(0),
      I3 => Q(0),
      O => done_OBUF_inst_i_18_n_0
    );
done_OBUF_inst_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(7),
      I1 => count_reg(7),
      I2 => Q(6),
      I3 => count_reg(6),
      O => done_OBUF_inst_i_19_n_0
    );
done_OBUF_inst_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => done_OBUF_inst_i_3_n_0,
      CO(3 downto 1) => NLW_done_OBUF_inst_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => done_OBUF_inst_i_4_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => done_OBUF_inst_i_5_n_0
    );
done_OBUF_inst_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => count_reg(5),
      I2 => Q(4),
      I3 => count_reg(4),
      O => done_OBUF_inst_i_20_n_0
    );
done_OBUF_inst_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => count_reg(3),
      I2 => Q(2),
      I3 => count_reg(2),
      O => done_OBUF_inst_i_21_n_0
    );
done_OBUF_inst_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => count_reg(1),
      I2 => Q(0),
      I3 => count_reg(0),
      O => done_OBUF_inst_i_22_n_0
    );
done_OBUF_inst_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => done_OBUF_inst_i_6_n_0,
      CO(3) => done_OBUF_inst_i_3_n_0,
      CO(2) => done_OBUF_inst_i_3_n_1,
      CO(1) => done_OBUF_inst_i_3_n_2,
      CO(0) => done_OBUF_inst_i_3_n_3,
      CYINIT => '0',
      DI(3) => done_OBUF_inst_i_7_n_0,
      DI(2) => done_OBUF_inst_i_8_n_0,
      DI(1) => done_OBUF_inst_i_9_n_0,
      DI(0) => done_OBUF_inst_i_10_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => done_OBUF_inst_i_11_n_0,
      S(2) => done_OBUF_inst_i_12_n_0,
      S(1) => done_OBUF_inst_i_13_n_0,
      S(0) => done_OBUF_inst_i_14_n_0
    );
done_OBUF_inst_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(16),
      I1 => Q(16),
      O => done_OBUF_inst_i_4_n_0
    );
done_OBUF_inst_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => count_reg(16),
      O => done_OBUF_inst_i_5_n_0
    );
done_OBUF_inst_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => done_OBUF_inst_i_6_n_0,
      CO(2) => done_OBUF_inst_i_6_n_1,
      CO(1) => done_OBUF_inst_i_6_n_2,
      CO(0) => done_OBUF_inst_i_6_n_3,
      CYINIT => '1',
      DI(3) => done_OBUF_inst_i_15_n_0,
      DI(2) => done_OBUF_inst_i_16_n_0,
      DI(1) => done_OBUF_inst_i_17_n_0,
      DI(0) => done_OBUF_inst_i_18_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => done_OBUF_inst_i_19_n_0,
      S(2) => done_OBUF_inst_i_20_n_0,
      S(1) => done_OBUF_inst_i_21_n_0,
      S(0) => done_OBUF_inst_i_22_n_0
    );
done_OBUF_inst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(15),
      I1 => Q(15),
      I2 => count_reg(14),
      I3 => Q(14),
      O => done_OBUF_inst_i_7_n_0
    );
done_OBUF_inst_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(13),
      I1 => Q(13),
      I2 => count_reg(12),
      I3 => Q(12),
      O => done_OBUF_inst_i_8_n_0
    );
done_OBUF_inst_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(11),
      I1 => Q(11),
      I2 => count_reg(10),
      I3 => Q(10),
      O => done_OBUF_inst_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_rd_ram1.edn\ is
  port (
    busy : in STD_LOGIC;
    clear_IBUF : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    handshake_go_reg : out STD_LOGIC;
    rd_en_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    state_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    update_count0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_rd_ram1.edn\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal \count[0]_i_4_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal valid_OBUF_inst_i_10_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_11_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_12_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_13_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_14_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_15_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_16_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_17_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_18_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_19_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_2_n_1 : STD_LOGIC;
  signal valid_OBUF_inst_i_2_n_2 : STD_LOGIC;
  signal valid_OBUF_inst_i_2_n_3 : STD_LOGIC;
  signal valid_OBUF_inst_i_3_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_3_n_1 : STD_LOGIC;
  signal valid_OBUF_inst_i_3_n_2 : STD_LOGIC;
  signal valid_OBUF_inst_i_3_n_3 : STD_LOGIC;
  signal valid_OBUF_inst_i_4_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_5_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_6_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_7_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_8_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_9_n_0 : STD_LOGIC;
  signal \NLW_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_valid_OBUF_inst_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_valid_OBUF_inst_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of done_OBUF_inst_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of handshake_go_i_1 : label is "soft_lutpair7";
begin
  CO(0) <= \^co\(0);
\count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCCC"
    )
        port map (
      I0 => \^co\(0),
      I1 => clear_IBUF,
      I2 => rd_en_IBUF,
      I3 => update_count0,
      O => \count[0]_i_1__0_n_0\
    );
\count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_3_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(3),
      I1 => clear_IBUF,
      O => \count[0]_i_4_n_0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(2),
      I1 => clear_IBUF,
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(1),
      I1 => clear_IBUF,
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_7_n_0\
    );
\count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(15),
      I1 => clear_IBUF,
      O => \count[12]_i_2_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(14),
      I1 => clear_IBUF,
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(13),
      I1 => clear_IBUF,
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(12),
      I1 => clear_IBUF,
      O => \count[12]_i_5_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(7),
      I1 => clear_IBUF,
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(6),
      I1 => clear_IBUF,
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(5),
      I1 => clear_IBUF,
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(4),
      I1 => clear_IBUF,
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(11),
      I1 => clear_IBUF,
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(10),
      I1 => clear_IBUF,
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(9),
      I1 => clear_IBUF,
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(8),
      I1 => clear_IBUF,
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count[0]_i_3_n_0\,
      O(3) => \count_reg[0]_i_2_n_4\,
      O(2) => \count_reg[0]_i_2_n_5\,
      O(1) => \count_reg[0]_i_2_n_6\,
      O(0) => \count_reg[0]_i_2_n_7\,
      S(3) => \count[0]_i_4_n_0\,
      S(2) => \count[0]_i_5_n_0\,
      S(1) => \count[0]_i_6_n_0\,
      S(0) => \count[0]_i_7_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3) => \count[12]_i_2_n_0\,
      S(2) => \count[12]_i_3_n_0\,
      S(1) => \count[12]_i_4_n_0\,
      S(0) => \count[12]_i_5_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_6\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
done_OBUF_inst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^co\(0),
      I1 => busy,
      I2 => go_IBUF,
      O => done_OBUF
    );
handshake_go_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => go_IBUF,
      I1 => state_reg(1),
      I2 => \^co\(0),
      I3 => state_reg(0),
      O => handshake_go_reg
    );
valid_OBUF_inst_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(10),
      I1 => Q(10),
      I2 => count_reg(11),
      I3 => Q(11),
      O => valid_OBUF_inst_i_10_n_0
    );
valid_OBUF_inst_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(8),
      I1 => Q(8),
      I2 => count_reg(9),
      I3 => Q(9),
      O => valid_OBUF_inst_i_11_n_0
    );
valid_OBUF_inst_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(7),
      I1 => Q(7),
      I2 => count_reg(6),
      I3 => Q(6),
      O => valid_OBUF_inst_i_12_n_0
    );
valid_OBUF_inst_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => count_reg(5),
      O => valid_OBUF_inst_i_13_n_0
    );
valid_OBUF_inst_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => count_reg(3),
      O => valid_OBUF_inst_i_14_n_0
    );
valid_OBUF_inst_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => count_reg(1),
      O => valid_OBUF_inst_i_15_n_0
    );
valid_OBUF_inst_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(6),
      I1 => Q(6),
      I2 => count_reg(7),
      I3 => Q(7),
      O => valid_OBUF_inst_i_16_n_0
    );
valid_OBUF_inst_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(4),
      I1 => Q(4),
      I2 => count_reg(5),
      I3 => Q(5),
      O => valid_OBUF_inst_i_17_n_0
    );
valid_OBUF_inst_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(2),
      I1 => Q(2),
      I2 => count_reg(3),
      I3 => Q(3),
      O => valid_OBUF_inst_i_18_n_0
    );
valid_OBUF_inst_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(0),
      I1 => Q(0),
      I2 => count_reg(1),
      I3 => Q(1),
      O => valid_OBUF_inst_i_19_n_0
    );
valid_OBUF_inst_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => valid_OBUF_inst_i_3_n_0,
      CO(3) => \^co\(0),
      CO(2) => valid_OBUF_inst_i_2_n_1,
      CO(1) => valid_OBUF_inst_i_2_n_2,
      CO(0) => valid_OBUF_inst_i_2_n_3,
      CYINIT => '0',
      DI(3) => valid_OBUF_inst_i_4_n_0,
      DI(2) => valid_OBUF_inst_i_5_n_0,
      DI(1) => valid_OBUF_inst_i_6_n_0,
      DI(0) => valid_OBUF_inst_i_7_n_0,
      O(3 downto 0) => NLW_valid_OBUF_inst_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => valid_OBUF_inst_i_8_n_0,
      S(2) => valid_OBUF_inst_i_9_n_0,
      S(1) => valid_OBUF_inst_i_10_n_0,
      S(0) => valid_OBUF_inst_i_11_n_0
    );
valid_OBUF_inst_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => valid_OBUF_inst_i_3_n_0,
      CO(2) => valid_OBUF_inst_i_3_n_1,
      CO(1) => valid_OBUF_inst_i_3_n_2,
      CO(0) => valid_OBUF_inst_i_3_n_3,
      CYINIT => '1',
      DI(3) => valid_OBUF_inst_i_12_n_0,
      DI(2) => valid_OBUF_inst_i_13_n_0,
      DI(1) => valid_OBUF_inst_i_14_n_0,
      DI(0) => valid_OBUF_inst_i_15_n_0,
      O(3 downto 0) => NLW_valid_OBUF_inst_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => valid_OBUF_inst_i_16_n_0,
      S(2) => valid_OBUF_inst_i_17_n_0,
      S(1) => valid_OBUF_inst_i_18_n_0,
      S(0) => valid_OBUF_inst_i_19_n_0
    );
valid_OBUF_inst_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(14),
      I1 => Q(14),
      I2 => Q(15),
      I3 => count_reg(15),
      O => valid_OBUF_inst_i_4_n_0
    );
valid_OBUF_inst_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(12),
      I1 => Q(12),
      I2 => Q(13),
      I3 => count_reg(13),
      O => valid_OBUF_inst_i_5_n_0
    );
valid_OBUF_inst_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(10),
      I1 => Q(10),
      I2 => Q(11),
      I3 => count_reg(11),
      O => valid_OBUF_inst_i_6_n_0
    );
valid_OBUF_inst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(8),
      I1 => Q(8),
      I2 => Q(9),
      I3 => count_reg(9),
      O => valid_OBUF_inst_i_7_n_0
    );
valid_OBUF_inst_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(14),
      I1 => Q(14),
      I2 => count_reg(15),
      I3 => Q(15),
      O => valid_OBUF_inst_i_8_n_0
    );
valid_OBUF_inst_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(12),
      I1 => Q(12),
      I2 => count_reg(13),
      I3 => Q(13),
      O => valid_OBUF_inst_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_wr_ram0.edn\ is
  port (
    actually_empty : in STD_LOGIC;
    busy : in STD_LOGIC;
    clear_IBUF : in STD_LOGIC;
    count : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    dram_wr_pending_IBUF : in STD_LOGIC;
    full : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_wr_ram0.edn\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal \count[0]_i_4_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal done_OBUF_inst_i_10_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_11_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_12_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_13_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_14_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_15_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_16_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_17_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_18_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_19_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_2_n_1 : STD_LOGIC;
  signal done_OBUF_inst_i_2_n_2 : STD_LOGIC;
  signal done_OBUF_inst_i_2_n_3 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_1 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_2 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_3 : STD_LOGIC;
  signal done_OBUF_inst_i_4_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_5_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_7_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_8_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_9_n_0 : STD_LOGIC;
  signal \NLW_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_done_OBUF_inst_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_done_OBUF_inst_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  CO(0) <= \^co\(0);
\count[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDDDCCCC"
    )
        port map (
      I0 => \^co\(0),
      I1 => clear_IBUF,
      I2 => count,
      I3 => full,
      I4 => wr_en_IBUF,
      O => \count[0]_i_1__0_n_0\
    );
\count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_3_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(3),
      I1 => clear_IBUF,
      O => \count[0]_i_4_n_0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(2),
      I1 => clear_IBUF,
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(1),
      I1 => clear_IBUF,
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_7_n_0\
    );
\count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(15),
      I1 => clear_IBUF,
      O => \count[12]_i_2_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(14),
      I1 => clear_IBUF,
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(13),
      I1 => clear_IBUF,
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(12),
      I1 => clear_IBUF,
      O => \count[12]_i_5_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(7),
      I1 => clear_IBUF,
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(6),
      I1 => clear_IBUF,
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(5),
      I1 => clear_IBUF,
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(4),
      I1 => clear_IBUF,
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(11),
      I1 => clear_IBUF,
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(10),
      I1 => clear_IBUF,
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(9),
      I1 => clear_IBUF,
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(8),
      I1 => clear_IBUF,
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count[0]_i_3_n_0\,
      O(3) => \count_reg[0]_i_2_n_4\,
      O(2) => \count_reg[0]_i_2_n_5\,
      O(1) => \count_reg[0]_i_2_n_6\,
      O(0) => \count_reg[0]_i_2_n_7\,
      S(3) => \count[0]_i_4_n_0\,
      S(2) => \count[0]_i_5_n_0\,
      S(1) => \count[0]_i_6_n_0\,
      S(0) => \count[0]_i_7_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3) => \count[12]_i_2_n_0\,
      S(2) => \count[12]_i_3_n_0\,
      S(1) => \count[12]_i_4_n_0\,
      S(0) => \count[12]_i_5_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_6\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
\data[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1D0C"
    )
        port map (
      I0 => \^co\(0),
      I1 => count,
      I2 => full,
      I3 => wr_en_IBUF,
      O => E(0)
    );
done_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^co\(0),
      I1 => actually_empty,
      I2 => busy,
      I3 => dram_wr_pending_IBUF,
      I4 => go_IBUF,
      O => done_OBUF
    );
done_OBUF_inst_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(11),
      I1 => count_reg(11),
      I2 => Q(10),
      I3 => count_reg(10),
      O => done_OBUF_inst_i_10_n_0
    );
done_OBUF_inst_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(9),
      I1 => count_reg(9),
      I2 => Q(8),
      I3 => count_reg(8),
      O => done_OBUF_inst_i_11_n_0
    );
done_OBUF_inst_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(7),
      I1 => Q(7),
      I2 => count_reg(6),
      I3 => Q(6),
      O => done_OBUF_inst_i_12_n_0
    );
done_OBUF_inst_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(5),
      I1 => Q(5),
      I2 => count_reg(4),
      I3 => Q(4),
      O => done_OBUF_inst_i_13_n_0
    );
done_OBUF_inst_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(3),
      I1 => Q(3),
      I2 => count_reg(2),
      I3 => Q(2),
      O => done_OBUF_inst_i_14_n_0
    );
done_OBUF_inst_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(1),
      I1 => Q(1),
      I2 => count_reg(0),
      I3 => Q(0),
      O => done_OBUF_inst_i_15_n_0
    );
done_OBUF_inst_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(7),
      I1 => count_reg(7),
      I2 => Q(6),
      I3 => count_reg(6),
      O => done_OBUF_inst_i_16_n_0
    );
done_OBUF_inst_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => count_reg(5),
      I2 => Q(4),
      I3 => count_reg(4),
      O => done_OBUF_inst_i_17_n_0
    );
done_OBUF_inst_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => count_reg(3),
      I2 => Q(2),
      I3 => count_reg(2),
      O => done_OBUF_inst_i_18_n_0
    );
done_OBUF_inst_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => count_reg(1),
      I2 => Q(0),
      I3 => count_reg(0),
      O => done_OBUF_inst_i_19_n_0
    );
done_OBUF_inst_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => done_OBUF_inst_i_3_n_0,
      CO(3) => \^co\(0),
      CO(2) => done_OBUF_inst_i_2_n_1,
      CO(1) => done_OBUF_inst_i_2_n_2,
      CO(0) => done_OBUF_inst_i_2_n_3,
      CYINIT => '0',
      DI(3) => done_OBUF_inst_i_4_n_0,
      DI(2) => done_OBUF_inst_i_5_n_0,
      DI(1) => done_OBUF_inst_i_6_n_0,
      DI(0) => done_OBUF_inst_i_7_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => done_OBUF_inst_i_8_n_0,
      S(2) => done_OBUF_inst_i_9_n_0,
      S(1) => done_OBUF_inst_i_10_n_0,
      S(0) => done_OBUF_inst_i_11_n_0
    );
done_OBUF_inst_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => done_OBUF_inst_i_3_n_0,
      CO(2) => done_OBUF_inst_i_3_n_1,
      CO(1) => done_OBUF_inst_i_3_n_2,
      CO(0) => done_OBUF_inst_i_3_n_3,
      CYINIT => '1',
      DI(3) => done_OBUF_inst_i_12_n_0,
      DI(2) => done_OBUF_inst_i_13_n_0,
      DI(1) => done_OBUF_inst_i_14_n_0,
      DI(0) => done_OBUF_inst_i_15_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => done_OBUF_inst_i_16_n_0,
      S(2) => done_OBUF_inst_i_17_n_0,
      S(1) => done_OBUF_inst_i_18_n_0,
      S(0) => done_OBUF_inst_i_19_n_0
    );
done_OBUF_inst_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(15),
      I1 => Q(15),
      I2 => count_reg(14),
      I3 => Q(14),
      O => done_OBUF_inst_i_4_n_0
    );
done_OBUF_inst_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(13),
      I1 => Q(13),
      I2 => count_reg(12),
      I3 => Q(12),
      O => done_OBUF_inst_i_5_n_0
    );
done_OBUF_inst_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(11),
      I1 => Q(11),
      I2 => count_reg(10),
      I3 => Q(10),
      O => done_OBUF_inst_i_6_n_0
    );
done_OBUF_inst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(9),
      I1 => Q(9),
      I2 => count_reg(8),
      I3 => Q(8),
      O => done_OBUF_inst_i_7_n_0
    );
done_OBUF_inst_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(15),
      I1 => count_reg(15),
      I2 => Q(14),
      I3 => count_reg(14),
      O => done_OBUF_inst_i_8_n_0
    );
done_OBUF_inst_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(13),
      I1 => count_reg(13),
      I2 => Q(12),
      I3 => count_reg(12),
      O => done_OBUF_inst_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_expander_fifo is
  port (
    clear_IBUF : in STD_LOGIC;
    count_reg : out STD_LOGIC_VECTOR ( 16 to 16 );
    full : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en2_out : out STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    din : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_expander_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_expander_fifo is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal count_v11_out : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_FIFO_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of ready_OBUF_inst_i_1 : label is "soft_lutpair11";
begin
  AR(0) <= \^ar\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  din(31 downto 0) <= \^din\(31 downto 0);
U_FIFO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => clear_IBUF,
      I1 => rst,
      O => \^ar\(0)
    );
U_FIFO_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => full,
      O => wr_en2_out
    );
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F104F144"
    )
        port map (
      I0 => CO(0),
      I1 => wr_en_IBUF,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => full,
      O => \count[0]_i_1_n_0\
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCDDDDDCCCCCCCC"
    )
        port map (
      I0 => CO(0),
      I1 => clear_IBUF,
      I2 => full,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => wr_en_IBUF,
      O => count_reg(16)
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF0FE00"
    )
        port map (
      I0 => CO(0),
      I1 => wr_en_IBUF,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => full,
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \count[1]_i_1_n_0\,
      Q => \^q\(1)
    );
\data[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FC0C"
    )
        port map (
      I0 => full,
      I1 => wr_en_IBUF,
      I2 => CO(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => count_v11_out
    );
\data_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(0),
      Q => \^din\(16)
    );
\data_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(10),
      Q => \^din\(26)
    );
\data_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(11),
      Q => \^din\(27)
    );
\data_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(12),
      Q => \^din\(28)
    );
\data_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(13),
      Q => \^din\(29)
    );
\data_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(14),
      Q => \^din\(30)
    );
\data_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(15),
      Q => \^din\(31)
    );
\data_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(1),
      Q => \^din\(17)
    );
\data_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(2),
      Q => \^din\(18)
    );
\data_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(3),
      Q => \^din\(19)
    );
\data_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(4),
      Q => \^din\(20)
    );
\data_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(5),
      Q => \^din\(21)
    );
\data_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(6),
      Q => \^din\(22)
    );
\data_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(7),
      Q => \^din\(23)
    );
\data_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(8),
      Q => \^din\(24)
    );
\data_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(9),
      Q => \^din\(25)
    );
\data_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(16),
      Q => \^din\(0)
    );
\data_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(26),
      Q => \^din\(10)
    );
\data_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(27),
      Q => \^din\(11)
    );
\data_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(28),
      Q => \^din\(12)
    );
\data_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(29),
      Q => \^din\(13)
    );
\data_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(30),
      Q => \^din\(14)
    );
\data_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(31),
      Q => \^din\(15)
    );
\data_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(17),
      Q => \^din\(1)
    );
\data_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(18),
      Q => \^din\(2)
    );
\data_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(19),
      Q => \^din\(3)
    );
\data_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(20),
      Q => \^din\(4)
    );
\data_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(21),
      Q => \^din\(5)
    );
\data_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(22),
      Q => \^din\(6)
    );
\data_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(23),
      Q => \^din\(7)
    );
\data_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(24),
      Q => \^din\(8)
    );
\data_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(25),
      Q => \^din\(9)
    );
ready_OBUF_inst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => full,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => ready_OBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work : entity is "blk_mem_gen_prim_wrapper";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 5) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 10) => B"0000",
      ADDRBWRADDR(9 downto 5) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 5) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 10) => B"0000",
      ADDRBWRADDR(9 downto 5) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_wrapper is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 5) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 5) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_bin_cntr is
  port (
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_bin_cntr : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_bin_cntr is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[4]_i_1\ : label is "soft_lutpair7";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(0),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(3),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(1),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \plusOp__0\(5)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(4),
      Q => \^q\(1)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(5),
      Q => \^q\(2)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \wr_pntr_bin_reg[3]\(0),
      I2 => ram_empty_fb_i_i_2_n_0,
      I3 => \gc0.count_d1_reg[4]_0\,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \wr_pntr_bin_reg[3]\(2),
      I2 => rd_pntr_plus1(1),
      I3 => \wr_pntr_bin_reg[3]\(1),
      I4 => \gpregsm1.curr_fwft_state_reg\(1),
      I5 => wr_pntr_bin_reg(2),
      O => ram_empty_fb_i_i_2_n_0
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      O => D(0)
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      O => D(1)
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      O => D(2)
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      O => D(3)
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_fwft is
  port (
    empty : out STD_LOGIC;
    p_18_out : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_fwft : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_fwft;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_fwft is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair3";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[31]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair2";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFBF"
    )
        port map (
      I0 => Q(0),
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      I4 => p_18_out,
      O => tmp_ram_rd_en
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb,
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty
    );
\gc0.count_d1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => p_18_out,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => E(0)
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => \goreg_bm.dout_i_reg[31]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I3 => p_18_out,
      O => \gpregsm1.curr_fwft_state[1]_i_1_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => \gpregsm1.curr_fwft_state[1]_i_1_n_0\,
      Q => \gpregsm1.curr_fwft_state_reg_n_0_\(1)
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F70000000000F7"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => p_18_out,
      I4 => \wr_pntr_bin_reg[5]\(0),
      I5 => \gc0.count_reg[5]\(0),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_status_flags_as is
  port (
    \gc0.count_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_18_out : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_status_flags_as : entity is "rd_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_status_flags_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_status_flags_as is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gc0.count_reg\(0),
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_reset_blk_ramfifo is
  port (
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_reset_blk_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_reset_blk_ramfifo is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d2 : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal rst_rd_reg1 : STD_LOGIC;
  signal rst_rd_reg2 : STD_LOGIC;
  signal rst_wr_reg1 : STD_LOGIC;
  signal rst_wr_reg2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff is
  port (
    rd_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff is
  signal Q_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
begin
  D(5 downto 0) <= Q_reg(5 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_0 is
  port (
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_0 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_0 is
  signal Q_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
begin
  D(5 downto 0) <= Q_reg(5 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_1 is
  port (
    rd_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_1 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_1 is
  signal Q_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
begin
  \out\(0) <= Q_reg(5);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(5),
      Q => Q_reg(5)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(5),
      I4 => Q_reg(3),
      I5 => Q_reg(4),
      O => \wr_pntr_bin_reg[4]\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(1),
      I2 => Q_reg(2),
      I3 => Q_reg(5),
      I4 => Q_reg(4),
      O => \wr_pntr_bin_reg[4]\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(5),
      I3 => Q_reg(4),
      O => \wr_pntr_bin_reg[4]\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(3),
      I2 => Q_reg(5),
      O => \wr_pntr_bin_reg[4]\(3)
    );
\wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \wr_pntr_bin_reg[4]\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_2 is
  port (
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_2 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_2 is
  signal Q_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
begin
  \out\(0) <= Q_reg(5);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(5),
      Q => Q_reg(5)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(5),
      I4 => Q_reg(3),
      I5 => Q_reg(4),
      O => \rd_pntr_bin_reg[4]\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(1),
      I2 => Q_reg(2),
      I3 => Q_reg(5),
      I4 => Q_reg(4),
      O => \rd_pntr_bin_reg[4]\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(5),
      I3 => Q_reg(4),
      O => \rd_pntr_bin_reg[4]\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(3),
      I2 => Q_reg(5),
      O => \rd_pntr_bin_reg[4]\(3)
    );
\rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \rd_pntr_bin_reg[4]\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_bin_cntr is
  port (
    \gic0.gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gdiff.diff_pntr_pad_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_bin_cntr : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_3_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair8";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\gdiff.diff_pntr_pad[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \rd_pntr_bin_reg[5]\(5),
      O => \gdiff.diff_pntr_pad_reg[6]\(2)
    );
\gdiff.diff_pntr_pad[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \rd_pntr_bin_reg[5]\(4),
      O => \gdiff.diff_pntr_pad_reg[6]\(1)
    );
\gdiff.diff_pntr_pad[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \rd_pntr_bin_reg[5]\(3),
      O => \gdiff.diff_pntr_pad_reg[6]\(0)
    );
\gdiff.diff_pntr_pad[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \rd_pntr_bin_reg[5]\(2),
      O => S(2)
    );
\gdiff.diff_pntr_pad[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \rd_pntr_bin_reg[5]\(1),
      O => S(1)
    );
\gdiff.diff_pntr_pad[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rd_pntr_bin_reg[5]\(0),
      O => S(0)
    );
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__1\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__1\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__1\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(2),
      O => \plusOp__1\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => wr_pntr_plus2(4),
      I1 => wr_pntr_plus2(2),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => wr_pntr_plus2(3),
      O => \plusOp__1\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => wr_pntr_plus2(3),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(1),
      I4 => wr_pntr_plus2(2),
      I5 => wr_pntr_plus2(4),
      O => \plusOp__1\(5)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(1),
      Q => \^q\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(0),
      Q => wr_pntr_plus2(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__1\(1),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => wr_pntr_plus2(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(4),
      Q => wr_pntr_plus2(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(5),
      Q => wr_pntr_plus2(5)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000004055555555"
    )
        port map (
      I0 => rst_full_gen_i,
      I1 => ram_full_i_i_2_n_0,
      I2 => ram_full_i_i_3_n_0,
      I3 => \rd_pntr_bin_reg[5]\(0),
      I4 => wr_pntr_plus2(0),
      I5 => \gic0.gc0.count_d1_reg[4]_0\,
      O => ram_full_fb_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090000000000090"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => \rd_pntr_bin_reg[5]\(5),
      I2 => wr_en,
      I3 => p_1_out,
      I4 => \rd_pntr_bin_reg[5]\(4),
      I5 => wr_pntr_plus2(4),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \rd_pntr_bin_reg[5]\(2),
      I2 => wr_pntr_plus2(3),
      I3 => \rd_pntr_bin_reg[5]\(3),
      I4 => \rd_pntr_bin_reg[5]\(1),
      I5 => wr_pntr_plus2(1),
      O => ram_full_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_pf_as is
  port (
    p_1_out : in STD_LOGIC;
    prog_full : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_pf_as : entity is "wr_pf_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_pf_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_pf_as is
  signal diff_pntr : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \gdiff.diff_pntr_pad_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \gpf1.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^prog_full\ : STD_LOGIC;
  signal \NLW_gdiff.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gdiff.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  prog_full <= \^prog_full\;
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => plusOp(5),
      Q => diff_pntr(4)
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => plusOp(6),
      Q => diff_pntr(5)
    );
\gdiff.diff_pntr_pad_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gdiff.diff_pntr_pad_reg[6]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gdiff.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gdiff.diff_pntr_pad_reg[6]_i_1_n_2\,
      CO(0) => \gdiff.diff_pntr_pad_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => wr_pntr_plus1_pad(5 downto 4),
      O(3) => \NLW_gdiff.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(6 downto 4),
      S(3) => '0',
      S(2 downto 0) => \gic0.gc0.count_d1_reg[5]\(2 downto 0)
    );
\gdiff.diff_pntr_pad_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gdiff.diff_pntr_pad_reg[6]_i_2_n_0\,
      CO(2) => \gdiff.diff_pntr_pad_reg[6]_i_2_n_1\,
      CO(1) => \gdiff.diff_pntr_pad_reg[6]_i_2_n_2\,
      CO(0) => \gdiff.diff_pntr_pad_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gpf1.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F080008"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      I2 => rst_full_gen_i,
      I3 => p_1_out,
      I4 => \^prog_full\,
      O => \gpf1.prog_full_i_i_1_n_0\
    );
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gpf1.prog_full_i_i_1_n_0\,
      PRE => rst_full_ff_i,
      Q => \^prog_full\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\ : in STD_LOGIC;
    p_1_out : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_status_flags_as : entity is "wr_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_status_flags_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_status_flags_as is
  signal \^p_1_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  p_1_out <= \^p_1_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => E(0)
    );
\gdiff.diff_pntr_pad[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => wr_pntr_plus1_pad(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\,
      PRE => rst_full_ff_i,
      Q => \^p_1_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\,
      PRE => rst_full_ff_i,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work is
  port (
    \gc0.count_reg[0]_0\ : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_4 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair5";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4 downto 0);
  Q(0) <= \^q\(0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800880088008"
    )
        port map (
      I0 => ram_empty_fb_i_i_2_n_0,
      I1 => \gc0.count_reg[0]_0\,
      I2 => \wr_pntr_bin_reg[4]\(3),
      I3 => rd_pntr_plus1(4),
      I4 => ram_empty_fb_i_i_4_n_0,
      I5 => wr_pntr_bin_reg(2),
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \wr_pntr_bin_reg[4]\(1),
      I2 => \wr_pntr_bin_reg[4]\(0),
      I3 => rd_pntr_plus1(1),
      I4 => \wr_pntr_bin_reg[4]\(2),
      I5 => rd_pntr_plus1(3),
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \wr_pntr_bin_reg[4]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I3 => \wr_pntr_bin_reg[4]\(3),
      O => ram_empty_fb_i_i_4_n_0
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      O => D(0)
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      O => D(1)
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      O => D(2)
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\ is
  port (
    \gc0.count_reg[0]_0\ : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\ : entity is "rd_bin_cntr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_4 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair5";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4 downto 0);
  Q(0) <= \^q\(0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800880088008"
    )
        port map (
      I0 => ram_empty_fb_i_i_2_n_0,
      I1 => \gc0.count_reg[0]_0\,
      I2 => \wr_pntr_bin_reg[4]\(3),
      I3 => rd_pntr_plus1(4),
      I4 => ram_empty_fb_i_i_4_n_0,
      I5 => wr_pntr_bin_reg(2),
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \wr_pntr_bin_reg[4]\(1),
      I2 => \wr_pntr_bin_reg[4]\(0),
      I3 => rd_pntr_plus1(1),
      I4 => \wr_pntr_bin_reg[4]\(2),
      I5 => rd_pntr_plus1(3),
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \wr_pntr_bin_reg[4]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I3 => \wr_pntr_bin_reg[4]\(3),
      O => ram_empty_fb_i_i_4_n_0
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      O => D(0)
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      O => D(1)
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      O => D(2)
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work is
  port (
    empty : out STD_LOGIC;
    p_18_out : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair3";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[31]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair2";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5155"
    )
        port map (
      I0 => p_18_out,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I4 => Q(0),
      O => tmp_ram_rd_en
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F540"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb,
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => p_18_out,
      O => \gc0.count_d1_reg[4]\(0)
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => p_18_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \gpregsm1.curr_fwft_state_reg_n_0_\(1)
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0909000909090909"
    )
        port map (
      I0 => \gc0.count_reg[0]\(0),
      I1 => \wr_pntr_bin_reg[0]\(0),
      I2 => p_18_out,
      I3 => curr_fwft_state(0),
      I4 => rd_en,
      I5 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    p_18_out : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\ : entity is "rd_fwft";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\ is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair3";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[31]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair2";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5155"
    )
        port map (
      I0 => p_18_out,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I4 => Q(0),
      O => tmp_ram_rd_en
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F540"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb,
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => p_18_out,
      O => \gc0.count_d1_reg[4]\(0)
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => p_18_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \gpregsm1.curr_fwft_state_reg_n_0_\(1)
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0909000909090909"
    )
        port map (
      I0 => \gc0.count_reg[0]\(0),
      I1 => \wr_pntr_bin_reg[0]\(0),
      I2 => p_18_out,
      I3 => curr_fwft_state(0),
      I4 => rd_en,
      I5 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work is
  port (
    p_18_out : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 4 to 4 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work : entity is "rd_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wr_pntr_bin_reg(4),
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\ is
  port (
    p_18_out : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 4 to 4 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\ : entity is "rd_status_flags_as";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\ is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wr_pntr_bin_reg(4),
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work : entity is "reset_blk_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d2 : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal rst_rd_reg1 : STD_LOGIC;
  signal rst_rd_reg2 : STD_LOGIC;
  signal rst_wr_reg1 : STD_LOGIC;
  signal rst_wr_reg2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\ : entity is "reset_blk_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\ is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d2 : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal rst_rd_reg1 : STD_LOGIC;
  signal rst_rd_reg2 : STD_LOGIC;
  signal rst_wr_reg1 : STD_LOGIC;
  signal rst_wr_reg2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work is
  port (
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\ is
  port (
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  \out\(0) <= Q_reg(4);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(4),
      I4 => Q_reg(3),
      O => \wr_pntr_bin_reg[3]\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(1),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      O => \wr_pntr_bin_reg[3]\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(4),
      O => \wr_pntr_bin_reg[3]\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => \wr_pntr_bin_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  \out\(0) <= Q_reg(4);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(4),
      I4 => Q_reg(3),
      O => \wr_pntr_bin_reg[3]\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(1),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      O => \wr_pntr_bin_reg[3]\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(4),
      O => \wr_pntr_bin_reg[3]\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => \wr_pntr_bin_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work is
  port (
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  \out\(0) <= Q_reg(4);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(4),
      I4 => Q_reg(3),
      O => \rd_pntr_bin_reg[3]\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(1),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      O => \rd_pntr_bin_reg[3]\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(4),
      O => \rd_pntr_bin_reg[3]\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => \rd_pntr_bin_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\ is
  port (
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  \out\(0) <= Q_reg(4);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(4),
      I4 => Q_reg(3),
      O => \rd_pntr_bin_reg[3]\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(1),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      O => \rd_pntr_bin_reg[3]\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(4),
      O => \rd_pntr_bin_reg[3]\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => \rd_pntr_bin_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work is
  port (
    \gic0.gc0.count_reg[0]_0\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_6_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair8";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => wr_pntr_plus2(3),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => p_8_out(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(1),
      Q => p_8_out(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(2),
      Q => p_8_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(3),
      Q => p_8_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(3),
      Q => p_8_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(4),
      Q => \^q\(3)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1001"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => \gic0.gc0.count_reg[0]_0\,
      I2 => wr_pntr_plus2(3),
      I3 => \rd_pntr_bin_reg[4]\(3),
      I4 => ram_full_i_i_4_n_0,
      I5 => rst_full_gen_i,
      O => ram_full_i
    );
ram_full_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => p_8_out(4),
      I1 => \rd_pntr_bin_reg[4]\(4),
      I2 => p_8_out(3),
      I3 => \rd_pntr_bin_reg[4]\(3),
      I4 => ram_full_i_i_6_n_0,
      O => ram_full_i_i_4_n_0
    );
ram_full_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => p_8_out(1),
      I1 => \rd_pntr_bin_reg[4]\(1),
      I2 => p_8_out(0),
      I3 => \rd_pntr_bin_reg[4]\(0),
      I4 => \rd_pntr_bin_reg[4]\(2),
      I5 => p_8_out(2),
      O => ram_full_i_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\ is
  port (
    \gic0.gc0.count_reg[0]_0\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\ : entity is "wr_bin_cntr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_6_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair8";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => wr_pntr_plus2(3),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => p_8_out(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(1),
      Q => p_8_out(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(2),
      Q => p_8_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(3),
      Q => p_8_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(3),
      Q => p_8_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(4),
      Q => \^q\(3)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1001"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => \gic0.gc0.count_reg[0]_0\,
      I2 => wr_pntr_plus2(3),
      I3 => \rd_pntr_bin_reg[4]\(3),
      I4 => ram_full_i_i_4_n_0,
      I5 => rst_full_gen_i,
      O => ram_full_i
    );
ram_full_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => p_8_out(4),
      I1 => \rd_pntr_bin_reg[4]\(4),
      I2 => p_8_out(3),
      I3 => \rd_pntr_bin_reg[4]\(3),
      I4 => ram_full_i_i_6_n_0,
      O => ram_full_i_i_4_n_0
    );
ram_full_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => p_8_out(1),
      I1 => \rd_pntr_bin_reg[4]\(1),
      I2 => p_8_out(0),
      I3 => \rd_pntr_bin_reg[4]\(0),
      I4 => \rd_pntr_bin_reg[4]\(2),
      I5 => p_8_out(2),
      O => ram_full_i_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work is
  port (
    full : out STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work : entity is "wr_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work is
  signal p_0_out : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => p_0_out,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_full_ff_i,
      Q => p_0_out
    );
ram_full_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_out,
      I1 => wr_en,
      O => ram_full_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_full_ff_i,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\ is
  port (
    full : out STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\ : entity is "wr_status_flags_as";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\ is
  signal p_0_out : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => p_0_out,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_full_ff_i,
      Q => p_0_out
    );
ram_full_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_out,
      I1 => wr_en,
      O => ram_full_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_full_ff_i,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_custom is
  port (
    go_after_handshake : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    rcv_reg_0 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    go : in STD_LOGIC;
    temp_signal_go_side_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_custom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_custom is
  signal \FSM_sequential_state_dest[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_dest[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_src[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_src[1]_i_1_n_0\ : STD_LOGIC;
  signal ack_s : STD_LOGIC;
  signal ack_s_i_1_n_0 : STD_LOGIC;
  signal rcv_n_0 : STD_LOGIC;
  signal send_s : STD_LOGIC;
  signal send_s_i_1_n_0 : STD_LOGIC;
  signal state_dest : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_src : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal temp_signal_ack_side : STD_LOGIC;
  signal temp_signal_ack_side_i_1_n_0 : STD_LOGIC;
  signal temp_signal_go_side : STD_LOGIC;
  signal temp_signal_go_side_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_dest[1]_i_1\ : label is "soft_lutpair30";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_dest_reg[0]\ : label is "s_send_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_dest_reg[1]\ : label is "s_send_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11";
  attribute SOFT_HLUTNM of \FSM_sequential_state_src[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_sequential_state_src[1]_i_1\ : label is "soft_lutpair29";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_src_reg[0]\ : label is "s_wait_for_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_src_reg[1]\ : label is "s_wait_for_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11";
  attribute SOFT_HLUTNM of ack_s_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of rcv : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of temp_signal_ack_side_i_1 : label is "soft_lutpair28";
begin
\FSM_sequential_state_dest[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => state_dest(0),
      I1 => state_dest(1),
      I2 => send_s,
      O => \FSM_sequential_state_dest[0]_i_1_n_0\
    );
\FSM_sequential_state_dest[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => state_dest(0),
      I1 => state_dest(1),
      I2 => send_s,
      O => \FSM_sequential_state_dest[1]_i_1_n_0\
    );
\FSM_sequential_state_dest_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => \FSM_sequential_state_dest[0]_i_1_n_0\,
      Q => state_dest(0)
    );
\FSM_sequential_state_dest_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => \FSM_sequential_state_dest[1]_i_1_n_0\,
      Q => state_dest(1)
    );
\FSM_sequential_state_src[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A7A2A2A2"
    )
        port map (
      I0 => state_src(0),
      I1 => ack_s,
      I2 => state_src(1),
      I3 => temp_signal_go_side_reg_0,
      I4 => go,
      O => \FSM_sequential_state_src[0]_i_1_n_0\
    );
\FSM_sequential_state_src[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => state_src(0),
      I1 => ack_s,
      I2 => state_src(1),
      O => \FSM_sequential_state_src[1]_i_1_n_0\
    );
\FSM_sequential_state_src_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => rcv_reg_0,
      D => \FSM_sequential_state_src[0]_i_1_n_0\,
      Q => state_src(0)
    );
\FSM_sequential_state_src_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => rcv_reg_0,
      D => \FSM_sequential_state_src[1]_i_1_n_0\,
      Q => state_src(1)
    );
ack_s_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBEB0828"
    )
        port map (
      I0 => temp_signal_ack_side,
      I1 => state_dest(0),
      I2 => state_dest(1),
      I3 => send_s,
      I4 => ack_s,
      O => ack_s_i_1_n_0
    );
ack_s_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => ack_s_i_1_n_0,
      Q => ack_s
    );
rcv: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => send_s,
      I1 => state_dest(0),
      I2 => state_dest(1),
      O => rcv_n_0
    );
rcv_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => rcv_n_0,
      Q => go_after_handshake
    );
send_s_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFB0000A808"
    )
        port map (
      I0 => temp_signal_go_side,
      I1 => CLK,
      I2 => state_src(0),
      I3 => ack_s,
      I4 => state_src(1),
      I5 => send_s,
      O => send_s_i_1_n_0
    );
send_s_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => rcv_reg_0,
      D => send_s_i_1_n_0,
      Q => send_s
    );
temp_signal_ack_side_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB22"
    )
        port map (
      I0 => state_dest(0),
      I1 => state_dest(1),
      I2 => send_s,
      I3 => temp_signal_ack_side,
      O => temp_signal_ack_side_i_1_n_0
    );
temp_signal_ack_side_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => temp_signal_ack_side_i_1_n_0,
      Q => temp_signal_ack_side
    );
temp_signal_go_side_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FFF00000808"
    )
        port map (
      I0 => go,
      I1 => temp_signal_go_side_reg_0,
      I2 => state_src(0),
      I3 => ack_s,
      I4 => state_src(1),
      I5 => temp_signal_go_side,
      O => temp_signal_go_side_i_1_n_0
    );
temp_signal_go_side_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => rcv_reg_0,
      D => temp_signal_go_side_i_1_n_0,
      Q => temp_signal_go_side
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_map is
  port (
    go_0 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : out STD_LOGIC;
    go : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    ram1_rd_clear_reg_0 : out STD_LOGIC;
    ram1_rd_go_reg_0 : out STD_LOGIC;
    reg_rst_reg_0 : out STD_LOGIC;
    flush_s : out STD_LOGIC;
    \reg_size_reg[16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \reg_ram1_wr_addr_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \reg_ram0_rd_addr_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ram0_wr_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram0_wr_addr_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ram0_wr_size_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram1_rd_addr_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ram1_rd_size_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rd_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk0 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    dram_rd_flush : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \prev_addr_reg[15]_0\ : in STD_LOGIC;
    \prev_addr_reg[15]_1\ : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    done_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_map;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_map is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^clear\ : STD_LOGIC;
  signal \^go_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prev_addr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prev_addr[15]_i_1_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_5_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_6_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_7_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_8_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_9_n_0\ : STD_LOGIC;
  signal ram0_wr_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ram0_wr_addr_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[9]_i_1_n_0\ : STD_LOGIC;
  signal ram0_wr_clear_i_1_n_0 : STD_LOGIC;
  signal \ram0_wr_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[9]_i_1_n_0\ : STD_LOGIC;
  signal ram0_wr_size_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram0_wr_size_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[15]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[9]_i_1_n_0\ : STD_LOGIC;
  signal ram0_wr_valid_i_1_n_0 : STD_LOGIC;
  signal ram1_rd_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ram1_rd_addr_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[9]_i_1_n_0\ : STD_LOGIC;
  signal ram1_rd_clear_i_1_n_0 : STD_LOGIC;
  signal \^ram1_rd_clear_reg_0\ : STD_LOGIC;
  signal \ram1_rd_rd_en0__2\ : STD_LOGIC;
  signal ram1_rd_rd_en1 : STD_LOGIC;
  signal \ram1_rd_rd_en1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_rd_en1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ram1_rd_rd_en1_carry__0_n_3\ : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_i_1_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_i_2_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_i_3_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_i_4_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_n_1 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_n_2 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_n_3 : STD_LOGIC;
  signal ram1_rd_rd_en_i_1_n_0 : STD_LOGIC;
  signal ram1_rd_size_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram1_rd_size_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[15]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[9]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_2_n_0\ : STD_LOGIC;
  signal reg_go2_out : STD_LOGIC;
  signal reg_ram0_rd_addr : STD_LOGIC;
  signal \^reg_ram0_rd_addr_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal reg_ram1_wr_addr : STD_LOGIC;
  signal \^reg_ram1_wr_addr_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal reg_rst0_out : STD_LOGIC;
  signal reg_size : STD_LOGIC;
  signal \^reg_size_reg[16]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \slv_reg_wren__0\ : STD_LOGIC;
  signal sw_rst : STD_LOGIC;
  signal NLW_ram1_rd_rd_en1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram1_rd_rd_en1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram1_rd_rd_en1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs[0][0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \prev_addr[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \prev_addr[10]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \prev_addr[11]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \prev_addr[12]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \prev_addr[13]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \prev_addr[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \prev_addr[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \prev_addr[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \prev_addr[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \prev_addr[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \prev_addr[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \prev_addr[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \prev_addr[8]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \prev_addr[9]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of ram0_wr_clear_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ram0_wr_data[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of ram0_wr_valid_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of ram1_rd_clear_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rd_data[14]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rd_data[14]_i_4\ : label is "soft_lutpair42";
begin
  AR(0) <= \^ar\(0);
  clear <= \^clear\;
  go_0 <= \^go_0\;
  ram1_rd_clear_reg_0 <= \^ram1_rd_clear_reg_0\;
  \reg_ram0_rd_addr_reg[14]_0\(14 downto 0) <= \^reg_ram0_rd_addr_reg[14]_0\(14 downto 0);
  \reg_ram1_wr_addr_reg[14]_0\(14 downto 0) <= \^reg_ram1_wr_addr_reg[14]_0\(14 downto 0);
  \reg_size_reg[16]_0\(16 downto 0) <= \^reg_size_reg[16]_0\(16 downto 0);
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sw_rst,
      I1 => s00_axi_aresetn,
      O => reg_rst_reg_0
    );
\U_CYCLES_GT_0.regs[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => sw_rst,
      I1 => s00_axi_aresetn,
      I2 => dram_rd_flush,
      O => flush_s
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^ar\(0)
    );
\prev_addr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(0)
    );
\prev_addr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(10),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(10)
    );
\prev_addr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(11),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(11)
    );
\prev_addr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(12),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(12)
    );
\prev_addr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(13),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(13)
    );
\prev_addr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(14),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(14)
    );
\prev_addr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \ram1_rd_rd_en0__2\,
      I1 => s00_axi_arvalid,
      I2 => \slv_reg_wren__0\,
      I3 => \prev_addr[15]_i_5_n_0\,
      I4 => Q(1),
      I5 => \prev_addr[15]_i_6_n_0\,
      O => \prev_addr[15]_i_1_n_0\
    );
\prev_addr[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF00000000"
    )
        port map (
      I0 => s00_axi_araddr(15),
      I1 => s00_axi_araddr(16),
      I2 => s00_axi_araddr(17),
      I3 => ram1_rd_rd_en1,
      I4 => s00_axi_arvalid,
      I5 => \slv_reg_wren__0\,
      O => p_1_in(15)
    );
\prev_addr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => s00_axi_araddr(15),
      I1 => s00_axi_araddr(16),
      I2 => s00_axi_araddr(17),
      I3 => ram1_rd_rd_en1,
      O => \ram1_rd_rd_en0__2\
    );
\prev_addr[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \prev_addr_reg[15]_0\,
      I1 => \prev_addr_reg[15]_1\,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      O => \slv_reg_wren__0\
    );
\prev_addr[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \prev_addr[15]_i_7_n_0\,
      I1 => Q(15),
      I2 => Q(16),
      I3 => Q(17),
      I4 => \prev_addr[15]_i_8_n_0\,
      I5 => \prev_addr[15]_i_9_n_0\,
      O => \prev_addr[15]_i_5_n_0\
    );
\prev_addr[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \prev_addr[15]_i_6_n_0\
    );
\prev_addr[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => Q(11),
      I3 => Q(12),
      O => \prev_addr[15]_i_7_n_0\
    );
\prev_addr[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(4),
      O => \prev_addr[15]_i_8_n_0\
    );
\prev_addr[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(10),
      I2 => Q(7),
      I3 => Q(8),
      O => \prev_addr[15]_i_9_n_0\
    );
\prev_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(1)
    );
\prev_addr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(2)
    );
\prev_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(3),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(3)
    );
\prev_addr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(4),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(4)
    );
\prev_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(5),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(5)
    );
\prev_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(6),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(6)
    );
\prev_addr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(7),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(7)
    );
\prev_addr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(8),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(8)
    );
\prev_addr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(9),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(9)
    );
\prev_addr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(0),
      PRE => \^ar\(0),
      Q => prev_addr(0)
    );
\prev_addr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(10),
      PRE => \^ar\(0),
      Q => prev_addr(10)
    );
\prev_addr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(11),
      PRE => \^ar\(0),
      Q => prev_addr(11)
    );
\prev_addr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(12),
      PRE => \^ar\(0),
      Q => prev_addr(12)
    );
\prev_addr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(13),
      PRE => \^ar\(0),
      Q => prev_addr(13)
    );
\prev_addr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(14),
      PRE => \^ar\(0),
      Q => prev_addr(14)
    );
\prev_addr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(15),
      PRE => \^ar\(0),
      Q => prev_addr(15)
    );
\prev_addr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(1),
      PRE => \^ar\(0),
      Q => prev_addr(1)
    );
\prev_addr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(2),
      PRE => \^ar\(0),
      Q => prev_addr(2)
    );
\prev_addr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(3),
      PRE => \^ar\(0),
      Q => prev_addr(3)
    );
\prev_addr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(4),
      PRE => \^ar\(0),
      Q => prev_addr(4)
    );
\prev_addr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(5),
      PRE => \^ar\(0),
      Q => prev_addr(5)
    );
\prev_addr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(6),
      PRE => \^ar\(0),
      Q => prev_addr(6)
    );
\prev_addr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(7),
      PRE => \^ar\(0),
      Q => prev_addr(7)
    );
\prev_addr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(8),
      PRE => \^ar\(0),
      Q => prev_addr(8)
    );
\prev_addr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(9),
      PRE => \^ar\(0),
      Q => prev_addr(9)
    );
\ram0_wr_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(0),
      Q => \ram0_wr_addr_reg[14]_0\(0)
    );
\ram0_wr_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(10),
      Q => \ram0_wr_addr_reg[14]_0\(10)
    );
\ram0_wr_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(11),
      Q => \ram0_wr_addr_reg[14]_0\(11)
    );
\ram0_wr_addr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(12),
      Q => \ram0_wr_addr_reg[14]_0\(12)
    );
\ram0_wr_addr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(13),
      Q => \ram0_wr_addr_reg[14]_0\(13)
    );
\ram0_wr_addr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(14),
      Q => \ram0_wr_addr_reg[14]_0\(14)
    );
\ram0_wr_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(1),
      Q => \ram0_wr_addr_reg[14]_0\(1)
    );
\ram0_wr_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(2),
      Q => \ram0_wr_addr_reg[14]_0\(2)
    );
\ram0_wr_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(3),
      Q => \ram0_wr_addr_reg[14]_0\(3)
    );
\ram0_wr_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(4),
      Q => \ram0_wr_addr_reg[14]_0\(4)
    );
\ram0_wr_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(5),
      Q => \ram0_wr_addr_reg[14]_0\(5)
    );
\ram0_wr_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(6),
      Q => \ram0_wr_addr_reg[14]_0\(6)
    );
\ram0_wr_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(7),
      Q => \ram0_wr_addr_reg[14]_0\(7)
    );
\ram0_wr_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(8),
      Q => \ram0_wr_addr_reg[14]_0\(8)
    );
\ram0_wr_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(9),
      Q => \ram0_wr_addr_reg[14]_0\(9)
    );
\ram0_wr_addr_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(0),
      O => \ram0_wr_addr_s[0]_i_1_n_0\
    );
\ram0_wr_addr_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(10),
      O => \ram0_wr_addr_s[10]_i_1_n_0\
    );
\ram0_wr_addr_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(11),
      O => \ram0_wr_addr_s[11]_i_1_n_0\
    );
\ram0_wr_addr_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(12),
      O => \ram0_wr_addr_s[12]_i_1_n_0\
    );
\ram0_wr_addr_s[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(13),
      O => \ram0_wr_addr_s[13]_i_1_n_0\
    );
\ram0_wr_addr_s[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(14),
      O => \ram0_wr_addr_s[14]_i_1_n_0\
    );
\ram0_wr_addr_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(1),
      O => \ram0_wr_addr_s[1]_i_1_n_0\
    );
\ram0_wr_addr_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(2),
      O => \ram0_wr_addr_s[2]_i_1_n_0\
    );
\ram0_wr_addr_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(3),
      O => \ram0_wr_addr_s[3]_i_1_n_0\
    );
\ram0_wr_addr_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(4),
      O => \ram0_wr_addr_s[4]_i_1_n_0\
    );
\ram0_wr_addr_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(5),
      O => \ram0_wr_addr_s[5]_i_1_n_0\
    );
\ram0_wr_addr_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(6),
      O => \ram0_wr_addr_s[6]_i_1_n_0\
    );
\ram0_wr_addr_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(7),
      O => \ram0_wr_addr_s[7]_i_1_n_0\
    );
\ram0_wr_addr_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(8),
      O => \ram0_wr_addr_s[8]_i_1_n_0\
    );
\ram0_wr_addr_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(9),
      O => \ram0_wr_addr_s[9]_i_1_n_0\
    );
\ram0_wr_addr_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[0]_i_1_n_0\,
      Q => ram0_wr_addr_s(0)
    );
\ram0_wr_addr_s_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[10]_i_1_n_0\,
      Q => ram0_wr_addr_s(10)
    );
\ram0_wr_addr_s_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[11]_i_1_n_0\,
      Q => ram0_wr_addr_s(11)
    );
\ram0_wr_addr_s_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[12]_i_1_n_0\,
      Q => ram0_wr_addr_s(12)
    );
\ram0_wr_addr_s_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[13]_i_1_n_0\,
      Q => ram0_wr_addr_s(13)
    );
\ram0_wr_addr_s_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[14]_i_1_n_0\,
      Q => ram0_wr_addr_s(14)
    );
\ram0_wr_addr_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[1]_i_1_n_0\,
      Q => ram0_wr_addr_s(1)
    );
\ram0_wr_addr_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[2]_i_1_n_0\,
      Q => ram0_wr_addr_s(2)
    );
\ram0_wr_addr_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[3]_i_1_n_0\,
      Q => ram0_wr_addr_s(3)
    );
\ram0_wr_addr_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[4]_i_1_n_0\,
      Q => ram0_wr_addr_s(4)
    );
\ram0_wr_addr_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[5]_i_1_n_0\,
      Q => ram0_wr_addr_s(5)
    );
\ram0_wr_addr_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[6]_i_1_n_0\,
      Q => ram0_wr_addr_s(6)
    );
\ram0_wr_addr_s_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[7]_i_1_n_0\,
      Q => ram0_wr_addr_s(7)
    );
\ram0_wr_addr_s_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[8]_i_1_n_0\,
      Q => ram0_wr_addr_s(8)
    );
\ram0_wr_addr_s_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[9]_i_1_n_0\,
      Q => ram0_wr_addr_s(9)
    );
ram0_wr_clear_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => ram0_wr_clear_i_1_n_0
    );
ram0_wr_clear_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_clear_i_1_n_0,
      Q => \^clear\
    );
\ram0_wr_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(0),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[0]_i_1_n_0\
    );
\ram0_wr_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(10),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[10]_i_1_n_0\
    );
\ram0_wr_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(11),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[11]_i_1_n_0\
    );
\ram0_wr_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(12),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[12]_i_1_n_0\
    );
\ram0_wr_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(13),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[13]_i_1_n_0\
    );
\ram0_wr_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(14),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[14]_i_1_n_0\
    );
\ram0_wr_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(15),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[15]_i_1_n_0\
    );
\ram0_wr_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(16),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[16]_i_1_n_0\
    );
\ram0_wr_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(17),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[17]_i_1_n_0\
    );
\ram0_wr_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(18),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[18]_i_1_n_0\
    );
\ram0_wr_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(19),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[19]_i_1_n_0\
    );
\ram0_wr_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(1),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[1]_i_1_n_0\
    );
\ram0_wr_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(20),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[20]_i_1_n_0\
    );
\ram0_wr_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(21),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[21]_i_1_n_0\
    );
\ram0_wr_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(22),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[22]_i_1_n_0\
    );
\ram0_wr_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(23),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[23]_i_1_n_0\
    );
\ram0_wr_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(24),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[24]_i_1_n_0\
    );
\ram0_wr_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(25),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[25]_i_1_n_0\
    );
\ram0_wr_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(26),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[26]_i_1_n_0\
    );
\ram0_wr_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(27),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[27]_i_1_n_0\
    );
\ram0_wr_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(28),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[28]_i_1_n_0\
    );
\ram0_wr_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(29),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[29]_i_1_n_0\
    );
\ram0_wr_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(2),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[2]_i_1_n_0\
    );
\ram0_wr_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(30),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[30]_i_1_n_0\
    );
\ram0_wr_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(31),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[31]_i_1_n_0\
    );
\ram0_wr_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(3),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[3]_i_1_n_0\
    );
\ram0_wr_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(4),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[4]_i_1_n_0\
    );
\ram0_wr_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(5),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[5]_i_1_n_0\
    );
\ram0_wr_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(6),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[6]_i_1_n_0\
    );
\ram0_wr_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(7),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[7]_i_1_n_0\
    );
\ram0_wr_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(8),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[8]_i_1_n_0\
    );
\ram0_wr_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(9),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[9]_i_1_n_0\
    );
\ram0_wr_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[0]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(0)
    );
\ram0_wr_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[10]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(10)
    );
\ram0_wr_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[11]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(11)
    );
\ram0_wr_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[12]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(12)
    );
\ram0_wr_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[13]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(13)
    );
\ram0_wr_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[14]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(14)
    );
\ram0_wr_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[15]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(15)
    );
\ram0_wr_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[16]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(16)
    );
\ram0_wr_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[17]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(17)
    );
\ram0_wr_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[18]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(18)
    );
\ram0_wr_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[19]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(19)
    );
\ram0_wr_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[1]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(1)
    );
\ram0_wr_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[20]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(20)
    );
\ram0_wr_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[21]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(21)
    );
\ram0_wr_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[22]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(22)
    );
\ram0_wr_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[23]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(23)
    );
\ram0_wr_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[24]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(24)
    );
\ram0_wr_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[25]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(25)
    );
\ram0_wr_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[26]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(26)
    );
\ram0_wr_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[27]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(27)
    );
\ram0_wr_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[28]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(28)
    );
\ram0_wr_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[29]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(29)
    );
\ram0_wr_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[2]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(2)
    );
\ram0_wr_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[30]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(30)
    );
\ram0_wr_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[31]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(31)
    );
\ram0_wr_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[3]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(3)
    );
\ram0_wr_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[4]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(4)
    );
\ram0_wr_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[5]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(5)
    );
\ram0_wr_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[6]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(6)
    );
\ram0_wr_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[7]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(7)
    );
\ram0_wr_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[8]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(8)
    );
\ram0_wr_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[9]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(9)
    );
ram0_wr_go_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \^clear\,
      Q => go
    );
\ram0_wr_size_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(0),
      Q => \ram0_wr_size_reg[15]_0\(0)
    );
\ram0_wr_size_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(10),
      Q => \ram0_wr_size_reg[15]_0\(10)
    );
\ram0_wr_size_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(11),
      Q => \ram0_wr_size_reg[15]_0\(11)
    );
\ram0_wr_size_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(12),
      Q => \ram0_wr_size_reg[15]_0\(12)
    );
\ram0_wr_size_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(13),
      Q => \ram0_wr_size_reg[15]_0\(13)
    );
\ram0_wr_size_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(14),
      Q => \ram0_wr_size_reg[15]_0\(14)
    );
\ram0_wr_size_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(15),
      Q => \ram0_wr_size_reg[15]_0\(15)
    );
\ram0_wr_size_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(1),
      Q => \ram0_wr_size_reg[15]_0\(1)
    );
\ram0_wr_size_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(2),
      Q => \ram0_wr_size_reg[15]_0\(2)
    );
\ram0_wr_size_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(3),
      Q => \ram0_wr_size_reg[15]_0\(3)
    );
\ram0_wr_size_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(4),
      Q => \ram0_wr_size_reg[15]_0\(4)
    );
\ram0_wr_size_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(5),
      Q => \ram0_wr_size_reg[15]_0\(5)
    );
\ram0_wr_size_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(6),
      Q => \ram0_wr_size_reg[15]_0\(6)
    );
\ram0_wr_size_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(7),
      Q => \ram0_wr_size_reg[15]_0\(7)
    );
\ram0_wr_size_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(8),
      Q => \ram0_wr_size_reg[15]_0\(8)
    );
\ram0_wr_size_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(9),
      Q => \ram0_wr_size_reg[15]_0\(9)
    );
\ram0_wr_size_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(15),
      O => \ram0_wr_size_s[0]_i_1_n_0\
    );
\ram0_wr_size_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(25),
      O => \ram0_wr_size_s[10]_i_1_n_0\
    );
\ram0_wr_size_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(26),
      O => \ram0_wr_size_s[11]_i_1_n_0\
    );
\ram0_wr_size_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(27),
      O => \ram0_wr_size_s[12]_i_1_n_0\
    );
\ram0_wr_size_s[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(28),
      O => \ram0_wr_size_s[13]_i_1_n_0\
    );
\ram0_wr_size_s[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(29),
      O => \ram0_wr_size_s[14]_i_1_n_0\
    );
\ram0_wr_size_s[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(30),
      O => \ram0_wr_size_s[15]_i_1_n_0\
    );
\ram0_wr_size_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(16),
      O => \ram0_wr_size_s[1]_i_1_n_0\
    );
\ram0_wr_size_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(17),
      O => \ram0_wr_size_s[2]_i_1_n_0\
    );
\ram0_wr_size_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(18),
      O => \ram0_wr_size_s[3]_i_1_n_0\
    );
\ram0_wr_size_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(19),
      O => \ram0_wr_size_s[4]_i_1_n_0\
    );
\ram0_wr_size_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(20),
      O => \ram0_wr_size_s[5]_i_1_n_0\
    );
\ram0_wr_size_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(21),
      O => \ram0_wr_size_s[6]_i_1_n_0\
    );
\ram0_wr_size_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(22),
      O => \ram0_wr_size_s[7]_i_1_n_0\
    );
\ram0_wr_size_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(23),
      O => \ram0_wr_size_s[8]_i_1_n_0\
    );
\ram0_wr_size_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(24),
      O => \ram0_wr_size_s[9]_i_1_n_0\
    );
\ram0_wr_size_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[0]_i_1_n_0\,
      Q => ram0_wr_size_s(0)
    );
\ram0_wr_size_s_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[10]_i_1_n_0\,
      Q => ram0_wr_size_s(10)
    );
\ram0_wr_size_s_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[11]_i_1_n_0\,
      Q => ram0_wr_size_s(11)
    );
\ram0_wr_size_s_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[12]_i_1_n_0\,
      Q => ram0_wr_size_s(12)
    );
\ram0_wr_size_s_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[13]_i_1_n_0\,
      Q => ram0_wr_size_s(13)
    );
\ram0_wr_size_s_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[14]_i_1_n_0\,
      Q => ram0_wr_size_s(14)
    );
\ram0_wr_size_s_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[15]_i_1_n_0\,
      Q => ram0_wr_size_s(15)
    );
\ram0_wr_size_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[1]_i_1_n_0\,
      Q => ram0_wr_size_s(1)
    );
\ram0_wr_size_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[2]_i_1_n_0\,
      Q => ram0_wr_size_s(2)
    );
\ram0_wr_size_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[3]_i_1_n_0\,
      Q => ram0_wr_size_s(3)
    );
\ram0_wr_size_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[4]_i_1_n_0\,
      Q => ram0_wr_size_s(4)
    );
\ram0_wr_size_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[5]_i_1_n_0\,
      Q => ram0_wr_size_s(5)
    );
\ram0_wr_size_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[6]_i_1_n_0\,
      Q => ram0_wr_size_s(6)
    );
\ram0_wr_size_s_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[7]_i_1_n_0\,
      Q => ram0_wr_size_s(7)
    );
\ram0_wr_size_s_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[8]_i_1_n_0\,
      Q => ram0_wr_size_s(8)
    );
\ram0_wr_size_s_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[9]_i_1_n_0\,
      Q => ram0_wr_size_s(9)
    );
ram0_wr_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => Q(15),
      I2 => Q(16),
      I3 => Q(17),
      O => ram0_wr_valid_i_1_n_0
    );
ram0_wr_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_valid_i_1_n_0,
      Q => wr_en
    );
\ram1_rd_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(0),
      Q => \ram1_rd_addr_reg[14]_0\(0)
    );
\ram1_rd_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(10),
      Q => \ram1_rd_addr_reg[14]_0\(10)
    );
\ram1_rd_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(11),
      Q => \ram1_rd_addr_reg[14]_0\(11)
    );
\ram1_rd_addr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(12),
      Q => \ram1_rd_addr_reg[14]_0\(12)
    );
\ram1_rd_addr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(13),
      Q => \ram1_rd_addr_reg[14]_0\(13)
    );
\ram1_rd_addr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(14),
      Q => \ram1_rd_addr_reg[14]_0\(14)
    );
\ram1_rd_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(1),
      Q => \ram1_rd_addr_reg[14]_0\(1)
    );
\ram1_rd_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(2),
      Q => \ram1_rd_addr_reg[14]_0\(2)
    );
\ram1_rd_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(3),
      Q => \ram1_rd_addr_reg[14]_0\(3)
    );
\ram1_rd_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(4),
      Q => \ram1_rd_addr_reg[14]_0\(4)
    );
\ram1_rd_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(5),
      Q => \ram1_rd_addr_reg[14]_0\(5)
    );
\ram1_rd_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(6),
      Q => \ram1_rd_addr_reg[14]_0\(6)
    );
\ram1_rd_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(7),
      Q => \ram1_rd_addr_reg[14]_0\(7)
    );
\ram1_rd_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(8),
      Q => \ram1_rd_addr_reg[14]_0\(8)
    );
\ram1_rd_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(9),
      Q => \ram1_rd_addr_reg[14]_0\(9)
    );
\ram1_rd_addr_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(0),
      O => \ram1_rd_addr_s[0]_i_1_n_0\
    );
\ram1_rd_addr_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(10),
      O => \ram1_rd_addr_s[10]_i_1_n_0\
    );
\ram1_rd_addr_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(11),
      O => \ram1_rd_addr_s[11]_i_1_n_0\
    );
\ram1_rd_addr_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(12),
      O => \ram1_rd_addr_s[12]_i_1_n_0\
    );
\ram1_rd_addr_s[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(13),
      O => \ram1_rd_addr_s[13]_i_1_n_0\
    );
\ram1_rd_addr_s[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(14),
      O => \ram1_rd_addr_s[14]_i_1_n_0\
    );
\ram1_rd_addr_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(1),
      O => \ram1_rd_addr_s[1]_i_1_n_0\
    );
\ram1_rd_addr_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(2),
      O => \ram1_rd_addr_s[2]_i_1_n_0\
    );
\ram1_rd_addr_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(3),
      O => \ram1_rd_addr_s[3]_i_1_n_0\
    );
\ram1_rd_addr_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(4),
      O => \ram1_rd_addr_s[4]_i_1_n_0\
    );
\ram1_rd_addr_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(5),
      O => \ram1_rd_addr_s[5]_i_1_n_0\
    );
\ram1_rd_addr_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(6),
      O => \ram1_rd_addr_s[6]_i_1_n_0\
    );
\ram1_rd_addr_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(7),
      O => \ram1_rd_addr_s[7]_i_1_n_0\
    );
\ram1_rd_addr_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(8),
      O => \ram1_rd_addr_s[8]_i_1_n_0\
    );
\ram1_rd_addr_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(9),
      O => \ram1_rd_addr_s[9]_i_1_n_0\
    );
\ram1_rd_addr_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[0]_i_1_n_0\,
      Q => ram1_rd_addr_s(0)
    );
\ram1_rd_addr_s_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[10]_i_1_n_0\,
      Q => ram1_rd_addr_s(10)
    );
\ram1_rd_addr_s_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[11]_i_1_n_0\,
      Q => ram1_rd_addr_s(11)
    );
\ram1_rd_addr_s_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[12]_i_1_n_0\,
      Q => ram1_rd_addr_s(12)
    );
\ram1_rd_addr_s_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[13]_i_1_n_0\,
      Q => ram1_rd_addr_s(13)
    );
\ram1_rd_addr_s_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[14]_i_1_n_0\,
      Q => ram1_rd_addr_s(14)
    );
\ram1_rd_addr_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[1]_i_1_n_0\,
      Q => ram1_rd_addr_s(1)
    );
\ram1_rd_addr_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[2]_i_1_n_0\,
      Q => ram1_rd_addr_s(2)
    );
\ram1_rd_addr_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[3]_i_1_n_0\,
      Q => ram1_rd_addr_s(3)
    );
\ram1_rd_addr_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[4]_i_1_n_0\,
      Q => ram1_rd_addr_s(4)
    );
\ram1_rd_addr_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[5]_i_1_n_0\,
      Q => ram1_rd_addr_s(5)
    );
\ram1_rd_addr_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[6]_i_1_n_0\,
      Q => ram1_rd_addr_s(6)
    );
\ram1_rd_addr_s_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[7]_i_1_n_0\,
      Q => ram1_rd_addr_s(7)
    );
\ram1_rd_addr_s_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[8]_i_1_n_0\,
      Q => ram1_rd_addr_s(8)
    );
\ram1_rd_addr_s_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[9]_i_1_n_0\,
      Q => ram1_rd_addr_s(9)
    );
ram1_rd_clear_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      O => ram1_rd_clear_i_1_n_0
    );
ram1_rd_clear_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_clear_i_1_n_0,
      Q => \^ram1_rd_clear_reg_0\
    );
ram1_rd_go_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \^ram1_rd_clear_reg_0\,
      Q => ram1_rd_go_reg_0
    );
ram1_rd_rd_en1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram1_rd_rd_en1_carry_n_0,
      CO(2) => ram1_rd_rd_en1_carry_n_1,
      CO(1) => ram1_rd_rd_en1_carry_n_2,
      CO(0) => ram1_rd_rd_en1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_ram1_rd_rd_en1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ram1_rd_rd_en1_carry_i_1_n_0,
      S(2) => ram1_rd_rd_en1_carry_i_2_n_0,
      S(1) => ram1_rd_rd_en1_carry_i_3_n_0,
      S(0) => ram1_rd_rd_en1_carry_i_4_n_0
    );
\ram1_rd_rd_en1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram1_rd_rd_en1_carry_n_0,
      CO(3 downto 2) => \NLW_ram1_rd_rd_en1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ram1_rd_rd_en1,
      CO(0) => \ram1_rd_rd_en1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_ram1_rd_rd_en1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ram1_rd_rd_en1_carry__0_i_1_n_0\,
      S(0) => \ram1_rd_rd_en1_carry__0_i_2_n_0\
    );
\ram1_rd_rd_en1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(15),
      I1 => prev_addr(15),
      I2 => prev_addr(15),
      I3 => s00_axi_araddr(17),
      I4 => prev_addr(15),
      I5 => s00_axi_araddr(16),
      O => \ram1_rd_rd_en1_carry__0_i_1_n_0\
    );
\ram1_rd_rd_en1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(12),
      I1 => prev_addr(12),
      I2 => prev_addr(14),
      I3 => s00_axi_araddr(14),
      I4 => prev_addr(13),
      I5 => s00_axi_araddr(13),
      O => \ram1_rd_rd_en1_carry__0_i_2_n_0\
    );
ram1_rd_rd_en1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(9),
      I1 => prev_addr(9),
      I2 => prev_addr(11),
      I3 => s00_axi_araddr(11),
      I4 => prev_addr(10),
      I5 => s00_axi_araddr(10),
      O => ram1_rd_rd_en1_carry_i_1_n_0
    );
ram1_rd_rd_en1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(6),
      I1 => prev_addr(6),
      I2 => prev_addr(8),
      I3 => s00_axi_araddr(8),
      I4 => prev_addr(7),
      I5 => s00_axi_araddr(7),
      O => ram1_rd_rd_en1_carry_i_2_n_0
    );
ram1_rd_rd_en1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(3),
      I1 => prev_addr(3),
      I2 => prev_addr(5),
      I3 => s00_axi_araddr(5),
      I4 => prev_addr(4),
      I5 => s00_axi_araddr(4),
      O => ram1_rd_rd_en1_carry_i_3_n_0
    );
ram1_rd_rd_en1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => prev_addr(0),
      I2 => prev_addr(2),
      I3 => s00_axi_araddr(2),
      I4 => prev_addr(1),
      I5 => s00_axi_araddr(1),
      O => ram1_rd_rd_en1_carry_i_4_n_0
    );
ram1_rd_rd_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => ram1_rd_rd_en1,
      I2 => s00_axi_araddr(17),
      I3 => s00_axi_araddr(16),
      I4 => s00_axi_araddr(15),
      O => ram1_rd_rd_en_i_1_n_0
    );
ram1_rd_rd_en_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_rd_en_i_1_n_0,
      Q => rd_en
    );
\ram1_rd_size_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(0),
      Q => \ram1_rd_size_reg[15]_0\(0)
    );
\ram1_rd_size_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(10),
      Q => \ram1_rd_size_reg[15]_0\(10)
    );
\ram1_rd_size_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(11),
      Q => \ram1_rd_size_reg[15]_0\(11)
    );
\ram1_rd_size_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(12),
      Q => \ram1_rd_size_reg[15]_0\(12)
    );
\ram1_rd_size_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(13),
      Q => \ram1_rd_size_reg[15]_0\(13)
    );
\ram1_rd_size_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(14),
      Q => \ram1_rd_size_reg[15]_0\(14)
    );
\ram1_rd_size_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(15),
      Q => \ram1_rd_size_reg[15]_0\(15)
    );
\ram1_rd_size_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(1),
      Q => \ram1_rd_size_reg[15]_0\(1)
    );
\ram1_rd_size_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(2),
      Q => \ram1_rd_size_reg[15]_0\(2)
    );
\ram1_rd_size_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(3),
      Q => \ram1_rd_size_reg[15]_0\(3)
    );
\ram1_rd_size_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(4),
      Q => \ram1_rd_size_reg[15]_0\(4)
    );
\ram1_rd_size_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(5),
      Q => \ram1_rd_size_reg[15]_0\(5)
    );
\ram1_rd_size_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(6),
      Q => \ram1_rd_size_reg[15]_0\(6)
    );
\ram1_rd_size_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(7),
      Q => \ram1_rd_size_reg[15]_0\(7)
    );
\ram1_rd_size_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(8),
      Q => \ram1_rd_size_reg[15]_0\(8)
    );
\ram1_rd_size_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(9),
      Q => \ram1_rd_size_reg[15]_0\(9)
    );
\ram1_rd_size_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(15),
      O => \ram1_rd_size_s[0]_i_1_n_0\
    );
\ram1_rd_size_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(25),
      O => \ram1_rd_size_s[10]_i_1_n_0\
    );
\ram1_rd_size_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(26),
      O => \ram1_rd_size_s[11]_i_1_n_0\
    );
\ram1_rd_size_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(27),
      O => \ram1_rd_size_s[12]_i_1_n_0\
    );
\ram1_rd_size_s[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(28),
      O => \ram1_rd_size_s[13]_i_1_n_0\
    );
\ram1_rd_size_s[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(29),
      O => \ram1_rd_size_s[14]_i_1_n_0\
    );
\ram1_rd_size_s[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(30),
      O => \ram1_rd_size_s[15]_i_1_n_0\
    );
\ram1_rd_size_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(16),
      O => \ram1_rd_size_s[1]_i_1_n_0\
    );
\ram1_rd_size_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(17),
      O => \ram1_rd_size_s[2]_i_1_n_0\
    );
\ram1_rd_size_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(18),
      O => \ram1_rd_size_s[3]_i_1_n_0\
    );
\ram1_rd_size_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(19),
      O => \ram1_rd_size_s[4]_i_1_n_0\
    );
\ram1_rd_size_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(20),
      O => \ram1_rd_size_s[5]_i_1_n_0\
    );
\ram1_rd_size_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(21),
      O => \ram1_rd_size_s[6]_i_1_n_0\
    );
\ram1_rd_size_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(22),
      O => \ram1_rd_size_s[7]_i_1_n_0\
    );
\ram1_rd_size_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(23),
      O => \ram1_rd_size_s[8]_i_1_n_0\
    );
\ram1_rd_size_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(24),
      O => \ram1_rd_size_s[9]_i_1_n_0\
    );
\ram1_rd_size_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[0]_i_1_n_0\,
      Q => ram1_rd_size_s(0)
    );
\ram1_rd_size_s_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[10]_i_1_n_0\,
      Q => ram1_rd_size_s(10)
    );
\ram1_rd_size_s_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[11]_i_1_n_0\,
      Q => ram1_rd_size_s(11)
    );
\ram1_rd_size_s_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[12]_i_1_n_0\,
      Q => ram1_rd_size_s(12)
    );
\ram1_rd_size_s_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[13]_i_1_n_0\,
      Q => ram1_rd_size_s(13)
    );
\ram1_rd_size_s_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[14]_i_1_n_0\,
      Q => ram1_rd_size_s(14)
    );
\ram1_rd_size_s_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[15]_i_1_n_0\,
      Q => ram1_rd_size_s(15)
    );
\ram1_rd_size_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[1]_i_1_n_0\,
      Q => ram1_rd_size_s(1)
    );
\ram1_rd_size_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[2]_i_1_n_0\,
      Q => ram1_rd_size_s(2)
    );
\ram1_rd_size_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[3]_i_1_n_0\,
      Q => ram1_rd_size_s(3)
    );
\ram1_rd_size_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[4]_i_1_n_0\,
      Q => ram1_rd_size_s(4)
    );
\ram1_rd_size_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[5]_i_1_n_0\,
      Q => ram1_rd_size_s(5)
    );
\ram1_rd_size_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[6]_i_1_n_0\,
      Q => ram1_rd_size_s(6)
    );
\ram1_rd_size_s_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[7]_i_1_n_0\,
      Q => ram1_rd_size_s(7)
    );
\ram1_rd_size_s_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[8]_i_1_n_0\,
      Q => ram1_rd_size_s(8)
    );
\ram1_rd_size_s_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[9]_i_1_n_0\,
      Q => ram1_rd_size_s(9)
    );
\rd_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B8FFB800"
    )
        port map (
      I0 => \rd_data[0]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => \^go_0\,
      I3 => \rd_data[14]_i_4_n_0\,
      I4 => \rd_data[0]_i_3_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[0]_i_1_n_0\
    );
\rd_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => done_0,
      I1 => \^reg_size_reg[16]_0\(0),
      I2 => s00_axi_araddr(1),
      I3 => \^reg_ram1_wr_addr_reg[14]_0\(0),
      I4 => s00_axi_araddr(0),
      I5 => \^reg_ram0_rd_addr_reg[14]_0\(0),
      O => \rd_data[0]_i_2_n_0\
    );
\rd_data[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ram1_rd_rd_en1,
      I1 => s00_axi_araddr(17),
      I2 => s00_axi_araddr(16),
      I3 => s00_axi_araddr(15),
      I4 => data(0),
      O => \rd_data[0]_i_3_n_0\
    );
\rd_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[10]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(10),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[10]_i_1_n_0\
    );
\rd_data[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(10),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(10),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(10),
      O => \rd_data[10]_i_2_n_0\
    );
\rd_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[11]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(11),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[11]_i_1_n_0\
    );
\rd_data[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(11),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(11),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(11),
      O => \rd_data[11]_i_2_n_0\
    );
\rd_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[12]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(12),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[12]_i_1_n_0\
    );
\rd_data[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(12),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(12),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(12),
      O => \rd_data[12]_i_2_n_0\
    );
\rd_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[13]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(13),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[13]_i_1_n_0\
    );
\rd_data[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(13),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(13),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(13),
      O => \rd_data[13]_i_2_n_0\
    );
\rd_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[14]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(14),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[14]_i_1_n_0\
    );
\rd_data[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(14),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(14),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(14),
      O => \rd_data[14]_i_2_n_0\
    );
\rd_data[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => s00_axi_araddr(1),
      O => \rd_data[14]_i_3_n_0\
    );
\rd_data[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => s00_axi_araddr(1),
      I2 => s00_axi_araddr(0),
      O => \rd_data[14]_i_4_n_0\
    );
\rd_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000300B380"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(15),
      I1 => s00_axi_araddr(2),
      I2 => s00_axi_araddr(1),
      I3 => \rd_data[15]_i_2_n_0\,
      I4 => s00_axi_araddr(0),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[15]_i_1_n_0\
    );
\rd_data[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ram1_rd_rd_en1,
      I1 => s00_axi_araddr(17),
      I2 => s00_axi_araddr(16),
      I3 => s00_axi_araddr(15),
      I4 => data(15),
      O => \rd_data[15]_i_2_n_0\
    );
\rd_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000300B380"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(16),
      I1 => s00_axi_araddr(2),
      I2 => s00_axi_araddr(1),
      I3 => \rd_data[16]_i_2_n_0\,
      I4 => s00_axi_araddr(0),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[16]_i_1_n_0\
    );
\rd_data[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ram1_rd_rd_en1,
      I1 => s00_axi_araddr(17),
      I2 => s00_axi_araddr(16),
      I3 => s00_axi_araddr(15),
      I4 => data(16),
      O => \rd_data[16]_i_2_n_0\
    );
\rd_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(17),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[17]_i_1_n_0\
    );
\rd_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(18),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[18]_i_1_n_0\
    );
\rd_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(19),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[19]_i_1_n_0\
    );
\rd_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[1]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(1),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[1]_i_1_n_0\
    );
\rd_data[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(1),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(1),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(1),
      O => \rd_data[1]_i_2_n_0\
    );
\rd_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(20),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[20]_i_1_n_0\
    );
\rd_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(21),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[21]_i_1_n_0\
    );
\rd_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(22),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[22]_i_1_n_0\
    );
\rd_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(23),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[23]_i_1_n_0\
    );
\rd_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(24),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[24]_i_1_n_0\
    );
\rd_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(25),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[25]_i_1_n_0\
    );
\rd_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(26),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[26]_i_1_n_0\
    );
\rd_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(27),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[27]_i_1_n_0\
    );
\rd_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(28),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[28]_i_1_n_0\
    );
\rd_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(29),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[29]_i_1_n_0\
    );
\rd_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[2]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(2),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[2]_i_1_n_0\
    );
\rd_data[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(2),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(2),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(2),
      O => \rd_data[2]_i_2_n_0\
    );
\rd_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(30),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[30]_i_1_n_0\
    );
\rd_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(31),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[31]_i_1_n_0\
    );
\rd_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \rd_data[31]_i_3_n_0\,
      I1 => s00_axi_araddr(15),
      I2 => s00_axi_araddr(16),
      I3 => s00_axi_araddr(17),
      I4 => \rd_data[31]_i_4_n_0\,
      I5 => \rd_data[31]_i_5_n_0\,
      O => \rd_data[31]_i_2_n_0\
    );
\rd_data[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s00_axi_araddr(13),
      I1 => s00_axi_araddr(14),
      I2 => s00_axi_araddr(11),
      I3 => s00_axi_araddr(12),
      O => \rd_data[31]_i_3_n_0\
    );
\rd_data[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s00_axi_araddr(5),
      I1 => s00_axi_araddr(6),
      I2 => s00_axi_araddr(3),
      I3 => s00_axi_araddr(4),
      O => \rd_data[31]_i_4_n_0\
    );
\rd_data[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s00_axi_araddr(9),
      I1 => s00_axi_araddr(10),
      I2 => s00_axi_araddr(7),
      I3 => s00_axi_araddr(8),
      O => \rd_data[31]_i_5_n_0\
    );
\rd_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[3]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(3),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[3]_i_1_n_0\
    );
\rd_data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(3),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(3),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(3),
      O => \rd_data[3]_i_2_n_0\
    );
\rd_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[4]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(4),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[4]_i_1_n_0\
    );
\rd_data[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(4),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(4),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(4),
      O => \rd_data[4]_i_2_n_0\
    );
\rd_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[5]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(5),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[5]_i_1_n_0\
    );
\rd_data[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(5),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(5),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(5),
      O => \rd_data[5]_i_2_n_0\
    );
\rd_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[6]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(6),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[6]_i_1_n_0\
    );
\rd_data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(6),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(6),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(6),
      O => \rd_data[6]_i_2_n_0\
    );
\rd_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[7]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(7),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[7]_i_1_n_0\
    );
\rd_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(7),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(7),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(7),
      O => \rd_data[7]_i_2_n_0\
    );
\rd_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[8]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(8),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[8]_i_1_n_0\
    );
\rd_data[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(8),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(8),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(8),
      O => \rd_data[8]_i_2_n_0\
    );
\rd_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[9]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(9),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[9]_i_1_n_0\
    );
\rd_data[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(9),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(9),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(9),
      O => \rd_data[9]_i_2_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[0]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(0)
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[10]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(10)
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[11]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(11)
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[12]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(12)
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[13]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(13)
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[14]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(14)
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[15]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(15)
    );
\rd_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[16]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(16)
    );
\rd_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[17]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(17)
    );
\rd_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[18]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(18)
    );
\rd_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[19]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(19)
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[1]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(1)
    );
\rd_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[20]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(20)
    );
\rd_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[21]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(21)
    );
\rd_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[22]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(22)
    );
\rd_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[23]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(23)
    );
\rd_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[24]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(24)
    );
\rd_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[25]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(25)
    );
\rd_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[26]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(26)
    );
\rd_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[27]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(27)
    );
\rd_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[28]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(28)
    );
\rd_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[29]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(29)
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[2]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(2)
    );
\rd_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[30]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(30)
    );
\rd_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[31]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(31)
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[3]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(3)
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[4]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(4)
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[5]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(5)
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[6]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(6)
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[7]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(7)
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[8]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(8)
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[9]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(9)
    );
reg_go_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => s00_axi_wdata(0),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => reg_go2_out
    );
reg_go_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => reg_go2_out,
      Q => \^go_0\
    );
\reg_ram0_rd_addr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => reg_ram0_rd_addr
    );
\reg_ram0_rd_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(0),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(0)
    );
\reg_ram0_rd_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(10),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(10)
    );
\reg_ram0_rd_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(11),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(11)
    );
\reg_ram0_rd_addr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(12),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(12)
    );
\reg_ram0_rd_addr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(13),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(13)
    );
\reg_ram0_rd_addr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(14),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(14)
    );
\reg_ram0_rd_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(1),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(1)
    );
\reg_ram0_rd_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(2),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(2)
    );
\reg_ram0_rd_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(3),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(3)
    );
\reg_ram0_rd_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(4),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(4)
    );
\reg_ram0_rd_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(5),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(5)
    );
\reg_ram0_rd_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(6),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(6)
    );
\reg_ram0_rd_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(7),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(7)
    );
\reg_ram0_rd_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(8),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(8)
    );
\reg_ram0_rd_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(9),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(9)
    );
\reg_ram1_wr_addr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => reg_ram1_wr_addr
    );
\reg_ram1_wr_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(0),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(0)
    );
\reg_ram1_wr_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(10),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(10)
    );
\reg_ram1_wr_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(11),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(11)
    );
\reg_ram1_wr_addr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(12),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(12)
    );
\reg_ram1_wr_addr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(13),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(13)
    );
\reg_ram1_wr_addr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(14),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(14)
    );
\reg_ram1_wr_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(1),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(1)
    );
\reg_ram1_wr_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(2),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(2)
    );
\reg_ram1_wr_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(3),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(3)
    );
\reg_ram1_wr_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(4),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(4)
    );
\reg_ram1_wr_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(5),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(5)
    );
\reg_ram1_wr_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(6),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(6)
    );
\reg_ram1_wr_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(7),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(7)
    );
\reg_ram1_wr_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(8),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(8)
    );
\reg_ram1_wr_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(9),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(9)
    );
reg_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s00_axi_wdata(0),
      I5 => Q(1),
      O => reg_rst0_out
    );
reg_rst_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => reg_rst0_out,
      Q => sw_rst
    );
\reg_size[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => reg_size
    );
\reg_size_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(0),
      Q => \^reg_size_reg[16]_0\(0)
    );
\reg_size_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(10),
      Q => \^reg_size_reg[16]_0\(10)
    );
\reg_size_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(11),
      Q => \^reg_size_reg[16]_0\(11)
    );
\reg_size_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(12),
      Q => \^reg_size_reg[16]_0\(12)
    );
\reg_size_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(13),
      Q => \^reg_size_reg[16]_0\(13)
    );
\reg_size_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(14),
      Q => \^reg_size_reg[16]_0\(14)
    );
\reg_size_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(15),
      Q => \^reg_size_reg[16]_0\(15)
    );
\reg_size_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(16),
      Q => \^reg_size_reg[16]_0\(16)
    );
\reg_size_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(1),
      Q => \^reg_size_reg[16]_0\(1)
    );
\reg_size_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(2),
      Q => \^reg_size_reg[16]_0\(2)
    );
\reg_size_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(3),
      Q => \^reg_size_reg[16]_0\(3)
    );
\reg_size_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(4),
      Q => \^reg_size_reg[16]_0\(4)
    );
\reg_size_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(5),
      Q => \^reg_size_reg[16]_0\(5)
    );
\reg_size_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(6),
      Q => \^reg_size_reg[16]_0\(6)
    );
\reg_size_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(7),
      Q => \^reg_size_reg[16]_0\(7)
    );
\reg_size_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(8),
      Q => \^reg_size_reg[16]_0\(8)
    );
\reg_size_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(9),
      Q => \^reg_size_reg[16]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read is
  port (
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk1 : in STD_LOGIC;
    dram_wr_en : in STD_LOGIC;
    dram_wr_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read is
  signal NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_19_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_19_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_20_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_20_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_21_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_21_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_22_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_22_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_23_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_23_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_24_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_24_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_25_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_25_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_26_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_26_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_27_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_27_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_28_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_28_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_29_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_29_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_30_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_30_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_31_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_31_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_0 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of memory_reg_0_0 : label is 1048576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of memory_reg_0_0 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of memory_reg_0_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of memory_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of memory_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of memory_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of memory_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of memory_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_1 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_1 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_1 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_1 : label is 0;
  attribute ram_addr_end of memory_reg_0_1 : label is 32767;
  attribute ram_offset of memory_reg_0_1 : label is 0;
  attribute ram_slice_begin of memory_reg_0_1 : label is 1;
  attribute ram_slice_end of memory_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_10 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_10 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_10 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_10 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_10 : label is 0;
  attribute ram_addr_end of memory_reg_0_10 : label is 32767;
  attribute ram_offset of memory_reg_0_10 : label is 0;
  attribute ram_slice_begin of memory_reg_0_10 : label is 10;
  attribute ram_slice_end of memory_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_11 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_11 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_11 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_11 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_11 : label is 0;
  attribute ram_addr_end of memory_reg_0_11 : label is 32767;
  attribute ram_offset of memory_reg_0_11 : label is 0;
  attribute ram_slice_begin of memory_reg_0_11 : label is 11;
  attribute ram_slice_end of memory_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_12 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_12 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_12 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_12 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_12 : label is 0;
  attribute ram_addr_end of memory_reg_0_12 : label is 32767;
  attribute ram_offset of memory_reg_0_12 : label is 0;
  attribute ram_slice_begin of memory_reg_0_12 : label is 12;
  attribute ram_slice_end of memory_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_13 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_13 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_13 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_13 : label is 0;
  attribute ram_addr_end of memory_reg_0_13 : label is 32767;
  attribute ram_offset of memory_reg_0_13 : label is 0;
  attribute ram_slice_begin of memory_reg_0_13 : label is 13;
  attribute ram_slice_end of memory_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_14 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_14 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_14 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_14 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_14 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_14 : label is 0;
  attribute ram_addr_end of memory_reg_0_14 : label is 32767;
  attribute ram_offset of memory_reg_0_14 : label is 0;
  attribute ram_slice_begin of memory_reg_0_14 : label is 14;
  attribute ram_slice_end of memory_reg_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_15 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_15 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_15 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_15 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_15 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_15 : label is 0;
  attribute ram_addr_end of memory_reg_0_15 : label is 32767;
  attribute ram_offset of memory_reg_0_15 : label is 0;
  attribute ram_slice_begin of memory_reg_0_15 : label is 15;
  attribute ram_slice_end of memory_reg_0_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_16 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_16 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_16 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_16 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_16 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_16 : label is 0;
  attribute ram_addr_end of memory_reg_0_16 : label is 32767;
  attribute ram_offset of memory_reg_0_16 : label is 0;
  attribute ram_slice_begin of memory_reg_0_16 : label is 16;
  attribute ram_slice_end of memory_reg_0_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_17 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_17 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_17 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_17 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_17 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_17 : label is 0;
  attribute ram_addr_end of memory_reg_0_17 : label is 32767;
  attribute ram_offset of memory_reg_0_17 : label is 0;
  attribute ram_slice_begin of memory_reg_0_17 : label is 17;
  attribute ram_slice_end of memory_reg_0_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_18 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_18 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_18 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_18 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_18 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_18 : label is 0;
  attribute ram_addr_end of memory_reg_0_18 : label is 32767;
  attribute ram_offset of memory_reg_0_18 : label is 0;
  attribute ram_slice_begin of memory_reg_0_18 : label is 18;
  attribute ram_slice_end of memory_reg_0_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_19 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_19 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_19 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_19 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_19 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_19 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_19 : label is 0;
  attribute ram_addr_end of memory_reg_0_19 : label is 32767;
  attribute ram_offset of memory_reg_0_19 : label is 0;
  attribute ram_slice_begin of memory_reg_0_19 : label is 19;
  attribute ram_slice_end of memory_reg_0_19 : label is 19;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_2 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_2 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_2 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_2 : label is 0;
  attribute ram_addr_end of memory_reg_0_2 : label is 32767;
  attribute ram_offset of memory_reg_0_2 : label is 0;
  attribute ram_slice_begin of memory_reg_0_2 : label is 2;
  attribute ram_slice_end of memory_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_20 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_20 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_20 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_20 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_20 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_20 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_20 : label is 0;
  attribute ram_addr_end of memory_reg_0_20 : label is 32767;
  attribute ram_offset of memory_reg_0_20 : label is 0;
  attribute ram_slice_begin of memory_reg_0_20 : label is 20;
  attribute ram_slice_end of memory_reg_0_20 : label is 20;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_21 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_21 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_21 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_21 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_21 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_21 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_21 : label is 0;
  attribute ram_addr_end of memory_reg_0_21 : label is 32767;
  attribute ram_offset of memory_reg_0_21 : label is 0;
  attribute ram_slice_begin of memory_reg_0_21 : label is 21;
  attribute ram_slice_end of memory_reg_0_21 : label is 21;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_22 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_22 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_22 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_22 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_22 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_22 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_22 : label is 0;
  attribute ram_addr_end of memory_reg_0_22 : label is 32767;
  attribute ram_offset of memory_reg_0_22 : label is 0;
  attribute ram_slice_begin of memory_reg_0_22 : label is 22;
  attribute ram_slice_end of memory_reg_0_22 : label is 22;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_23 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_23 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_23 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_23 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_23 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_23 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_23 : label is 0;
  attribute ram_addr_end of memory_reg_0_23 : label is 32767;
  attribute ram_offset of memory_reg_0_23 : label is 0;
  attribute ram_slice_begin of memory_reg_0_23 : label is 23;
  attribute ram_slice_end of memory_reg_0_23 : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_24 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_24 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_24 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_24 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_24 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_24 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_24 : label is 0;
  attribute ram_addr_end of memory_reg_0_24 : label is 32767;
  attribute ram_offset of memory_reg_0_24 : label is 0;
  attribute ram_slice_begin of memory_reg_0_24 : label is 24;
  attribute ram_slice_end of memory_reg_0_24 : label is 24;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_25 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_25 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_25 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_25 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_25 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_25 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_25 : label is 0;
  attribute ram_addr_end of memory_reg_0_25 : label is 32767;
  attribute ram_offset of memory_reg_0_25 : label is 0;
  attribute ram_slice_begin of memory_reg_0_25 : label is 25;
  attribute ram_slice_end of memory_reg_0_25 : label is 25;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_26 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_26 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_26 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_26 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_26 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_26 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_26 : label is 0;
  attribute ram_addr_end of memory_reg_0_26 : label is 32767;
  attribute ram_offset of memory_reg_0_26 : label is 0;
  attribute ram_slice_begin of memory_reg_0_26 : label is 26;
  attribute ram_slice_end of memory_reg_0_26 : label is 26;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_27 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_27 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_27 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_27 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_27 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_27 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_27 : label is 0;
  attribute ram_addr_end of memory_reg_0_27 : label is 32767;
  attribute ram_offset of memory_reg_0_27 : label is 0;
  attribute ram_slice_begin of memory_reg_0_27 : label is 27;
  attribute ram_slice_end of memory_reg_0_27 : label is 27;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_28 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_28 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_28 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_28 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_28 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_28 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_28 : label is 0;
  attribute ram_addr_end of memory_reg_0_28 : label is 32767;
  attribute ram_offset of memory_reg_0_28 : label is 0;
  attribute ram_slice_begin of memory_reg_0_28 : label is 28;
  attribute ram_slice_end of memory_reg_0_28 : label is 28;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_29 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_29 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_29 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_29 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_29 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_29 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_29 : label is 0;
  attribute ram_addr_end of memory_reg_0_29 : label is 32767;
  attribute ram_offset of memory_reg_0_29 : label is 0;
  attribute ram_slice_begin of memory_reg_0_29 : label is 29;
  attribute ram_slice_end of memory_reg_0_29 : label is 29;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_3 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_3 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_3 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_3 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_3 : label is 0;
  attribute ram_addr_end of memory_reg_0_3 : label is 32767;
  attribute ram_offset of memory_reg_0_3 : label is 0;
  attribute ram_slice_begin of memory_reg_0_3 : label is 3;
  attribute ram_slice_end of memory_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_30 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_30 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_30 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_30 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_30 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_30 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_30 : label is 0;
  attribute ram_addr_end of memory_reg_0_30 : label is 32767;
  attribute ram_offset of memory_reg_0_30 : label is 0;
  attribute ram_slice_begin of memory_reg_0_30 : label is 30;
  attribute ram_slice_end of memory_reg_0_30 : label is 30;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_31 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_31 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_31 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_31 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_31 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_31 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_31 : label is 0;
  attribute ram_addr_end of memory_reg_0_31 : label is 32767;
  attribute ram_offset of memory_reg_0_31 : label is 0;
  attribute ram_slice_begin of memory_reg_0_31 : label is 31;
  attribute ram_slice_end of memory_reg_0_31 : label is 31;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_4 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_4 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_4 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_4 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_4 : label is 0;
  attribute ram_addr_end of memory_reg_0_4 : label is 32767;
  attribute ram_offset of memory_reg_0_4 : label is 0;
  attribute ram_slice_begin of memory_reg_0_4 : label is 4;
  attribute ram_slice_end of memory_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_5 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_5 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_5 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_5 : label is 0;
  attribute ram_addr_end of memory_reg_0_5 : label is 32767;
  attribute ram_offset of memory_reg_0_5 : label is 0;
  attribute ram_slice_begin of memory_reg_0_5 : label is 5;
  attribute ram_slice_end of memory_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_6 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_6 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_6 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_6 : label is 0;
  attribute ram_addr_end of memory_reg_0_6 : label is 32767;
  attribute ram_offset of memory_reg_0_6 : label is 0;
  attribute ram_slice_begin of memory_reg_0_6 : label is 6;
  attribute ram_slice_end of memory_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_7 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_7 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_7 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_7 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_7 : label is 0;
  attribute ram_addr_end of memory_reg_0_7 : label is 32767;
  attribute ram_offset of memory_reg_0_7 : label is 0;
  attribute ram_slice_begin of memory_reg_0_7 : label is 7;
  attribute ram_slice_end of memory_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_8 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_8 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_8 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_8 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_8 : label is 0;
  attribute ram_addr_end of memory_reg_0_8 : label is 32767;
  attribute ram_offset of memory_reg_0_8 : label is 0;
  attribute ram_slice_begin of memory_reg_0_8 : label is 8;
  attribute ram_slice_end of memory_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_9 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_9 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_9 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_9 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_9 : label is 0;
  attribute ram_addr_end of memory_reg_0_9 : label is 32767;
  attribute ram_offset of memory_reg_0_9 : label is 0;
  attribute ram_slice_begin of memory_reg_0_9 : label is 9;
  attribute ram_slice_end of memory_reg_0_9 : label is 9;
begin
memory_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_0_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(0),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(1),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_1_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(1),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_10_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(10),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(11),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_11_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(11),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_12_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(12),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(13),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_13_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(13),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_14_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(14),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_14_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(15),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_15_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_15_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(15),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_15_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(16),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_16_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_16_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(16),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_16_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(17),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_17_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_17_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(17),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_17_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(18),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_18_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_18_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(18),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_18_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_19: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_19_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(19),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_19_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_19_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(19),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_19_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_19_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_2_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(2),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_20: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_20_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(20),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_20_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_20_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(20),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_20_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_20_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_21: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_21_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(21),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_21_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_21_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(21),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_21_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_21_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_22: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_22_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(22),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_22_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_22_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(22),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_22_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_22_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_23: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_23_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(23),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_23_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_23_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(23),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_23_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_23_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_24: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_24_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(24),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_24_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_24_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(24),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_24_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_24_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_25: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_25_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(25),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_25_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_25_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(25),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_25_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_25_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_26: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_26_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(26),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_26_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_26_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(26),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_26_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_26_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_27: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_27_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(27),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_27_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_27_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(27),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_27_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_27_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_28: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_28_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(28),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_28_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_28_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(28),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_28_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_28_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_29: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_29_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(29),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_29_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_29_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(29),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_29_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_29_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(3),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_3_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(3),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_30: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_30_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(30),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_30_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_30_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(30),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_30_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_30_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_31: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_31_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(31),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_31_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_31_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(31),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_31_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_31_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_4_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(4),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(5),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_5_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(5),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_6_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(6),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(7),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_7_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(7),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_8_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(8),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(9),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_9_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(9),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read_0 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk1 : in STD_LOGIC;
    dram_wr_en : in STD_LOGIC;
    dram_wr_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read_0 : entity is "ram_sync_read";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read_0 is
  signal NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_19_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_19_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_20_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_20_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_21_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_21_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_22_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_22_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_23_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_23_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_24_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_24_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_25_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_25_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_26_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_26_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_27_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_27_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_28_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_28_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_29_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_29_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_30_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_30_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_31_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_31_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_0 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of memory_reg_0_0 : label is 1048576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of memory_reg_0_0 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of memory_reg_0_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of memory_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of memory_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of memory_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of memory_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of memory_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_1 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_1 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_1 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_1 : label is 0;
  attribute ram_addr_end of memory_reg_0_1 : label is 32767;
  attribute ram_offset of memory_reg_0_1 : label is 0;
  attribute ram_slice_begin of memory_reg_0_1 : label is 1;
  attribute ram_slice_end of memory_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_10 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_10 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_10 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_10 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_10 : label is 0;
  attribute ram_addr_end of memory_reg_0_10 : label is 32767;
  attribute ram_offset of memory_reg_0_10 : label is 0;
  attribute ram_slice_begin of memory_reg_0_10 : label is 10;
  attribute ram_slice_end of memory_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_11 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_11 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_11 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_11 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_11 : label is 0;
  attribute ram_addr_end of memory_reg_0_11 : label is 32767;
  attribute ram_offset of memory_reg_0_11 : label is 0;
  attribute ram_slice_begin of memory_reg_0_11 : label is 11;
  attribute ram_slice_end of memory_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_12 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_12 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_12 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_12 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_12 : label is 0;
  attribute ram_addr_end of memory_reg_0_12 : label is 32767;
  attribute ram_offset of memory_reg_0_12 : label is 0;
  attribute ram_slice_begin of memory_reg_0_12 : label is 12;
  attribute ram_slice_end of memory_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_13 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_13 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_13 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_13 : label is 0;
  attribute ram_addr_end of memory_reg_0_13 : label is 32767;
  attribute ram_offset of memory_reg_0_13 : label is 0;
  attribute ram_slice_begin of memory_reg_0_13 : label is 13;
  attribute ram_slice_end of memory_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_14 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_14 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_14 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_14 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_14 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_14 : label is 0;
  attribute ram_addr_end of memory_reg_0_14 : label is 32767;
  attribute ram_offset of memory_reg_0_14 : label is 0;
  attribute ram_slice_begin of memory_reg_0_14 : label is 14;
  attribute ram_slice_end of memory_reg_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_15 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_15 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_15 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_15 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_15 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_15 : label is 0;
  attribute ram_addr_end of memory_reg_0_15 : label is 32767;
  attribute ram_offset of memory_reg_0_15 : label is 0;
  attribute ram_slice_begin of memory_reg_0_15 : label is 15;
  attribute ram_slice_end of memory_reg_0_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_16 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_16 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_16 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_16 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_16 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_16 : label is 0;
  attribute ram_addr_end of memory_reg_0_16 : label is 32767;
  attribute ram_offset of memory_reg_0_16 : label is 0;
  attribute ram_slice_begin of memory_reg_0_16 : label is 16;
  attribute ram_slice_end of memory_reg_0_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_17 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_17 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_17 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_17 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_17 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_17 : label is 0;
  attribute ram_addr_end of memory_reg_0_17 : label is 32767;
  attribute ram_offset of memory_reg_0_17 : label is 0;
  attribute ram_slice_begin of memory_reg_0_17 : label is 17;
  attribute ram_slice_end of memory_reg_0_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_18 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_18 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_18 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_18 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_18 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_18 : label is 0;
  attribute ram_addr_end of memory_reg_0_18 : label is 32767;
  attribute ram_offset of memory_reg_0_18 : label is 0;
  attribute ram_slice_begin of memory_reg_0_18 : label is 18;
  attribute ram_slice_end of memory_reg_0_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_19 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_19 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_19 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_19 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_19 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_19 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_19 : label is 0;
  attribute ram_addr_end of memory_reg_0_19 : label is 32767;
  attribute ram_offset of memory_reg_0_19 : label is 0;
  attribute ram_slice_begin of memory_reg_0_19 : label is 19;
  attribute ram_slice_end of memory_reg_0_19 : label is 19;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_2 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_2 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_2 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_2 : label is 0;
  attribute ram_addr_end of memory_reg_0_2 : label is 32767;
  attribute ram_offset of memory_reg_0_2 : label is 0;
  attribute ram_slice_begin of memory_reg_0_2 : label is 2;
  attribute ram_slice_end of memory_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_20 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_20 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_20 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_20 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_20 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_20 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_20 : label is 0;
  attribute ram_addr_end of memory_reg_0_20 : label is 32767;
  attribute ram_offset of memory_reg_0_20 : label is 0;
  attribute ram_slice_begin of memory_reg_0_20 : label is 20;
  attribute ram_slice_end of memory_reg_0_20 : label is 20;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_21 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_21 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_21 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_21 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_21 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_21 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_21 : label is 0;
  attribute ram_addr_end of memory_reg_0_21 : label is 32767;
  attribute ram_offset of memory_reg_0_21 : label is 0;
  attribute ram_slice_begin of memory_reg_0_21 : label is 21;
  attribute ram_slice_end of memory_reg_0_21 : label is 21;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_22 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_22 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_22 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_22 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_22 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_22 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_22 : label is 0;
  attribute ram_addr_end of memory_reg_0_22 : label is 32767;
  attribute ram_offset of memory_reg_0_22 : label is 0;
  attribute ram_slice_begin of memory_reg_0_22 : label is 22;
  attribute ram_slice_end of memory_reg_0_22 : label is 22;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_23 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_23 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_23 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_23 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_23 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_23 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_23 : label is 0;
  attribute ram_addr_end of memory_reg_0_23 : label is 32767;
  attribute ram_offset of memory_reg_0_23 : label is 0;
  attribute ram_slice_begin of memory_reg_0_23 : label is 23;
  attribute ram_slice_end of memory_reg_0_23 : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_24 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_24 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_24 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_24 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_24 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_24 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_24 : label is 0;
  attribute ram_addr_end of memory_reg_0_24 : label is 32767;
  attribute ram_offset of memory_reg_0_24 : label is 0;
  attribute ram_slice_begin of memory_reg_0_24 : label is 24;
  attribute ram_slice_end of memory_reg_0_24 : label is 24;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_25 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_25 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_25 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_25 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_25 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_25 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_25 : label is 0;
  attribute ram_addr_end of memory_reg_0_25 : label is 32767;
  attribute ram_offset of memory_reg_0_25 : label is 0;
  attribute ram_slice_begin of memory_reg_0_25 : label is 25;
  attribute ram_slice_end of memory_reg_0_25 : label is 25;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_26 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_26 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_26 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_26 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_26 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_26 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_26 : label is 0;
  attribute ram_addr_end of memory_reg_0_26 : label is 32767;
  attribute ram_offset of memory_reg_0_26 : label is 0;
  attribute ram_slice_begin of memory_reg_0_26 : label is 26;
  attribute ram_slice_end of memory_reg_0_26 : label is 26;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_27 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_27 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_27 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_27 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_27 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_27 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_27 : label is 0;
  attribute ram_addr_end of memory_reg_0_27 : label is 32767;
  attribute ram_offset of memory_reg_0_27 : label is 0;
  attribute ram_slice_begin of memory_reg_0_27 : label is 27;
  attribute ram_slice_end of memory_reg_0_27 : label is 27;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_28 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_28 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_28 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_28 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_28 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_28 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_28 : label is 0;
  attribute ram_addr_end of memory_reg_0_28 : label is 32767;
  attribute ram_offset of memory_reg_0_28 : label is 0;
  attribute ram_slice_begin of memory_reg_0_28 : label is 28;
  attribute ram_slice_end of memory_reg_0_28 : label is 28;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_29 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_29 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_29 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_29 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_29 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_29 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_29 : label is 0;
  attribute ram_addr_end of memory_reg_0_29 : label is 32767;
  attribute ram_offset of memory_reg_0_29 : label is 0;
  attribute ram_slice_begin of memory_reg_0_29 : label is 29;
  attribute ram_slice_end of memory_reg_0_29 : label is 29;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_3 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_3 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_3 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_3 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_3 : label is 0;
  attribute ram_addr_end of memory_reg_0_3 : label is 32767;
  attribute ram_offset of memory_reg_0_3 : label is 0;
  attribute ram_slice_begin of memory_reg_0_3 : label is 3;
  attribute ram_slice_end of memory_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_30 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_30 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_30 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_30 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_30 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_30 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_30 : label is 0;
  attribute ram_addr_end of memory_reg_0_30 : label is 32767;
  attribute ram_offset of memory_reg_0_30 : label is 0;
  attribute ram_slice_begin of memory_reg_0_30 : label is 30;
  attribute ram_slice_end of memory_reg_0_30 : label is 30;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_31 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_31 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_31 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_31 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_31 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_31 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_31 : label is 0;
  attribute ram_addr_end of memory_reg_0_31 : label is 32767;
  attribute ram_offset of memory_reg_0_31 : label is 0;
  attribute ram_slice_begin of memory_reg_0_31 : label is 31;
  attribute ram_slice_end of memory_reg_0_31 : label is 31;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_4 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_4 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_4 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_4 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_4 : label is 0;
  attribute ram_addr_end of memory_reg_0_4 : label is 32767;
  attribute ram_offset of memory_reg_0_4 : label is 0;
  attribute ram_slice_begin of memory_reg_0_4 : label is 4;
  attribute ram_slice_end of memory_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_5 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_5 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_5 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_5 : label is 0;
  attribute ram_addr_end of memory_reg_0_5 : label is 32767;
  attribute ram_offset of memory_reg_0_5 : label is 0;
  attribute ram_slice_begin of memory_reg_0_5 : label is 5;
  attribute ram_slice_end of memory_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_6 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_6 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_6 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_6 : label is 0;
  attribute ram_addr_end of memory_reg_0_6 : label is 32767;
  attribute ram_offset of memory_reg_0_6 : label is 0;
  attribute ram_slice_begin of memory_reg_0_6 : label is 6;
  attribute ram_slice_end of memory_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_7 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_7 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_7 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_7 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_7 : label is 0;
  attribute ram_addr_end of memory_reg_0_7 : label is 32767;
  attribute ram_offset of memory_reg_0_7 : label is 0;
  attribute ram_slice_begin of memory_reg_0_7 : label is 7;
  attribute ram_slice_end of memory_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_8 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_8 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_8 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_8 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_8 : label is 0;
  attribute ram_addr_end of memory_reg_0_8 : label is 32767;
  attribute ram_offset of memory_reg_0_8 : label is 0;
  attribute ram_slice_begin of memory_reg_0_8 : label is 8;
  attribute ram_slice_end of memory_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_9 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_9 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_9 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_9 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_9 : label is 0;
  attribute ram_addr_end of memory_reg_0_9 : label is 32767;
  attribute ram_offset of memory_reg_0_9 : label is 0;
  attribute ram_slice_begin of memory_reg_0_9 : label is 9;
  attribute ram_slice_end of memory_reg_0_9 : label is 9;
begin
memory_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_0_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(0),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(1),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_1_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(1),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_10_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(10),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(11),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_11_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(11),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_12_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(12),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(13),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_13_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(13),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_14_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(14),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_14_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(15),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_15_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_15_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(15),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_15_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(16),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_16_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_16_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(16),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_16_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(17),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_17_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_17_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(17),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_17_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(18),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_18_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_18_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(18),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_18_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_19: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_19_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(19),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_19_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_19_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(19),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_19_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_19_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_2_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(2),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_20: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_20_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(20),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_20_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_20_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(20),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_20_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_20_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_21: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_21_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(21),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_21_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_21_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(21),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_21_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_21_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_22: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_22_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(22),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_22_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_22_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(22),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_22_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_22_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_23: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_23_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(23),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_23_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_23_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(23),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_23_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_23_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_24: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_24_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(24),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_24_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_24_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(24),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_24_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_24_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_25: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_25_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(25),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_25_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_25_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(25),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_25_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_25_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_26: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_26_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(26),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_26_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_26_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(26),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_26_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_26_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_27: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_27_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(27),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_27_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_27_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(27),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_27_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_27_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_28: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_28_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(28),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_28_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_28_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(28),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_28_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_28_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_29: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_29_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(29),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_29_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_29_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(29),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_29_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_29_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(3),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_3_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(3),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_30: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_30_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(30),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_30_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_30_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(30),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_30_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_30_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_31: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_31_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(31),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_31_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_31_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(31),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_31_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_31_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_4_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(4),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(5),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_5_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(5),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_6_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(6),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(7),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_7_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(7),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_8_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(8),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(9),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_9_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(9),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom is
  port (
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \output_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    CLK : in STD_LOGIC;
    \output_reg[16]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom is
begin
\output_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(0),
      Q => Q(0)
    );
\output_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(10),
      Q => Q(10)
    );
\output_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(11),
      Q => Q(11)
    );
\output_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(12),
      Q => Q(12)
    );
\output_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(13),
      Q => Q(13)
    );
\output_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(14),
      Q => Q(14)
    );
\output_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(15),
      Q => Q(15)
    );
\output_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(16),
      Q => Q(16)
    );
\output_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(1),
      Q => Q(1)
    );
\output_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(2),
      Q => Q(2)
    );
\output_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(3),
      Q => Q(3)
    );
\output_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(4),
      Q => Q(4)
    );
\output_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(5),
      Q => Q(5)
    );
\output_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(6),
      Q => Q(6)
    );
\output_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(7),
      Q => Q(7)
    );
\output_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(8),
      Q => Q(8)
    );
\output_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \output_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    CLK : in STD_LOGIC;
    \output_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom__parameterized0\ : entity is "reg_custom";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom__parameterized0\ is
begin
\output_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(0),
      Q => Q(0)
    );
\output_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(10),
      Q => Q(10)
    );
\output_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(11),
      Q => Q(11)
    );
\output_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(12),
      Q => Q(12)
    );
\output_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(13),
      Q => Q(13)
    );
\output_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(14),
      Q => Q(14)
    );
\output_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(1),
      Q => Q(1)
    );
\output_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(2),
      Q => Q(2)
    );
\output_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(3),
      Q => Q(3)
    );
\output_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(4),
      Q => Q(4)
    );
\output_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(5),
      Q => Q(5)
    );
\output_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(6),
      Q => Q(6)
    );
\output_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(7),
      Q => Q(7)
    );
\output_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(8),
      Q => Q(8)
    );
\output_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work is
  port (
    clear_IBUF : in STD_LOGIC;
    \data_reg[0]_0\ : out STD_LOGIC;
    empty : in STD_LOGIC;
    rd_en0_in : out STD_LOGIC;
    rd_en_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    valid_OBUF : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data[0]_i_1_n_0\ : STD_LOGIC;
  signal \data[10]_i_1_n_0\ : STD_LOGIC;
  signal \data[11]_i_1_n_0\ : STD_LOGIC;
  signal \data[12]_i_1_n_0\ : STD_LOGIC;
  signal \data[13]_i_1_n_0\ : STD_LOGIC;
  signal \data[14]_i_1_n_0\ : STD_LOGIC;
  signal \data[15]_i_1_n_0\ : STD_LOGIC;
  signal \data[16]_i_1_n_0\ : STD_LOGIC;
  signal \data[17]_i_1_n_0\ : STD_LOGIC;
  signal \data[18]_i_1_n_0\ : STD_LOGIC;
  signal \data[19]_i_1_n_0\ : STD_LOGIC;
  signal \data[1]_i_1_n_0\ : STD_LOGIC;
  signal \data[20]_i_1_n_0\ : STD_LOGIC;
  signal \data[21]_i_1_n_0\ : STD_LOGIC;
  signal \data[22]_i_1_n_0\ : STD_LOGIC;
  signal \data[23]_i_1_n_0\ : STD_LOGIC;
  signal \data[24]_i_1_n_0\ : STD_LOGIC;
  signal \data[25]_i_1_n_0\ : STD_LOGIC;
  signal \data[26]_i_1_n_0\ : STD_LOGIC;
  signal \data[27]_i_1_n_0\ : STD_LOGIC;
  signal \data[28]_i_1_n_0\ : STD_LOGIC;
  signal \data[29]_i_1_n_0\ : STD_LOGIC;
  signal \data[2]_i_1_n_0\ : STD_LOGIC;
  signal \data[30]_i_1_n_0\ : STD_LOGIC;
  signal \data[31]_i_1_n_0\ : STD_LOGIC;
  signal \data[31]_i_2_n_0\ : STD_LOGIC;
  signal \data[3]_i_1_n_0\ : STD_LOGIC;
  signal \data[4]_i_1_n_0\ : STD_LOGIC;
  signal \data[5]_i_1_n_0\ : STD_LOGIC;
  signal \data[6]_i_1_n_0\ : STD_LOGIC;
  signal \data[7]_i_1_n_0\ : STD_LOGIC;
  signal \data[8]_i_1_n_0\ : STD_LOGIC;
  signal \data[9]_i_1_n_0\ : STD_LOGIC;
  signal \^data_reg[0]_0\ : STD_LOGIC;
  signal next_count : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_FIFO_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \data[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \data[10]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \data[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \data[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \data[15]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \data[16]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data[17]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data[18]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \data[19]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \data[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \data[20]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \data[21]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \data[22]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data[23]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data[24]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data[25]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data[26]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data[27]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data[28]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data[29]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \data[30]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data[31]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \data[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \data[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \data[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \data[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \data[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \data[9]_i_1\ : label is "soft_lutpair21";
begin
  AR(0) <= \^ar\(0);
  \data_reg[0]_0\ <= \^data_reg[0]_0\;
U_FIFO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => clear_IBUF,
      O => \^ar\(0)
    );
U_FIFO_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rd_en_IBUF,
      I1 => \^data_reg[0]_0\,
      O => rd_en0_in
    );
\count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => empty,
      I1 => rd_en_IBUF,
      I2 => \^data_reg[0]_0\,
      O => next_count
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => next_count,
      Q => \^data_reg[0]_0\
    );
\data[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(0),
      O => \data[0]_i_1_n_0\
    );
\data[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(10),
      O => \data[10]_i_1_n_0\
    );
\data[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(11),
      O => \data[11]_i_1_n_0\
    );
\data[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(12),
      O => \data[12]_i_1_n_0\
    );
\data[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(13),
      O => \data[13]_i_1_n_0\
    );
\data[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(14),
      O => \data[14]_i_1_n_0\
    );
\data[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(15),
      O => \data[15]_i_1_n_0\
    );
\data[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(16),
      O => \data[16]_i_1_n_0\
    );
\data[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(17),
      O => \data[17]_i_1_n_0\
    );
\data[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(18),
      O => \data[18]_i_1_n_0\
    );
\data[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(19),
      O => \data[19]_i_1_n_0\
    );
\data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(1),
      O => \data[1]_i_1_n_0\
    );
\data[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(20),
      O => \data[20]_i_1_n_0\
    );
\data[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(21),
      O => \data[21]_i_1_n_0\
    );
\data[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(22),
      O => \data[22]_i_1_n_0\
    );
\data[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(23),
      O => \data[23]_i_1_n_0\
    );
\data[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(24),
      O => \data[24]_i_1_n_0\
    );
\data[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(25),
      O => \data[25]_i_1_n_0\
    );
\data[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(26),
      O => \data[26]_i_1_n_0\
    );
\data[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(27),
      O => \data[27]_i_1_n_0\
    );
\data[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(28),
      O => \data[28]_i_1_n_0\
    );
\data[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(29),
      O => \data[29]_i_1_n_0\
    );
\data[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(2),
      O => \data[2]_i_1_n_0\
    );
\data[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(30),
      O => \data[30]_i_1_n_0\
    );
\data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => empty,
      I1 => \^data_reg[0]_0\,
      I2 => rd_en_IBUF,
      O => \data[31]_i_1_n_0\
    );
\data[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(31),
      O => \data[31]_i_2_n_0\
    );
\data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(3),
      O => \data[3]_i_1_n_0\
    );
\data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(4),
      O => \data[4]_i_1_n_0\
    );
\data[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(5),
      O => \data[5]_i_1_n_0\
    );
\data[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(6),
      O => \data[6]_i_1_n_0\
    );
\data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(7),
      O => \data[7]_i_1_n_0\
    );
\data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(8),
      O => \data[8]_i_1_n_0\
    );
\data[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(9),
      O => \data[9]_i_1_n_0\
    );
\data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[0]_i_1_n_0\,
      Q => Q(0)
    );
\data_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[10]_i_1_n_0\,
      Q => Q(10)
    );
\data_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[11]_i_1_n_0\,
      Q => Q(11)
    );
\data_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[12]_i_1_n_0\,
      Q => Q(12)
    );
\data_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[13]_i_1_n_0\,
      Q => Q(13)
    );
\data_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[14]_i_1_n_0\,
      Q => Q(14)
    );
\data_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[15]_i_1_n_0\,
      Q => Q(15)
    );
\data_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[16]_i_1_n_0\,
      Q => Q(16)
    );
\data_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[17]_i_1_n_0\,
      Q => Q(17)
    );
\data_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[18]_i_1_n_0\,
      Q => Q(18)
    );
\data_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[19]_i_1_n_0\,
      Q => Q(19)
    );
\data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[1]_i_1_n_0\,
      Q => Q(1)
    );
\data_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[20]_i_1_n_0\,
      Q => Q(20)
    );
\data_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[21]_i_1_n_0\,
      Q => Q(21)
    );
\data_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[22]_i_1_n_0\,
      Q => Q(22)
    );
\data_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[23]_i_1_n_0\,
      Q => Q(23)
    );
\data_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[24]_i_1_n_0\,
      Q => Q(24)
    );
\data_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[25]_i_1_n_0\,
      Q => Q(25)
    );
\data_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[26]_i_1_n_0\,
      Q => Q(26)
    );
\data_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[27]_i_1_n_0\,
      Q => Q(27)
    );
\data_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[28]_i_1_n_0\,
      Q => Q(28)
    );
\data_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[29]_i_1_n_0\,
      Q => Q(29)
    );
\data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[2]_i_1_n_0\,
      Q => Q(2)
    );
\data_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[30]_i_1_n_0\,
      Q => Q(30)
    );
\data_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[31]_i_2_n_0\,
      Q => Q(31)
    );
\data_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[3]_i_1_n_0\,
      Q => Q(3)
    );
\data_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[4]_i_1_n_0\,
      Q => Q(4)
    );
\data_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[5]_i_1_n_0\,
      Q => Q(5)
    );
\data_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[6]_i_1_n_0\,
      Q => Q(6)
    );
\data_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[7]_i_1_n_0\,
      Q => Q(7)
    );
\data_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[8]_i_1_n_0\,
      Q => Q(8)
    );
\data_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[9]_i_1_n_0\,
      Q => Q(9)
    );
valid_OBUF_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => CO(0),
      O => valid_OBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work_file_dram_wr_ram0.edn\ is
  port (
    clear_IBUF : in STD_LOGIC;
    \data_reg[31]_0\ : out STD_LOGIC;
    full : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en2_out : out STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_IBUF : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work_file_dram_wr_ram0.edn\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data[0]_i_1_n_0\ : STD_LOGIC;
  signal \data[10]_i_1_n_0\ : STD_LOGIC;
  signal \data[11]_i_1_n_0\ : STD_LOGIC;
  signal \data[12]_i_1_n_0\ : STD_LOGIC;
  signal \data[13]_i_1_n_0\ : STD_LOGIC;
  signal \data[14]_i_1_n_0\ : STD_LOGIC;
  signal \data[15]_i_1_n_0\ : STD_LOGIC;
  signal \data[16]_i_1_n_0\ : STD_LOGIC;
  signal \data[17]_i_1_n_0\ : STD_LOGIC;
  signal \data[18]_i_1_n_0\ : STD_LOGIC;
  signal \data[19]_i_1_n_0\ : STD_LOGIC;
  signal \data[1]_i_1_n_0\ : STD_LOGIC;
  signal \data[20]_i_1_n_0\ : STD_LOGIC;
  signal \data[21]_i_1_n_0\ : STD_LOGIC;
  signal \data[22]_i_1_n_0\ : STD_LOGIC;
  signal \data[23]_i_1_n_0\ : STD_LOGIC;
  signal \data[24]_i_1_n_0\ : STD_LOGIC;
  signal \data[25]_i_1_n_0\ : STD_LOGIC;
  signal \data[26]_i_1_n_0\ : STD_LOGIC;
  signal \data[27]_i_1_n_0\ : STD_LOGIC;
  signal \data[28]_i_1_n_0\ : STD_LOGIC;
  signal \data[29]_i_1_n_0\ : STD_LOGIC;
  signal \data[2]_i_1_n_0\ : STD_LOGIC;
  signal \data[30]_i_1_n_0\ : STD_LOGIC;
  signal \data[31]_i_2_n_0\ : STD_LOGIC;
  signal \data[3]_i_1_n_0\ : STD_LOGIC;
  signal \data[4]_i_1_n_0\ : STD_LOGIC;
  signal \data[5]_i_1_n_0\ : STD_LOGIC;
  signal \data[6]_i_1_n_0\ : STD_LOGIC;
  signal \data[7]_i_1_n_0\ : STD_LOGIC;
  signal \data[8]_i_1_n_0\ : STD_LOGIC;
  signal \data[9]_i_1_n_0\ : STD_LOGIC;
  signal \^data_reg[31]_0\ : STD_LOGIC;
  signal next_count : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_FIFO_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of ready_OBUF_inst_i_1 : label is "soft_lutpair11";
begin
  AR(0) <= \^ar\(0);
  \data_reg[31]_0\ <= \^data_reg[31]_0\;
U_FIFO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => clear_IBUF,
      I1 => rst,
      O => \^ar\(0)
    );
U_FIFO_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_reg[31]_0\,
      I1 => full,
      O => wr_en2_out
    );
\count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => full,
      I1 => \^data_reg[31]_0\,
      I2 => wr_en_IBUF,
      I3 => CO(0),
      O => next_count
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => next_count,
      Q => \^data_reg[31]_0\
    );
\data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(0),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[0]_i_1_n_0\
    );
\data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(10),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[10]_i_1_n_0\
    );
\data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(11),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[11]_i_1_n_0\
    );
\data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(12),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[12]_i_1_n_0\
    );
\data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(13),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[13]_i_1_n_0\
    );
\data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(14),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[14]_i_1_n_0\
    );
\data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(15),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[15]_i_1_n_0\
    );
\data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(16),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[16]_i_1_n_0\
    );
\data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(17),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[17]_i_1_n_0\
    );
\data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(18),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[18]_i_1_n_0\
    );
\data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(19),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[19]_i_1_n_0\
    );
\data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(1),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[1]_i_1_n_0\
    );
\data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(20),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[20]_i_1_n_0\
    );
\data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(21),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[21]_i_1_n_0\
    );
\data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(22),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[22]_i_1_n_0\
    );
\data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(23),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[23]_i_1_n_0\
    );
\data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(24),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[24]_i_1_n_0\
    );
\data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(25),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[25]_i_1_n_0\
    );
\data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(26),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[26]_i_1_n_0\
    );
\data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(27),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[27]_i_1_n_0\
    );
\data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(28),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[28]_i_1_n_0\
    );
\data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(29),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[29]_i_1_n_0\
    );
\data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(2),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[2]_i_1_n_0\
    );
\data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(30),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[30]_i_1_n_0\
    );
\data[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(31),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[31]_i_2_n_0\
    );
\data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(3),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[3]_i_1_n_0\
    );
\data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(4),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[4]_i_1_n_0\
    );
\data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(5),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[5]_i_1_n_0\
    );
\data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(6),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[6]_i_1_n_0\
    );
\data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(7),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[7]_i_1_n_0\
    );
\data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(8),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[8]_i_1_n_0\
    );
\data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(9),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[9]_i_1_n_0\
    );
\data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[0]_i_1_n_0\,
      Q => Q(0)
    );
\data_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[10]_i_1_n_0\,
      Q => Q(10)
    );
\data_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[11]_i_1_n_0\,
      Q => Q(11)
    );
\data_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[12]_i_1_n_0\,
      Q => Q(12)
    );
\data_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[13]_i_1_n_0\,
      Q => Q(13)
    );
\data_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[14]_i_1_n_0\,
      Q => Q(14)
    );
\data_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[15]_i_1_n_0\,
      Q => Q(15)
    );
\data_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[16]_i_1_n_0\,
      Q => Q(16)
    );
\data_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[17]_i_1_n_0\,
      Q => Q(17)
    );
\data_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[18]_i_1_n_0\,
      Q => Q(18)
    );
\data_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[19]_i_1_n_0\,
      Q => Q(19)
    );
\data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[1]_i_1_n_0\,
      Q => Q(1)
    );
\data_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[20]_i_1_n_0\,
      Q => Q(20)
    );
\data_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[21]_i_1_n_0\,
      Q => Q(21)
    );
\data_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[22]_i_1_n_0\,
      Q => Q(22)
    );
\data_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[23]_i_1_n_0\,
      Q => Q(23)
    );
\data_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[24]_i_1_n_0\,
      Q => Q(24)
    );
\data_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[25]_i_1_n_0\,
      Q => Q(25)
    );
\data_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[26]_i_1_n_0\,
      Q => Q(26)
    );
\data_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[27]_i_1_n_0\,
      Q => Q(27)
    );
\data_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[28]_i_1_n_0\,
      Q => Q(28)
    );
\data_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[29]_i_1_n_0\,
      Q => Q(29)
    );
\data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[2]_i_1_n_0\,
      Q => Q(2)
    );
\data_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[30]_i_1_n_0\,
      Q => Q(30)
    );
\data_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[31]_i_2_n_0\,
      Q => Q(31)
    );
\data_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[3]_i_1_n_0\,
      Q => Q(3)
    );
\data_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[4]_i_1_n_0\,
      Q => Q(4)
    );
\data_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[5]_i_1_n_0\,
      Q => Q(5)
    );
\data_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[6]_i_1_n_0\,
      Q => Q(6)
    );
\data_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[7]_i_1_n_0\,
      Q => Q(7)
    );
\data_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[8]_i_1_n_0\,
      Q => Q(8)
    );
\data_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[9]_i_1_n_0\,
      Q => Q(9)
    );
ready_OBUF_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^data_reg[31]_0\,
      I1 => full,
      O => ready_OBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work is
  port (
    actually_empty : in STD_LOGIC;
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_ff : in STD_LOGIC;
    got_it_tg_sync : out STD_LOGIC;
    handshake_go : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_1 : in STD_LOGIC;
    \^state_reg\ : out STD_LOGIC;
    state_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    take_it_tg : in STD_LOGIC;
    take_it_tg_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work is
  signal \cdc_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^got_it_tg_sync\ : STD_LOGIC;
  signal \sync1_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of take_it_tg_i_1 : label is "soft_lutpair7";
begin
  got_it_tg_sync <= \^got_it_tg_sync\;
busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FFFFAA000000AA"
    )
        port map (
      I0 => go_IBUF,
      I1 => got_it_tg_ff,
      I2 => \^got_it_tg_sync\,
      I3 => state(1),
      I4 => state(0),
      I5 => busy,
      O => busy_reg
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => got_it_tg,
      Q => \cdc_reg_n_0_\(0)
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => \sync1_reg_n_0_\(0),
      Q => \^got_it_tg_sync\
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90909F90"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state(0),
      I3 => go_IBUF,
      I4 => state(1),
      O => state_reg(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F9F9F60606060"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state(0),
      I3 => CO(0),
      I4 => actually_empty,
      I5 => state(1),
      O => state_reg(1)
    );
state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state_1,
      I3 => handshake_go,
      O => \^state_reg\
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => \cdc_reg_n_0_\(0),
      Q => \sync1_reg_n_0_\(0)
    );
take_it_tg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82FF7D00"
    )
        port map (
      I0 => state_1,
      I1 => got_it_tg_ff,
      I2 => \^got_it_tg_sync\,
      I3 => handshake_go,
      I4 => take_it_tg,
      O => take_it_tg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn\ is
  port (
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_ff_reg : out STD_LOGIC;
    got_it_tg_ff_reg_0 : in STD_LOGIC;
    handshake_go : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    \^state_reg\ : out STD_LOGIC;
    state_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    take_it_tg : in STD_LOGIC;
    take_it_tg_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn\ is
  signal \cdc_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^got_it_tg_ff_reg\ : STD_LOGIC;
  signal \sync1_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of take_it_tg_i_1 : label is "soft_lutpair8";
begin
  got_it_tg_ff_reg <= \^got_it_tg_ff_reg\;
busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FFFFAA000000AA"
    )
        port map (
      I0 => go_IBUF,
      I1 => \^got_it_tg_ff_reg\,
      I2 => got_it_tg_ff_reg_0,
      I3 => state_reg(0),
      I4 => state_reg(1),
      I5 => busy,
      O => busy_reg
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => got_it_tg,
      Q => \cdc_reg_n_0_\(0)
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => \sync1_reg_n_0_\(0),
      Q => \^got_it_tg_ff_reg\
    );
state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => \^got_it_tg_ff_reg\,
      I1 => got_it_tg_ff_reg_0,
      I2 => state_0,
      I3 => handshake_go,
      O => \^state_reg\
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => \cdc_reg_n_0_\(0),
      Q => \sync1_reg_n_0_\(0)
    );
take_it_tg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D55D2AA2"
    )
        port map (
      I0 => handshake_go,
      I1 => state_0,
      I2 => got_it_tg_ff_reg_0,
      I3 => \^got_it_tg_ff_reg\,
      I4 => take_it_tg,
      O => take_it_tg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn\ is
  port (
    actually_empty : in STD_LOGIC;
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_ff : in STD_LOGIC;
    got_it_tg_sync : out STD_LOGIC;
    handshake_go : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_1 : in STD_LOGIC;
    \^state_reg\ : out STD_LOGIC;
    state_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    take_it_tg : in STD_LOGIC;
    take_it_tg_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn\ is
  signal \cdc_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^got_it_tg_sync\ : STD_LOGIC;
  signal \sync1_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of take_it_tg_i_1 : label is "soft_lutpair7";
begin
  got_it_tg_sync <= \^got_it_tg_sync\;
busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FFFFAA000000AA"
    )
        port map (
      I0 => go_IBUF,
      I1 => got_it_tg_ff,
      I2 => \^got_it_tg_sync\,
      I3 => state(1),
      I4 => state(0),
      I5 => busy,
      O => busy_reg
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => got_it_tg,
      Q => \cdc_reg_n_0_\(0)
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => \sync1_reg_n_0_\(0),
      Q => \^got_it_tg_sync\
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90909F90"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state(0),
      I3 => go_IBUF,
      I4 => state(1),
      O => state_reg(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F9F9F60606060"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state(0),
      I3 => CO(0),
      I4 => actually_empty,
      I5 => state(1),
      O => state_reg(1)
    );
state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state_1,
      I3 => handshake_go,
      O => \^state_reg\
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => \cdc_reg_n_0_\(0),
      Q => \sync1_reg_n_0_\(0)
    );
take_it_tg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82FF7D00"
    )
        port map (
      I0 => state_1,
      I1 => got_it_tg_ff,
      I2 => \^got_it_tg_sync\,
      I3 => handshake_go,
      I4 => take_it_tg,
      O => take_it_tg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work is
  port (
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    empty : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_reg : out STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    state_reg : out STD_LOGIC;
    take_it_tg : in STD_LOGIC;
    take_it_tg_ff : in STD_LOGIC;
    take_it_tg_sync : out STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work : entity is "synchronizer_dual_flop";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work is
  signal cdc : STD_LOGIC;
  signal sync1 : STD_LOGIC;
  signal \^take_it_tg_sync\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_current[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of dram_wr_en_OBUF_inst_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of got_it_tg_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state_i_1__0\ : label is "soft_lutpair9";
begin
  take_it_tg_sync <= \^take_it_tg_sync\;
\addr_current[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0090FFFF"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => dram_ready_IBUF,
      I3 => empty,
      I4 => state_0,
      O => addr_current_reg(0)
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => take_it_tg,
      Q => cdc
    );
dram_wr_en_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00900000"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => dram_ready_IBUF,
      I3 => empty,
      I4 => state_0,
      O => dram_wr_en_OBUF
    );
got_it_tg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => take_it_tg_ff,
      I1 => \^take_it_tg_sync\,
      I2 => got_it_tg,
      O => got_it_tg_reg
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => sync1,
      Q => \^take_it_tg_sync\
    );
\state_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => state_0,
      O => state_reg
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => cdc,
      Q => sync1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\ is
  port (
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_rd_en_OBUF : out STD_LOGIC;
    dram_rd_flush_OBUF : out STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_reg : out STD_LOGIC;
    prog_full : in STD_LOGIC;
    stall_IBUF : in STD_LOGIC;
    state : in STD_LOGIC;
    state_reg : out STD_LOGIC;
    take_it_tg : in STD_LOGIC;
    take_it_tg_ff : in STD_LOGIC;
    take_it_tg_sync : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\ : entity is "synchronizer_dual_flop";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\ is
  signal cdc : STD_LOGIC;
  signal sync1 : STD_LOGIC;
  signal \^take_it_tg_sync\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dram_rd_flush_OBUF_inst_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state_i_1__0\ : label is "soft_lutpair9";
begin
  take_it_tg_sync <= \^take_it_tg_sync\;
\addr_current[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000002FFFFFFFF"
    )
        port map (
      I0 => dram_ready_IBUF,
      I1 => stall_IBUF,
      I2 => prog_full,
      I3 => take_it_tg_ff,
      I4 => \^take_it_tg_sync\,
      I5 => state,
      O => addr_current_reg(0)
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => take_it_tg,
      Q => cdc
    );
dram_rd_en_OBUF_inst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000008"
    )
        port map (
      I0 => state,
      I1 => dram_ready_IBUF,
      I2 => stall_IBUF,
      I3 => prog_full,
      I4 => take_it_tg_ff,
      I5 => \^take_it_tg_sync\,
      O => dram_rd_en_OBUF
    );
dram_rd_flush_OBUF_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => take_it_tg_ff,
      I1 => \^take_it_tg_sync\,
      O => dram_rd_flush_OBUF
    );
got_it_tg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => got_it_tg,
      O => got_it_tg_reg
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => sync1,
      Q => \^take_it_tg_sync\
    );
\state_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => take_it_tg_ff,
      I1 => \^take_it_tg_sync\,
      I2 => state,
      O => state_reg
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => cdc,
      Q => sync1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\ is
  port (
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    empty : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_reg : out STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    state_reg : out STD_LOGIC;
    take_it_tg : in STD_LOGIC;
    take_it_tg_ff : in STD_LOGIC;
    take_it_tg_sync : out STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_dual_flop";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\ is
  signal cdc : STD_LOGIC;
  signal sync1 : STD_LOGIC;
  signal \^take_it_tg_sync\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_current[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of dram_wr_en_OBUF_inst_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of got_it_tg_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state_i_1__0\ : label is "soft_lutpair9";
begin
  take_it_tg_sync <= \^take_it_tg_sync\;
\addr_current[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0090FFFF"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => dram_ready_IBUF,
      I3 => empty,
      I4 => state_0,
      O => addr_current_reg(0)
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => take_it_tg,
      Q => cdc
    );
dram_wr_en_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00900000"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => dram_ready_IBUF,
      I3 => empty,
      I4 => state_0,
      O => dram_wr_en_OBUF
    );
got_it_tg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => take_it_tg_ff,
      I1 => \^take_it_tg_sync\,
      I2 => got_it_tg,
      O => got_it_tg_reg
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => sync1,
      Q => \^take_it_tg_sync\
    );
\state_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => state_0,
      O => state_reg
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => cdc,
      Q => sync1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay is
  port (
    din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk1 : in STD_LOGIC;
    \U_CYCLES_GT_0.regs_reg[8][31]_0\ : in STD_LOGIC;
    \U_CYCLES_GT_0.regs_reg[8][0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay is
  signal \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__0_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__10_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__11_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__12_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__13_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__14_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__15_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__16_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__17_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__18_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__19_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__1_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__20_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__21_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__22_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__23_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__24_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__25_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__26_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__27_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__28_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__29_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__2_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__30_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__3_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__6_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__7_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__8_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__9_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__10\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__11\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__12\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__13\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__14\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__15\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__16\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__17\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__18\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__19\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__20\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__21\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__22\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__23\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__24\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__25\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__26\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__27\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__28\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__29\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__30\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__7\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__8\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__9\ : label is "soft_lutpair5";
begin
\U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(0),
      Q => \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(10),
      Q => \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(11),
      Q => \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(12),
      Q => \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(13),
      Q => \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(14),
      Q => \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(15),
      Q => \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(16),
      Q => \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(17),
      Q => \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(18),
      Q => \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(19),
      Q => \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(1),
      Q => \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(20),
      Q => \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(21),
      Q => \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(22),
      Q => \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(23),
      Q => \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(24),
      Q => \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(25),
      Q => \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(26),
      Q => \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(27),
      Q => \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(28),
      Q => \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(29),
      Q => \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(2),
      Q => \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(30),
      Q => \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(31),
      Q => \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(3),
      Q => \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(4),
      Q => \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(5),
      Q => \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(6),
      Q => \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(7),
      Q => \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(8),
      Q => \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(9),
      Q => \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__30_n_0\,
      Q => din(0)
    );
\U_CYCLES_GT_0.regs_reg[8][10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__20_n_0\,
      Q => din(10)
    );
\U_CYCLES_GT_0.regs_reg[8][11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__19_n_0\,
      Q => din(11)
    );
\U_CYCLES_GT_0.regs_reg[8][12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__18_n_0\,
      Q => din(12)
    );
\U_CYCLES_GT_0.regs_reg[8][13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__17_n_0\,
      Q => din(13)
    );
\U_CYCLES_GT_0.regs_reg[8][14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__16_n_0\,
      Q => din(14)
    );
\U_CYCLES_GT_0.regs_reg[8][15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__15_n_0\,
      Q => din(15)
    );
\U_CYCLES_GT_0.regs_reg[8][16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__14_n_0\,
      Q => din(16)
    );
\U_CYCLES_GT_0.regs_reg[8][17]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__13_n_0\,
      Q => din(17)
    );
\U_CYCLES_GT_0.regs_reg[8][18]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__12_n_0\,
      Q => din(18)
    );
\U_CYCLES_GT_0.regs_reg[8][19]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__11_n_0\,
      Q => din(19)
    );
\U_CYCLES_GT_0.regs_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__29_n_0\,
      Q => din(1)
    );
\U_CYCLES_GT_0.regs_reg[8][20]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__10_n_0\,
      Q => din(20)
    );
\U_CYCLES_GT_0.regs_reg[8][21]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__9_n_0\,
      Q => din(21)
    );
\U_CYCLES_GT_0.regs_reg[8][22]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__8_n_0\,
      Q => din(22)
    );
\U_CYCLES_GT_0.regs_reg[8][23]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__7_n_0\,
      Q => din(23)
    );
\U_CYCLES_GT_0.regs_reg[8][24]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__6_n_0\,
      Q => din(24)
    );
\U_CYCLES_GT_0.regs_reg[8][25]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__5_n_0\,
      Q => din(25)
    );
\U_CYCLES_GT_0.regs_reg[8][26]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__4_n_0\,
      Q => din(26)
    );
\U_CYCLES_GT_0.regs_reg[8][27]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__3_n_0\,
      Q => din(27)
    );
\U_CYCLES_GT_0.regs_reg[8][28]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__2_n_0\,
      Q => din(28)
    );
\U_CYCLES_GT_0.regs_reg[8][29]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__1_n_0\,
      Q => din(29)
    );
\U_CYCLES_GT_0.regs_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__28_n_0\,
      Q => din(2)
    );
\U_CYCLES_GT_0.regs_reg[8][30]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__0_n_0\,
      Q => din(30)
    );
\U_CYCLES_GT_0.regs_reg[8][31]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate_n_0\,
      Q => din(31)
    );
\U_CYCLES_GT_0.regs_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__27_n_0\,
      Q => din(3)
    );
\U_CYCLES_GT_0.regs_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__26_n_0\,
      Q => din(4)
    );
\U_CYCLES_GT_0.regs_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__25_n_0\,
      Q => din(5)
    );
\U_CYCLES_GT_0.regs_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__24_n_0\,
      Q => din(6)
    );
\U_CYCLES_GT_0.regs_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__23_n_0\,
      Q => din(7)
    );
\U_CYCLES_GT_0.regs_reg[8][8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__22_n_0\,
      Q => din(8)
    );
\U_CYCLES_GT_0.regs_reg[8][9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate__21_n_0\,
      Q => din(9)
    );
\U_CYCLES_GT_0.regs_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__0_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__1_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__10_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__11_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__12_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__13_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__14_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__15_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__16_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__17_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__18_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__19_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__2_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__20_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__21_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__22_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__23_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__24_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__25_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__26_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__27_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__28_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__29_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__3_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__30_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__4_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__5_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__6_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__7_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__8_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0\ is
  port (
    dram_rd_valid : out STD_LOGIC;
    dram_rd_en : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    flush_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0\ : entity is "xil_defaultlib_delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0\ is
begin
\U_CYCLES_GT_0.regs_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => dram_rd_en,
      Q => dram_rd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0_1\ is
  port (
    \U_CYCLES_GT_0.regs_reg_c_0\ : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    \U_CYCLES_GT_0.regs_reg_c_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0_1\ : entity is "xil_defaultlib_delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0_1\ is
begin
\U_CYCLES_GT_0.regs_reg_c\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg_c_1\,
      D => '1',
      Q => \U_CYCLES_GT_0.regs_reg_c_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized1\ is
  port (
    \U_CYCLES_GT_0.regs_reg_c_5_0\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \U_CYCLES_GT_0.regs_reg_c_7\ : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    \U_CYCLES_GT_0.regs_reg[8][0]_0\ : in STD_LOGIC;
    \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized1\ : entity is "xil_defaultlib_delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized1\ is
  signal \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_0_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_1_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_2_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_3_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \^u_cycles_gt_0.regs_reg_c_5_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_6_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 ";
begin
  \U_CYCLES_GT_0.regs_reg_c_5_0\ <= \^u_cycles_gt_0.regs_reg_c_5_0\;
\U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_0\,
      Q => \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\
    );
\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_gate_n_0\,
      Q => wr_en
    );
\U_CYCLES_GT_0.regs_reg_c\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_c_7\,
      Q => \U_CYCLES_GT_0.regs_reg_c_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_0\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_c_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_0_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_1\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_c_0_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_1_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_2\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_c_1_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_2_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_3\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_c_2_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_3_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_c_3_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \^u_cycles_gt_0.regs_reg_c_5_0\
    );
\U_CYCLES_GT_0.regs_reg_c_6\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \U_CYCLES_GT_0.regs_reg[8][0]_0\,
      D => \^u_cycles_gt_0.regs_reg_c_5_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_6_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg_c_6_n_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair18";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair21";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => binval(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(4),
      I5 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(6),
      Q => async_path(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 5;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 38560)
`protect data_block
37AzRMuetZ7XWtr4Ymo79MucxvzA3NRxlbZkUcy29LY9P/aOt+xMsF9EYisUeId6F8GgXYBcyArp
b7EHaGWJuVhryg6/AD2+FG5+87hLYYkVmsAyQBMHfFltwwekye7niOdPAHT+08pE8xCCb/YkARM+
DFgM5rttFEajbafcGdfl4QLFdshgRmBYXinvImF0lBhRwHax5IFUnXUtpCqIHnawlvI1KfBPmRiY
tbVrqvFfmGkVwOneReQBEdF6GK4OzjFQxXwjdeYZ5c46cBhFfb44vXFAB8UTIflgAww+fvJwpnug
1NVcfXohijDk39N3VXpsm1MAhOEkg+GfpRvnF95DnHJC79o6dIPS5C3R6A+xMthIg10hnIPb/Zfd
BzstV+Poc4W8BIqP+c0dyW/D7gUGZWfzpB1Jnrc9Bt/PiC6NbAsva3ebYb/E2y8Lh7WL7aRy/wlP
fekZJy7nPP26s6K3cqgDSO8z1ffYfvg3xTDkh+lOh4vmA2xaXgPPyrG2GPYx02PbU7J/fGSljRQN
9iz+G9yEne/JELfOSml2Dvz9m7HDYb6xN32RDXGsUWZh6tW9dd/1f0dN4rk0GmedGAhLkacB6tZy
AQm8XSKHs3mA4Kn96ggp81hcernaOLN/GeCC+YmB6lt/G9/wsRaFPpAchGogKGVlV+RGuC1FpUK2
hBHRi7yWsbSPpP/ePN6ddEgCRHMKQ+IXMdUHUq1qy7rT38RWuob0QFWDFNvi9fBMLe3JB+gXZyL+
AB93BH44gJgpknK45nwi5cOaYbfzNb8RIAAeEKs5ci0zXhTLVJHw2WhCm1WImF4EBRsBZGbQ77Mh
+kt5CvPKKtNvjGzkRICgVC1ltHvEE+KkQKEbUHvpjMmXZwCPzylRki9vt/iAb4M3fdCLH8O9i2Gm
TV+o7nChpxb0dRd7On2Bo7kYVSnCrKktCcVIsbYrkpDzrr49Jd6ybivNCvTrF6n5QTy0s4+ZZ88e
QEceZFeOCqbIz/o+YCD0zKBDxfhP4HrF3yhpqg+RTyKcbllyqyk56eWRrjJmRApdVv7v/QN0LtRP
aMitjiBfw/6m2Ez4PazHYJg3WJKfcAqoGFA9QIhBDSjGcuiLody1SQ2gEq+HTZpaI2TReUX6ahXB
MIUNESUoPEIebwz+2VU82zXDd0nvUniONTB18MVJTotFz0HoCDWVv64j8y/LxORf3pnsaJrKHrBG
eWjJvtJGj5DUxKP9GHfwd5wWGmiDdbNSfHCg+3RnLrbhsrL8UgC5cGr0nlHgO9dwNNfZmwAEg7Xz
5Ck8kD/OWjdpfpa5SVjV8nujDje8ZQ3RnPgsU7F3tATshOpVjw/R8g6jGnACNxxfbWAT4I6E6Aml
WDbdqpAiNYY/DJ//HpCaqwKOh8lXQmTP4WbmVL9ZN/MWH0Deg8AOyY42Eib9u8wuiEO9GSDC8mqB
Rp+6LHBH/ZpytDtnOEJRfUqvQakjLFslqBWoRwaDlWoXjS3tmtEQ4OzVWvf4O4xTD8cwRB3qBrzU
ceETeTcDvfcGq7u4irPTHT5Nl0z5u2B5CW2ND2Be7WIs/vpsbx6gU4FCZwUOz1CrE6w6LKP1VB0I
1Pt2y/JnqGREY9P/tAZMxBtF/AFlZ+x8KNABvQ/QRsuP6SgeHVdEjzQuckBoIJu+GUNK5sENLzxY
G6ZzDvJkirjW+WS5yhd2g1c+9V4wUgBNE8pAHnp2n3RinfvfyZcnnRwqoujrcAC9iL6na6o62Y2J
CP40Dnx41SBaT1TwUwBz78Bg3lXzBizhsFmOuZFVSpK9+aDL9YNlisL4AudjzrH70TQLkLNqwec/
Z2MUk1YHEEn+GVrYkoXghuL7XKfKQriWISW1C04FKbyGBpUqN3GjlNtc3OZj9bxqBEwQmzrel3c1
O+wChhatNCLvM25Tuay3RwWKQqrCr/HUMJe02Q3pdLVKwK0TOkT8pyYkTWe1tfnw0YFPpAkpnJLa
19mqRmhjfd6bCQJKMwVm78YFuqkyYtNxdSHjMtzISGSe+jRZ4xuImjomqz6C6iCYhy7mM4uAaAWx
TY72QmnMfBHIqy6E113Xy6NxYXLobGj2bDV7IHIL1flGi6AiDaY/KN8rvcUqoqzk3rhxsvSNk6pk
QW0BQyH3PHWZ9xar725KRyULZrBxXlnwho+BjohtIyXyYj6gAIZ+5RHZyGjs0x44BjDzSQPKmkWM
Oh9VD0B3xdpPhTNHZCuE08dcuMKSDpxi38DJdYNoEN+2MHBYi7fCnpM9U/LLnpZIR8lDCv+kXdg0
DVkV7IBC071MUpuuixjEOGStW32ar3qSn/uhcogbSfwJNYkExWHTGA0H9eMUFX0oNWy6JZQUR3W8
MYN4rDuYFGMmDVlRLmCOz3khqHJm/8b841lkrkL46/h5hjL1MzlBEtFbkkIC08cjnO201Z2gyF3w
eqtXpJn6Yg+3WbbGny2Nkb7nuvpMatvWJzGSxQMBf/SJ3n7KSPbRlMNheKV+0uEERG8MmPPpMR+4
q17mqo9dZHadMLZJu9C2O3I+6Mkr/n7XFM+pFusUF1JrluBGaagprZDeVGm/gbD5x8edfFD40SiM
Rwco/rCUqN9LWQelbwlLiEEQZdKiGgOG5t6J8IZJtydhvdDDhVlZEzgxvxIyAuEbiL8IgPV4lH9K
4DRU5bg028T2LMTgAvtLw08jKe/I6w34Ks7FmyqPRd+Nt+DNV6uJ7fGf3rgE5nkglnlYbRM1h+uG
Wo7AFZWkBt4RUaRzGK04wtbX0eJWgtFNdKnTbLa7zjcf5R5+sKgi+jWqKqhZdaXFdoIlk95UL4XU
MtAep017qSYmgi4LMxD+LeaE3qGenpgq2ItvEYkmehfw9sHmqRtOKpEI462xj972ZSrV9OdgaKkk
+KTnT2EZH0jvpC8iz1QzhHfIsiEHTTjg79ieu637zLF4rWs5U82EfBexiOSwMvzxm7bwuOt4wT/Y
NKaEuCEiQ0umwGeV89TG7TgbN3n4LBIrVimoP5vZYbqiTpFSXWjdNFDSDG/bM9sx1EyGphJdcnts
GXdxKhBF4NGXjhtPcxnJRNNqzGaDPrassQ96InCW04tfCGHw6KfqCqUhkucgt/1UdmCkWKYwJmQ3
qFzQWPt8mazbw4biKx1r843dyaMWalXlYCCfN7Qna6lYxtNYtsOgG+hek1ZU8Ft7FkePs5m6xbeQ
ihaVA9CJ+TQ//4GbTd70NzPF2XWSfk8oysE/WsSZYmad+pvugyQ09gBTF/Pp3U0+AP+69pm76HE1
xDAdzdBrapSeMJRwIlrl0c4J8t+AVxOPrRTAWqNo1jSQNbn9VaIgGHgjPX2VaeHy8GxcR4P5EwCP
js7mQhPiFALAG9h4qVCzwYqrB9pV0Lulc6uOt4MNT6GD88tyA6725euUOwowrDWcUu9URSjAqUhg
tqpYqqYHRcpB5Y29SP+vNUOXrHxJtxUb0xn9BGzas12tAXtoNlj7H7TS3xxJkCARNu6iHqyOOTCm
rDvYuX8GUbcUrqqjdxm7KwZMJ9Dhv/Ho92D9YDoCXRrVKDIdFrymk7/hwJHaNjgZgKtIbG2k4TL5
tnzsXCgazT2fIlVSNf+06AB4m4wUrh4DRIgFtLsowEITLagU7nYkkK7OGY9vOAIbvnyg/0/+RlJz
h/SN1Rq6o8qbt2jkkQkqUwgvnjGUpa1IJDo0ztEn07PrMBL5FNfeRRATqojA4W/iU5aTbz9/2ULj
exAgj6s1aD0V+ZkngeghgOhT4mriMf4E22RYj1KfJjvvALwssGXae1LVmkaq+6N8DFSLOYKHc1fF
i3JCuuLdwlAzgUkSGG7Jz5eJ51hH65B+Y1ilVlYx3xCjgzL4F4iqr9kMZeF1QSBY9a7R5Ui9dBKp
D39mbNRiWA471suytCiH9jdnydabjBekMwMhI5NhUU18g26UI8P+9n2urVmxW+sFc5eUHxAOxdki
rvEKqDo3ge96oU5YI8iSRB0yJYyJCK1LiLy5Q8iFjyq74Mq3EInIQOSMF5r8RKHyNJydyNC6gf2Q
m5UBMeN9CcCtrLUeyDynMgAoF0dKm9juzeR/a/U1z+nI+Qdz9qP0TYxlHw6l9RfxfL22Ktqqvbur
aB0f9HwQRWMEleu4qvcOgaYrNTGeBrzWa58S3C2o5aLNKaPZXeZTvlgkY9FBQX3eEoVxFoXhDi7e
LNYzRhG4E6RvGwzI9/EaepoFaxCEVYyEcHWx1OFzUp3OQPxIyMnOaoAT/2RNhWYYaIM1QDVwVLcN
wlxWHhNgcGZ7Wnvc4zYc6apCsWAyWv/irvWw7fr1DFuy1ofhxMHLx/ua3J5qjEqyHLiJbvIXqqEu
5W6ybptHqczOQ0WUbPloZbjmmTlyf+188tM/5Q7bcNCHDJCpoBv7mol6my+49HuUw3/A+8lWT2If
/TqZjvCI1agcgoklhPJDr1kH6TVxm1ehP/mc1xOO9GMmvvvGtREIHvZo82t6YTPxAEdREZHwZWXa
qhlH3WMvlsB0YaV/eSSnE6vTUM8mahUYUvEGpi/cP3JJpOTvvz6u4K8sMrfg+0CTByMjrrYv4Cb4
lkeLwkO0lswMdbEtcuUrGSlgD0kIUAFP9fu2DsY9tb4ahjeEL0lF/qBvyTHa8IbacgPfZM66YGpI
h1VW+iVO6cjcG9JcNYX4GBAH/SrPByMSAISIFtoi+Ro2LuaNFQrcyInJNB0CJsAhCWl58Va6Y87t
gMxgyxQLdJIeow0ifV/45RWyk3T5n0E6k6/wKHyYKhGqDTIPONkl25EimWKFNuCikYlc44kM/a+X
iNytC7WO1mAbLkRxqxprZkA+IDwh8fBDTIXG9btzlxJpO05+0DH5A16agKA27EdIgAiRFp0hWK4w
yCabhkh8j87Ek9I3xZ1LRzH0CcKGe/kPjHQ7Z9SiDdiLWQpFPXdDFVOpehwnbiqA6q5EhUO1fxHJ
fJZGLpn2JMGeE1vbOn0zufYRzmGDzXef3jGI6/m4DJKjIlzgkVPYNp2SPa6Nmasx9nXuuumLAYsk
iYmx7R0KQmKBkaql2z9BowEIpkxSNfCJEkntJHQH4VfoAs6qX8MqgTApCD4vLvxfy8CBn5S5mZYA
oHGc1Kt4wJpDhKKgAgvCeOMLDQMo51YDdZQ6v3POLbxYd5407K/fIbBGbmI2IxDlH4SQGYOlCuIf
mdUTS2Mbt6NK92BN5Kh0tLGwwL/bo17pHjyDK7ogmvT7Q1mSApV5yOu5gDm38TkgIlbAxgt0cNJv
dVUcYcQcNSgzElWRdlQov+tZy3oGQ5Q72/k46lChm9wdYLdqhbiMNEcSY47K+V2Y2BUGeu/WCLFk
BUbqlltq4niwe0W6T9v21qF9/B9zhsiw0/RHNIvNEStCggiJDYekmxGmL1Vf1BZ8DcYrkedwf9wU
Q+ArjzXJjyj6bIDx/Pk1AMmQ5Jl+ul70yCbiizx0FsEUGul7ougDOCKqQF4Y/NSfPY5UzFzM+XSx
T2Ye4GIRsXGB/Nya2F7d34GylLrBc4rUkrr2jwevzwwZY33GC7CdKkiUV3p8Xp14CtbdPI45ErMk
LA8KLFYJ1APjKKAHX82URV28tpupFwPjfxe1rgS7uDQh5jHBcbslItQ4ZnVgJ7gY8e0tyf9YoSyZ
9GLAK8UWpNSo8Xj5FRbuwBg2CphQbJG7XV4Ap2GY3vKSH9RAxpdaMGG5esck3SVORLkJcKtuz06E
Wzs3KrXAjjnLr0cK6RpCGK4jO8KsKsg6ci/nQ9VU+EP0TXQAknewGJ4/nWT9MjgDUXa1FCFUJBxA
cESvsitdTGj9X/iihwmR1fLJcPFCmQHMrfiTyLq88JLBs75pYjxsyBicPJNorimpdpj4sJPEJ5nB
0ZWR+7NSQ76dcmx+iTp8WjMVs4a78BTZichcvG93/Nkh6C0O4/LaiQGn1H2oTX6A2PduX0fXI2JS
UlaakMxbFvahCYXTOzF5+bNtePrhvVXI7qX4cC37MniT/tOAsiVmUhd0NSmJ6CsuE2h+g3hIWUFi
LUnlnJdTbFSQagzQPPbfT9Qd96G3ADt12sgk18ciZfPu6CfYezNwH/O1QJyJ8pbb/CYPadjJTTSp
FR8lqlxJxTd6qAUnI2GLVFpcsfyAo30AZN2oOnK7q8Hf1Fu4D1a7i9YZxAYN1QL2o5UwQ/8MyuQJ
KQhN6Cw/rMW4I2zgOIQtjTpBacMcKhWtnu5UuOnN7kusvHwYtWXfrnhwwGFcekwBNaznm8zoqybv
693T+AZiEGlEVqn1Hns6Fcvq7nt7U2l3+kSjvIoWAlY6P8LjWALh+VIuFD2jj2AAF336PiaSZY/E
u36Rs8/0XpRGiueMHjQJGYSnUbnKm3x50NAvyulLnqqQCvGG4tlHDbggCpWrgyVSwglhb6lUm5hU
DVE6l2MDO6I5HkDF9gjDsPX89dyXavu94GEHkIuGO1HZ8rbXsSuNx0S6NXwchW/MbSKKc6hXWrmQ
FWJq238CZq3GafJDLtPxyzCgJ2c/0SeF1cJdXMB705mh5bA4CIN+1dw7uYjvdGD1zH+xPWIwpmaw
ZFjOazDW0gjCt9+JTCf/U+insgQsEKgoC81CUJvPm+OkVvEEevxcTkhJu+REva4e7F8Chg8CazZi
DzIqUxycwFa60NqMIL680qTV6A7fYDvarBMlcJl66DWTv673eBLGfUpAT7ExGd6rmHAo880G6GYM
KZ9Ktl5xKrzP0WZePozQxAar23s3Un9KbCtJeAD7HpC1Iel2czT77S0RcbBBGz2z+d05jGls7zG1
TNTrsL/yAKl0JMzRNQ5iQheacy1ygRo0mWGZBLg6RyR1nwgt8IqqEQ1nR98baNNw5XUKv4iloSgp
ffRayO6JaiJCSCPhmIDRmiFtc/bQ/7fKXnzq+X03QdjKKmYWlqi0Wkp8Ji0IsU8sHLcZ74m6zVTH
CivfbkmqfZFIlJleRlSlQKk717Yf6U5ApQvIl6fe28AILKxPb18XSrGJivQpzJTEM7YRS21m8oih
+4YKaSK+8O2ypAnBSidimQc35wefTEis6GB4D6yhvGoKEK+XnYLRZVbLNCK66QQ3+4nFjMB8OWM5
WW3XokxTcxOs1NzsUgcl3XzR8DDl2+Gos9DiR0lx7XfWnpDMBAOiGT3razKTTg0hStHFlkzG9EQZ
LA5G3hO/RAEMhp687mjKwg5/gmtIU/3L6RxIw6grcKDOENd9BNHDqmqIUWHfiVJVLHI2SpLSwIgW
Swxxf9srZH1CsSCDfPcR6b0gVmCUsizUvGrLqZeWvMFe83eauUtrjjChxz4yLW89MaNoAbKAD/XR
Ka73H4W/puXsyfScE1STwxNVlXARgkR/hvA5XdXrJrjeRmIO5vhkkITdrfhSa8+6P4DHVUjYvdJ3
MMO41HNYj1olFjh2kokkycKMOyNjhMvli5Oq6KPpQI/3Sb4VuF06a6q/6d0RgHlEVTVJQp61tQnm
2/PH+WFZAJsMu7mjuqLPSwF0e+c7U+tNbQhB9kx8p36qOgrW/UJoLGK1xZw6skyFBhv/keCxfhNK
HoTJBYDMYntKpb3XKJHn0p2E7VTO7h3eH0jEb2ZEpjHWtnWYCohgOjkfFgvaCL2MfX5JzAAAJABa
tU3pU63XQSHWMq06/VZDZFZtdUPUFK8v0LOOORz1EGMUyaPiCJ8PrlsJrdDjFj+cSaamfUdSwhGk
fZlQYkBWUgI9VerYHi9WVnMkneFIeqM9RV9N3HwrS7FEbYyA5lm1bcrwHnqxgOTLSKMOy9lBQ/yo
3Trn2xvzR/iIpp78KJYBrt2hQAsKiE2aLBnmTB3HGuy0xYZPc6YVOt/C2sI7oyBp4uqtnN+XK1R2
RqYHNj9mGKJvHDbbDuQBv6FxfQFp5me/xxfmZ+Yv/l2oUYTM74g1FMDIhkEOLX9vDs21SexY+THU
Sm7WeyGtEXTypgTGxgi54XZDLhAkm7YwdzTf9+XgRPkaCPfO0K/3IMw2Nf2UODLbwUNMPvQvzX4f
R8jjvRJhfTMMvvQoI1rZBfg00iLLpUcVHplUmKCwH89/mThyC3gtVaVt/kWF93C0HFp7Co1eiegm
RzyVEvH4UfrA0IiY4KqW9tenA52w/f6228eb8D0FNVGHSGfU0icISEe4oRRf6bPm1BvMHkbT1F+R
BW145xgj5WgwZvELbkhDIOj+i5ydo6+bpuDoE90oPzT96AaczwQsab5pRAELeWYlZOW7Ftqui9ya
rEjcb5bpUeeudb3UzFzOgk86agKCwS2q2PYW2x/dco1/U4hDl2NufSNG5YIy/W5fhPfZaYM9b5Ea
CO+Go5zEycnfVAXDqvl3blf6eW60WRzvuzHF6k2F42vbyUm+cqOcKgs21s+Et6dih9PcXaUnrHz7
ZetS8zSgcFCzfBpQ4pZfBKtFRGw5RmhmaUY7MsC9GS2+xZMi3rYhxOJaxd274BCgOWqLw/LWzlGq
xlxH1+iRqVVqNJanM5Njk4rMHupOEGDszMV88xTsuUXf5MpO4wGqKEApfY3Fn1Wkhv2xXm0mNRvH
3uvM94CkFWBmbUGZ1izl4ljlQjOiBFd5AIOus3YqBmzUOU6lnUDTvAAz1ysM44LFtD3UN5USxXzf
mIRQguVh5kg6LGQB1W0k2mJljJa2LjDenETFd7/UAuz5TChgeOO9O6nlSwPUHLW/echPepJhhZP6
KsplfiVfplUO4NoBJwLoDrpMYMopPpsE7LJkOuzIaB60RFRfx87nAeW0zUnM0KBo57TUKMgtLnfJ
5thSQyuaQ+oCirJR6VP6c4lG2KjV9gext7eqvBXMQ8XcEWXAMfrMUfHnPa6W7wj7gN/ObQmicmez
rUk1a3qBJfAlMd0VlahGVeLnUrBqBXMhKHMn7O0wu05fitrz2oh4hgv5trMKbtk74Lp0p/PgNWyg
WXdQ3aKA+v2VlzbhDQRKd31Or9nU2jiMneAuOh4ZEDHNENqJ56eghZRb6VGX7gA4s98gQ17g4S4M
u7Dd4MMEgNu0ydN4eqhLA6MKRXICJa2CoubclvD4dEEw8awnF/oVtxdrIZhae4bvYWqTZTpUA5m3
gdq7gTKNzzDPVD6ILh9g757X1rX6qZ1ea2GZBjhexlxRFeLiA7i7OIPc1dzVl95ARTrKZDC5hLLq
A5cQQZ+fOLHuRmlDYg3htWy09h4ZurtYwe2ZBWYcYn1e/ICcPt4URDDoO5UErkOyTyPgf6iNb6Vr
L+OQRo/zybLzEt1dVwKMFijWMX5GK/XzOQuk6/iqqqWcPQ7sTlYceiLNXa0RRsoJ9b1aJaak/thQ
7YHPS9m0RwKHFYeXio8p7jsAtCXbCsSr5xu+84GCbHh7wJLMA84HxjL59uBzhAPnnpI0fY0iZRr0
pXhpavdPzEJ11t/hqI6tG/GbgLOs4sprQC6I0VAiY+KMMZNFIQX8vrQLRo4LB7mKJwxgtUEOo9wu
4kQHTiB1KujjhDl520z2PaF/i0yXB2xqqDqlza9bdRTi8JsRGlvJBqIsx2BuTm06rAM8uqQJlM/n
XNb+RJK8cGrniXWbSHKfuoYkbb9nUQE7Tg7r0MbBE/Tnnq3yKy8GGUQz6LEA/FeBZQl2gTmiS/XA
QOgKVYrLrfjFsYspcI51T2IL8JilJIU0lCKmR0B71I/UDXVjyZO+qp5VfvrzP7/+LymUobPzndCr
hWWT0pM2frP95DhqpQkQM70+GiR+jL6QRUfToyRcAGP1e1donvdDapRWt0iacxpDOm+XI9G4Ewz/
yqBYGd3m39RJYIFj6po2kQWHwfR7mQMVzG4TzBGhY+UtpHjUFDfvhYzEodLicIEHpbl4Mya0Yks5
dlBVhyaOv951fwiMMxdAMDYpsYHJKCxc2hKyrFGRmmBoj4hnudD+tQ17bCEWr3HDMyp1otYW5u1l
fnVkLcSX0v7ioUlJBEZ7wXc1W5Qjd72IYuIOpFzOpGg/FAIeyr4x6R1q0pbojNcGUhZsBcdV6SFZ
IYc4XYIDN/qt1IRFeQz5bGnatvVx4fiVAEN+6NruWh8T6GtxWdAQ2smqf0OG53LpNoQ2dhGIjSCj
Z9jLrxG6aXwUpEx41/hKzp83dqOEXjbRwc3ruBi6+9RxBIEE4h77eOG5IhMCf+9jqF32XkfkUKuA
+BfWfYdaRCSk/i/0tFKSbbX0seyxJJV9sf6zUx/LjgP347lnroRFJm/O9GdEE0gj4GiYMO/cZuSO
n+337nS3VYTenvmjhC+wqCw7+DMiOkf+URn9Xcugkk+VooOLKKsS9YEtOGsvbVUjQsFPb1LEzWye
kBxd3O13Dh7x9TJ0zkknvKtP8qpL9ee8wenlWecPLBg+alJF6rfOBQYtR8bKdCcRB1yh6eRZdODR
w0obHS+0CtyDha7tNF0R9daEFrXsdi4enEK1ezevuPN84BJY1k0JT8lOvs+QdwcHu5G9IvXa/XtZ
1m5/iUWBDQs9gGmS4Y/gdCw9snz6J/58tj9batIhzn0klfF4Lf04Ly8ujSSQDq2I2EXVSiIFVZXT
VGZA4sgkeXVHYXP0DLpJLyE2ILvBMgyi9iCC0sZ1ZvxYvTlB6Sfu/ST+bC7ssu8j1dGXV8mH83ot
6kneGQd5SycxZmAF0sIb2M3LTEkl89Zm+6Y26tvd4BsPvs8s1f3peS0rvSwX29zw9giX7HHNynNJ
g5ViKdbK5yB7NhX5IIqjkLQSoS1g4OnbxFbuQS9NEjBzNHyHUrHXvjUBNljm7HN0nmMZlJEMZKTa
axIBpvv9h4ilY8nQDnilX2JDyxl+4hU8Y1fDHyGXj50GQCtjjnXGjfcsnG+qjO7jBxZ0J5j0agTi
ycg8G9KfS7bVrEEvN0b+oetWy7X6HxVE6vnBVBH/xgxTZ/9uo3CT5mRWkqTDXQ+Zn8VKbVJrHAvi
x1CM2OX9OCgz3usgOU4HchTJ4uVPKXsmDvRdoXZ0X7H1aY64PBUP2XYZzg5Rg4O3nmKMi5wesZrP
aSwUjsPOYjVK9tZyGgzUHXWy00eRRPJfC1QhKW0DtoYGCmaN15Fe+k41tSYTXoj5sMnzXAQINEPb
LO8C/R4y0nUBxMbsCrKOu9cdKzreEkqYbrICKNc8pKgSkb4awj2zYdcGPcijmlpmHX5xSW3Y6p3S
xcEl9XMef8u5VudZywxlp0Nb2OZoBVPmCmxg7Ktah/bdorti6mUqgeq3ItZhqkBFyLojbK41HpVi
jeKJO977mlNd9Vs1tUGER2kZR3ECGeBWL69GuBI3G1+7mJxTi3FOJA4b8XsuXonHrBPtWUBUqaxU
383BLEKm6I3mbfz0A+Uqt/NOf8nCM8OwsjkVmVrVDnNSGVCeNcS/aYQwDjkRd/n6FKt/3r3gUtaB
olFhGMrEg1P2Bq9WP0fJUb3xYwpoJr1M86eyCJzb7XVqsL4IPEYk5o4EvbjAO1Rg2wTjdN/Q3CW+
6OWymFkKvXzNkgxz8J7LpRHRzKX8Of2xZ53S2POKLo7ZMyGwSN8eRNdZoY2rqv9tkc/JKtl9h3VG
qywsA5C9RNwbYlcC7oPi1gl+OsQVGOesIJAG6sNX1jarAw8fxOq9JdS3b2SzGsx4q1Bl5G9Wrfd8
WKLhhGY/8FpEYqt6cjcVdEuWh/FInHasNn/NRytl01UcnZDaHL+eZIU4QHDwRe59Jj49nXNhLzhT
CGiAr2w3FPe3D63U7PWYo3iCZKewsEa3TLd+PfxJxi/NEwpbZGYsSPjSR7sZM1562UwJNVxVDu3m
AtozQrb8hkO7tyo7sViyPMYlLHoNHvhTT0MizBUOEegh1jCxYuNIjI43fbH4mUBAfDsyKgk3hkRP
7JI9YyVKm6muMgLn7JYFHUdpuu5Rh8533tBEs4HJcc9ss6JYKjEi9qnjlWwXR51CzQyR+yiHRmBN
xX3ik3q5G8Ip1neOb8Ouxq/VEvIiLixmTDPl609n1eRGfEPH99D0TmF58eexLLpCsnjV6r8mUvAz
QioLoKEdvoGu3mt7NJPyT8TMGBORHPP3lB8ByDF788bMuuajcz36YM2UsIl8SMJ/UbbdjAaJvsMH
lrayyVtJsbuSiL/OFtiAnzucpBMC6Q4oneK3Ex78DIZZ/B3AMIxiXIRMU3KE79wAceglxhW8oWCo
MNhyjcMW6JOwo62ncQKMWqvHCXEXNs+ZYwFwzFLoF/wquS+M0IQDzC7gNKa7tj3UognZvQOv9fA8
ScSUcF1a34cxvVtd/+6tXWV7KvWhFeFTeDWqh/gjmEvr7F8aVejU6DF2R+j77Irq4lzF8RRbBm+K
+WqPFZ/F6KDYy9rKQOVxVCP8OImQ4A/EzNnbkZ19guH6NELr/r0uiKMKDX1Yo5E6Rlb1XiOO8rw5
Nqefp+BG1MfmYY0B2OK8Wntp8jpL3lYQfDZdHu+jry6dGdeHODQwymmyzanG3MSmf9894R2k6Sa6
9SLhSHrgpMYqAuOSRUL6cnBUP4bGs6ASEIijJ/cdyRksour4KlL8LFdT/rVyJDQ7uogYZOXiIz7G
d5kh6JgShUPBsauzbkLfBcad1Hn9AqbDyQtDfb6iUqOQ4ojNn7NNqRN/8IDWx8LKbkgLczlfpQkS
KKk6vapl1ibQxikCQKuvc5nLEOKhpM9faFceiIji70LIGhOK5l0e3sCMN9MtOtSO0+X0qSmS+T4k
ls3o7bHHN40xqOuihBu9PU6ezhkqg/hh7lXH9A2vAFfKOydub4SOx1RkK2BIJ7/YjHALuTs//7rf
puPbmPtN4zEyaP1NCUlRWhBJVPMN8Pqvk02ByDcM128jfolehtHcD5c+7MVz5BOXQMUs7kYl/pBb
u3YNVQLlrkVJeUJXoR7RE3QNFbI5xNf2EJIlG2jz11lMTjRoqD/uDAV4wr5H3BvBphdmHA5kFYxc
bsgb5qCTKeK2wpfSps8kmFjF8SGMoMxisxVgDSeK1uc6DnYWLDI7fhgF4axK0FmSkUyC8Vd64XL6
nTOIZGw5F0XweCXECCLcIpOdB/TbUAMOtdqCJxi1XAZDCbJCjAgloia7wqiv85Md+mX/n9k6cH8p
WiRgsZO8SpGdrw21r40QM9pJvyRPqwTI/vclEzJjrKvhLj7vmhXoli9akjdhfMuH9wRAmhojf7kD
xsSDPOnE8hvUcbtRybEULajIGN70JHBFTgVA/3Lu3JJVnSNdaeNDuEGZKhVHJCZ5beoRaLFUuORJ
aA6AApfJI1wDoBKFGhDMz+kS5wurnwNGZmbwOLDs/+h0cKtMKzCzGN8wwDnU90tX2jXss/OMvj8h
ufPSwQcq5wuetjibu4wxRk6hvVrUE+QybrRkQRLsDsQ3zJstRgBTNfpj1nHdRTHY9NXQ9HkiZ/v3
41j+1jJSNs/PFettM3sVxnsnOLpOsUS1noTrHz/7Wo4Q4OP6SXWYdN3NARbBsgabu9fXBrPoRbKh
OHhCRREjf6kKWPTT1T87ubcKrTM4fZoQMWBqhLvgvy6ibMaGel4BdigxrOCxRsrRf83b/l0o3X63
xOCpoGGoP7YvH+ySTg3qfI7TTfY32bv3SN3rmLZq8wMRkM2EKAxKr7CcFLP/hbe6MmhinUXbb1DW
Wr1cCgrJVWsV1BtjawHELUU+KPRMOATUS98DoheSg3tiAJESk9dZeGbEYfGOdUyUJRYAv1dum0Gb
vCzLDG6ayMAit/SHlyyde6hfHlpnl1hNvuWRu8fAQBnDnyPAJR8evM3NJjnRjeXI29Db3SLzXauu
ac+xu40vluDbrWHxFV1PEQx3ElipG+M18eodLN4NKOpqcUMLP1aEdMHLfS4b1Jj5J6TBbJvT3lPy
h96yoOyp9EJiWzqWOr/okPVRfPu2y6caW0CQhLlJ4LElEPwXiqcgC334BPsyBugSsSlMx1mO0jqr
kOmlj8EB+S/zW1rc+hQzz1LuGOBfdqhmjA8agE6OQ5oRv0oLalgwF2B53jIoAy7+oSHkZDkhoyWc
X9wtwDxXVtdVEH/2jYsJNViD53adJqRbyONFpdwuWKmgx1E7gxz7CZM+iYTjSRmfBTzH+5rOZqti
+ydkOo2c1zlEOJqBoW4HE1FOFPCTLZGUhCW6GSQKPB5lyriOHc2CEggGHi7FKKOK4t19eIzKzILR
XuPgRyGpK/CFnPx3O+C4/jKc1tDFK5ylqkXMJVk72c13dA5rdYZmh2cQoPkSMyAhzvioZnpJky9L
xdokpSK97hVQkd4QivoQhszQRbTLq3cWVl7bH19YbTwtguGQHWtRSWB8TFZRafv7PErn5EntctTn
t5upX9g+nsg9slNverCOe65+Cfte0bOA2NZ6iH2xLdUimKxtGCy2a6Ro8e4FdEnpLFn3qgK9UqaG
/9lv7AKcscOGRnngeRThr+VVOUU+HJD6b4+RjWD0wcrxvdo7pSyrvBSQ6952JkvY0xJsyRtmQQdd
zcDMG/r3PtANpt6hudEVKVoEEQM6yx84CmoPPnKPxcYfVWN2jqsHrzl4lZCZrlLhQp2Lk7xSVvzf
pmasidIPBe3tCTzWYhRzaTtyZT+wja/9qVrL0JMGKwb0w7oaXCk/Jsn8Drk3kWsWxI5F6id2OqDz
O+WB49mRboc/NkSbxyawJscVmJbuB8lsiGNoT2x19rhXDHu5g/DCFNDNra/ifazy1qdQJaAXHiaQ
STo4aM/wh/67PQraS3KLgwvNemdKJzc7KJs27vQRqX6RD+S7oVuum0OEoUL8x/zOke9gOZgDO2v5
0u+ZxJDc2l4dQHZjddeZZgcYT8WGK1BxZ6SoC385+Nh3MkxtJVswkJtxIJiPeg2/xMsmcpZ1uWw+
PHbzW8PIUGndfHLiOgbTvJlN61O2DzSMdxOvbtIdbSf4SsrShZSs3+M3gs2HxeqXPAiHFL2ihzy9
gDgVX/JLJ11dksS/YEk4yvcEsNv0ZGo6MLrJIUalL3OQias+x3Qw7WFTlrG24MKu9ZArBjTYmMlL
IpVEG9stx2HsYD517hHlPp7AiIwMMVtTNq2BJSt7uzbsAqfjUUTPm8l1S5n2wDBRSlJSEfMVOVhc
kb0ogDsjXMfGla+NBWEEGXDRrlaEqAPgypl+IUVpAJlbDT0D98H57FCsP7jO3Mn/kmlFwcuhtjFP
Yedfi73houJqGOe4tZmdougk6R6JuUPFNpfVnSwxXGU6WJlWt8uvmYfYliXurXgTjPTaoqNiTMYp
lBqdYL5jA6Rkjhqp5ap/yP8q6rtmY5lwo9EU+wFHF7Vsb8Df53vjvRiHiRsFEBDoQP5weN6b/wPk
1ghwrcVSyRAddOj04pSOigshntMXie+D3lL3u37Ev84DUso2SgfHUYmp6ZRlDbivRMEfSiYG2iGx
oDsov06k0dmGp11GYSnhRWbzhwhVLa7oZshoYNX8W8wApxa8gJIP95sawUmh7IG+RUh/5S1DtKAl
vy0w9ZbTyTXOv7pghAOW/PpqucOf4cwFT7FVPiUwmXteMjFitgsqCQ0DJ/smI8W1TTSFabh/4pwm
71H7xpbGgCICJ3qYNwxcWSqP/WxTgF5lgW5cnDHEGqsLUU0Huzi7fTWuaAA04ZbVTNF1hz2Th26V
3lWhSoOtFj/NGQeOWEF8aR9IR+rnpeajQRe4swbAoWG0tb6W8aEno2wBPEQiBuQgEbxv7yVnIgmh
2yhwmSQnQ+2PRdVrckXhb29xqyOxJa5A73hS4Gq/u0C+Fi6dOkclKr2ZrzHKnzgKWMYVHAw8ebCV
ayB/jUTBxYjrvGvrdT7pfsOXKtM0XVoLCkioUUKNk2ivsXoQCojujctyVPHwNh/oOnhfoXrLV9z4
iThiRzxb45ZdI8hJUl0VoaP1AycaFS4QYIJZAGE64yAisz/ygzrX8hxCzgTeHlmxBXO3fxmVjHV/
PxyOGm1qZOOCparVhAoJW6T0hNZT0LA7l/JHdjaFM8foBTIAE71KnnnPDVuVT5W4S2SuIimos/gU
2h4H4YK6dTiKpeYgOjI9MXaBdl7pkQMZqgrgJ3W9cXIv9ba9IFUOOLLeEKoJ9hxyuXlaRpv5ptcY
8oLudDFPn5p+zmzKMsOyvdvZDHzGBM8zzLD4qRl2ZOWcYb6IXkWqHMYD3ihzsvuyO1UN/bAyL68K
TmduoOKC42kywDrwbnvpACXS35b+YnsYkrijMOhlPoe+dPhJA6mswtW9WRCKQj4zraw/qzUO5SLI
8OUnlD4x9naIDAnFuHB0Bx3sH/ztbChOCUA2SXD6mrmSbQkVJVPWxA79WPY5zpaSmNHW+9/5Frap
Dxr07z2Vhi26SeOZLiOnuPYydTfq60RG2bHZlDakrVBNPmRkksVmx89jIA6hWM8rO9n7l+0vVGUY
zGS32Vw21GCfrnaln0gvZc0jstWitVdV/5SKAlvL/KSp4UJRzLk4m/y1hcuU7x3kriLEfHoN16A6
o8ZtxmHqK3dGKN13HQPeNvWxN6iBDXUTg2LWfk+pOfHTYEnMG8DHjn8RffDWTxwM2Ro8vcrJ5b39
AIB3a2cwhNva8z0yE6KS60E0SnSo3nbcCcRyfchIgIH7mHEZJasqRDH9xqid2fz2VaO/ZSdayTW0
I+1uE2dt5b8/dmfxnkH7sj5VbVmqakawY7gSd9PreJA7peNMNIMAcFaTI+0Npxm6DLKHWumLatSo
K3A0V2bc7CZQ+V6lo0g7q8ywsN4TdofjhF+z8PIIpBHz2Mqn9NbITTDkH+ZPFQ32BATvUKjYynRH
+wNgCcNDLiJp5D33VhiL+inIwJXQMixfnVMrG23YnnwsZji8VpAuN27lEGo8rVdnr9sFdenNBCzI
q5A7KMmRGuyQk7YimzvmGhFe3e2SeAKa4rhyf9LZkFDMRIKMix/PQrUhWRrGyEL6jHS6vCxX2ijr
n2NOGX+fjIisc1z3apxCf08M0opOfbp8wrkyNF77b4IMdVHoYedzvhPVODlnB8hVLldGUyFGQtLm
Gm/KzjKkt41sU37hwi5jDQQnZvhso7QgxOl66+juC2+6y064iOUadnzYvMEKpDz3apSRQvAtDofy
C+JwpOLwqmqDS6TeDGLJM1s8zLqgow3V7yJVMSWzAuh+hMdIWxTUlrXOBzq1zduE09BGfGDq0Hvr
K4BwPE6wFXm9h1U0iZS54jmYVCcQT9JSAKiKb8Ztssu4Kz17nwU+p7kbiX/T+qP8gBquZj4rwezk
uQIj4iUykB6daqINyzy0BqzuJkHVcLFL+FTp0mfk4trYkg91wgzpA8n/KBvRL2maUMAsTAEYeGQa
+y0FHQnoHcbxihBIXBF7/ZRmyqlcmZetXwaV37mfIAjJ2fv3771kiZSeoOZ5nj5ic4tvRiyQfCNx
TD/hbNRo4Q5rxLHvNoNif8hD1ktrCGGgp+cT36TibVz/5Z2YZGqIgN0/ZE7/MXw8W8SPsvQyqg8B
0QZ6KPDY3P8xAAt29FOt2zSBXqupOtu3/iIIjp/ArzpmHubggZeVULnFJL2Av/eDd9beTZuX1nsl
zQFMUHV4I4Oc4HglEcj0bSOopT+hLXwqOggNssF0bd/odGY50NkSc/utN77Po+PsQakNP2ySWeGV
6oL3geps7XvJUTYog69l2JEVJmFngyK4wyu4kjQBCkTX5xu8ZTxkG4Ffe0eTCfKKRihcpY1Mjldi
YM7ccJHgbWbrtjvXQFVan1CvtMBDkYb1F7/GSBzSkBHCti32l/qlHdkOnkJSeBo9R6yAKZpPwfW3
67OgHjLDH6ms/p7/TTafrCBFiYn8wti0FuJs71SOTx/6Vp70GkPOtGTxhk7GAa5NuBjAWTYM2Zvi
VP8h4v6MzWmF8LdtIyK1gg14HlW4szj/PLBdnL+KsjcMcZd1d9/wTxnxqNGK6OcZfoW6+CY1NQ72
FUd+ppnBatq7dABGAKxgTcqVxaOWjH27WbJF4/ni4w7fsIgvkI0Xt5s9I+/KY357hGY+q6pAQlAA
k2p8gkhKu+Cpd1gLyfsI3oRWCAwP7X81oThYzdeXl6mzlAlvOYu4H9dxndJFp6OuwnI1y0yoaw8w
uyzCJWsc8LPIVuyWIZ4FdlRiN52/ppRigqELt5e2frLPM/LnBbEAS0EZdH2qRGn+ZwL9C+fHFkK3
ghz2zXA4Ia2WReMrA5ecq7jLLH0GsHZrl6CCjHC9KT/ch5yA002P+f4e9UKu4rrGKzsMJR9S7+9A
CYSKl7t4MP7dvZN7jpE1zJZFWI+APOCmdhbdtoafD5VoYr3MfC2A8NplbdDCthj8+0NUKwHc2jwq
dVqCW3n0WrmqNf9mCBTam1+M32QQCMmSRr6pFiPBC1yPIRO/4aaAVE8kJVc8bcDN+4FXqq5MyBrr
fq7yFOApVBt4wXhSQJyOuVbt3/ieHJA5nnXPnERY6xogLTAgp7f1YvpEQSuslws6jcQFLqszg7gs
0ahrapdVlu6AgIMogZZlb/NkA4SdV808vE71DCFmMqnHH00DFHvpdwXzPS7ikTRJ1h6AYWxZR07i
TScYfqMiZpbEfqqxspX2JBOIwX+LEYPa4oBusiqLhdnnkUGUToL1LF27Qw8FJhFoQ1CeooNPm64R
20RgEiwnCCVDdFRXpP150cresJXBhLaMa6bck+Ce6twQh927bWY0w40whx3xv0jCETS9Jm6Kffk6
K5YlNDmQRv7vQmjUcRn07iaZ74/Ejwfq7GhIWGHkZaQXRkKH56ScRhki8LReyF5bAA8Bl+ROYkEF
vK4lWo5lnjIWQMHTkTCqtWpQSsxrOThsx7rWncQkxOQ8EN2O1X6yJao8iYhWSMKwJ1fo6rYWYIZQ
EVFn238l4UnCqtxTnVVyVgjwH++wPxTWbQjusVsqV+Nkw07pv2KLjaqBQMwWbxqFOoTEb5Q+g16x
P4dZBSbbKf3DPMgBeN8za19pSBVh3urPKUsdbxlJrfqLPe24mYU0Y+PQeY03dztxkwHgw/alD45I
ePNHvGUbqbeq8gSX++zLgE8hQQwsPaCMFmvEHCTJ1D+y52OoyYG/CeKLOaDGj5sbWbdyW+pkbc61
m83YCWtAb9FFGi/Rj2Xj6npANddC+Mw9GSDcLhrKQTH+g4vTL8JI+9qTRtXQ+kJQfF877WjVQT6a
lITWADm0cPvy3WkliHqxmT5vVJ/100T1Uuk+dWqRu1/S63xaWq3EV5zsYs+/jn0wec4+6PL7DYUJ
kzzZ4Y5lg9311d3k0qENdGGv2EDqH4pWAmaNOkFp4AoB/4ZYafu6et92zLl1p+lULuEaghhu5AXK
eFBT9MjnzOX+QrVPjCZYtgXSh4H89/oz9RpOgVDW33FuPypWbgHdgcdYsEwjjNtrFhsOjyfwcyL1
A3XpTky1kqkLgXJZ+U55I0xrc6cl7m1d/23t8/uhSjgE4sO2uSL8z2roTtmuIh07w4lr+ikkOUIG
mUTdgRJizDC+4Gt9y+DFGBGLOsHykfaC7F8Lv6M2C/be/p9tv/4F3z06X+63WHMd+/nAlP1G89Cf
o1FAclzHnToqlbBWNtc+1nx1M1XQiFvxLlRyPygTFoWIWbDR8rb9+rEIrCuYXICXMNIVGoBgX9IX
7gCZc/lto+QGTj6kspUjeSiCTlEOGivrP2Emu6uFDN/5foq4+0EFjnJebos/cJXsLLuTM5ryvM5o
cro2ruMLgJspv06dENOkzufVAKgTwd7+eyQnxzKEN5DtON8guxvRqQJXphSIRqkSeLh18fxqVPv0
Ip2nIotkduN/svCWKdrRuKsRa/HqMIzf70UVl0iC9l/AXqZuJcAfq8Z2tDeo46BSv9uqlpTRQLVR
pShtomfofV15dUmitUZzA9Vb8sy2fqyyGOxi7wBcVewqGJ9nIdQkEnYXmFbnCZyfA9O+LJy/opj7
zt9H2JQsLNfIVPWqpAGYqABRRF+6ML6dA2124qCHw8BjbuH8RYcrD5l/iYpW8wJhQQyYgyWN0/gk
D0RhtPc4FX8dVUcr8ZQR2C0FFGWsp9cONpnb+jntfuRZzVXeKiYDXo8ehiITTPRHukn7M25TS4x3
Nct39gPj/M0GGDcdheEfpbkXLexydrOkOKF/f3jFD3xJyAjkcVPqdGGHYWdh90QaDDoY+fuktZ/w
LRW3MhRpW8pAyGxYc8b+rTuwNsiL+kkVaGvdwJWB61buNMgeJB/V/d1fazejW2IZVbxc+HDVrErB
1j9iG9Pq2VeJdZVvlfmi9A6jliDGfuHTAokSm3vlWbxyy1y+zO0pcFHhTUvlr2FfUHOP+L6L69cY
zUEnTWWCRARVjB/Bx3W0zq/+ejrLHcaJrUL/G6bUiCZ4KnS2PJmOiTQtCPqt5kuy8Fr/sVxIfiXs
Wj+gJSzqBmdoUySx0X1sU6rkEKSL0KOe0cW7Uf9vbnwH4sbGVJq62QE83m6JsOEsI4i6vNmolFH2
2n6RVIX6tP9tG+u+I2WxbEF99VQPbz+xCqzcoe1b2uYYf00Y0BhNH0+pD1LZDskmRHaER1+tkYOP
8ZIBnt6tQjtCGw48ZMHi/vOY1jGwoJxeHyASTfElbhYbG+drjVP2HBhnScNoorIBZmFYhe0LGFXF
K2oyq9jhotVngienRnXx7ZPSJCF/abOJiXPMp50Ua5AesUkHtgnsmYLPZhbe7nGF5FofreNd2Sva
slrEET+NkGgfbglyI/WH0IQXBI/KM6tjNny2i5DA1qLi0npehaLC9szdIGKDnOZtmbS9N4ypVqHd
fB3uLeivtaSLG7PgRexedtxLmo3cj6kdhQX3AxVkgs8tgLP/YWWKn/PT1FaWg6Ofe+P2ESIkpv3p
7Ni3q/oxiDMeA9WfmtrzHH9srLJGpLK8I7VTTcXZCVKbEvvVYmt+/FAx1614DR9sbJK7wUiktHSK
e6UHxqLQHXar2T4TrvhfGGu+F8LAeCE5P2blMpK79U7Mmkld/I6uUWfagNfoTxsY5r642LPN4LTE
wDc51cA0thiWMvNYXmKEJT6t5rqX+te8rkyufEttRpRLlevZVzQu54VQCZzphf0oSeEPaAC4hhiX
SKROPNErMLaD6X1gOHkRb8mnNdDMzrLssRg0RPqOYyp3lYKx9ZE2BiaCSv/ZFQiLh8Nd/VJUV+d/
xOeYwRw7QD+Cm68dVAb6Qkk+aqiC5K6CEqPxsZADq6OhH/t/WGErBI9sPNXUFlhBKrEih9yNoaSz
esR171QNPiCtt1CYK1ozXHW362UCsAArwQ/PoTalOaau5782YXv8reNe1MbaUJDIsTCEzC3GZpv3
ZF8yDKV+ENpwGCuXZuf5Pb6kTzTrDg5WRefvi8UuZkncT5T8Q7LiSyJu4t9uNaCOxZM8DIKjupXo
a27D8AjIm2yVmoCR9zrd2M+CbXJhS/mw6J5X4W2Ym9sjv/pqXNtiMEIwztVBwq3FthsjLWieUHCt
eO2xevrDVvItUi4b/YQYowdwqQpSEtqxxlEzmDq82JOteJi6QvXJcljMGcObu/G9A2odlTXy8Nn4
2v4APky2gYz+45TsCngfDBkWhAj9NsaNF6qHZKuslfhNTTMJguwAJ/vTcmLPB1itxK+doFK2uh6P
UQvn0fttwsbeQJMzzY5furJ/KK4uML9u18PNCZfxt3S57zejS+bOg6fnbRX72IriKAiZJnti70t8
ddUFcqDqlsg/K4LnbqfZ9lhQTQEfgNMe4VXi3ydiqILW7NCeFYtOUAotGDHWlgZ9gMM1eqMsVFip
IUf4EeQfUSAhF5mFwFJkoUE+zPk1DqWwTuQmnwvRJHoRthGBSuXu7eJE+GXymAAxEiRjvROHOw7y
5ZS1zVKLwfP2KQozC0ZGRqMJRmLKM6oirE6TLZ0v8I24vGB8UX2EdMqxqbIk8qa1e19WgaHvveF4
//Doq2QXsX2wRUHG0ttHI6/TsIdK9etQrtsMk4384EH8t0CjOvrvZVu+97bJLIHtjmz/7v65u/Lj
x+OJqaqKLnyZF8RrjYl+gwHFudTlKjn/wDwBrDjHFHkoacvYxBYZntVmjp+7oT+1HTaz5bBeI4Ul
IJL1FwEy2F7wwzwBqyBCZ1GrDAfMoZW/DcoClPQn4sY6dVTqliTx+hBGVv5VVzOuDl9PWn1gw4iS
kw98nxizZzGc2SGZZcmUVv2TXYmtn1l9VtjBJCiCormggoszMNQpUzxihTiPsX1uq1G87j8DFizI
F0u9DjnN2X8umnfA7Td1xniW/h9UwXJwH8dfTWz1EHGt0DOeISAvcTiZR4Eue/sGNT03/EaL1crN
cuziNv1Eu4oFb1zAKFPJdneEvFVv8qjfag8TLlI8STgyGnq5JsbXDpyc46D+BIos1LZUvW65KpqT
PyyxCTcNhWR7MN3nkz83tONtOhGm138iOmuzzE128AujBkpH/N4Gswv0hAodZHsKfIw7uAD2uTCG
AzwIYHc3jBvYCZZr/G/DZvwmqPz6aoVPyphL5x6goNmYFHW+v4HSdMH8ClFgRNif+RDE2tLuuqd7
F++ETAHz1InbdZJ/lqsCDuSLcc2Xl/qxJAhLORzUeo14lWFR2ABHvuLAEQ5OJP5M3yFwHUslIq/B
Bm75UCiBi0onm0to/wk4HRv0RHDV2QHG1Kn6wtSbbYD6EsxNbpohog3AaFi4E39ceP72iRa19nOT
QW63wyNqtfv/GkrFiYgUGHcCyAzzHWJuK17jI06ogXLzl6aeXpwtYxv2nBWFEZp06QMWu5YxAPpJ
A090gEm69vuX3iFeWa1j0IHDpKGMfVDFhCtZSt6UJHUWdEJuavtIj2CPzCov79oTeM11wfxFxFiL
7JUQCT7ArHHddPZqO0szrik6m3S5+bnJA+vwJCkwiB4vuzm57smIMSxLeFroPOaVf4+H3QN/YSpj
NYigEYUWWaG68RNxAMRBi3NFPYnxXtzQv1jeIw3Kcu4tGBH+kZ1+1F+DLMyK3dBDSSuHF85p6DIH
+yXcSzNCYlrz6Pu1Ppced39KWP21enUdxgClZC2TTlpw2J11kELWmDZt6qPl8hJ1XwN23NCQlogD
UdOWJbVSpxHy8V1Gr42XxEuAMfrbl7dn5RQbMsm/L+xsIUvkJVWoq8UDVwq9hKR5l9L1T/bclcDr
YBuNo/MYqACyj2LpFGKc5GB+o4npmNvcohxhDf8ldshHJaPizIFnO3HO37j5H7bHWh5sPbAqxt2E
D9nLRFdxyt+2Cu6I0ktumAZkvLIV0YQcSmt4TI62CXn6/fp+B2yAgXZoUj1bb8s6fAJ33Ty57nrO
+qNLZthExES8iDUyWKn3vvrOp+ukBb1kE5OUrbw6HVkc63Zu0YOxybF2QfsbZty7Mx6wVXqpf4B/
rOT7b1bUkV6bqTqZ5VjOcLh6W91zgbRZqvKGSsqRBOeafPfHxSIMtTZnzclRpDDX6dShcr7Seq8A
v47j7u2EgXmVjdnGPVNxos3l72fup293ASSYL+fTyeoYfUsERenfUXnvIz/sCgGUZ4sT/rmFPcfM
jrAJUV7bGB+fAtOl5tj2sb90IWFhGt5XfFhqGsGc6kJCZ0iYhsBEK4YRm8bYkT8+Z1JO9p6fw+xj
1hTCPbpdPLSp9kk1RAafW5OH9b7/AXwxEnIGb9HUS7v0p3KDPZP8nDpr1HjQMbSYM/a5zIrhY29x
+yRG2+t8E3WHtK6YdmXlZiH6BC+RBZrw+t3c98cYQhHoOlSOknGNlgo2KakpQV6/f6UwVasmyHoY
voMoTceUlmd163UsvJCkJIpDnBQW9Q9AIaYyjQIVyp7tYoFwpXmnQbPp8jumDVUvrugmOny36SNH
vXyviA6PXCaxnkD+fMd/BHVGcFZoBDr8p9QiAQ8gHFCjo6M8Y1z9EpjA5ayuo1VlbWGDDSfVKlTk
HYRt+wvhfx4dAHaV5yMc8j1BoGQLHUdyOJaMn4MHGSI8Eq11l6EjxN6HkhOyiHnkxc2krv/r/eFX
n5A+CjUNwN6ON8/4VNGHUTJSQJ/7zIVWs8ALa8xwgabUyzHYKlUnsmTmVM9LuPOZxKvt3Td4J/vg
MzgXw0xAGUmo3b6Ynu5h9Av3is8kUJErLH+mvafkUnU/7XlkZrRqYvIKseqA2MRYronugAk2iZEt
4rx4lT2tu1AZYY5RtAoKSrftXJHyWpnGWVDaw684PQSkI0doYmFZ2DIRhUc9tJLa1NNQ0y9klUHF
w8g+/dAKzpcO1PM53rhcc77lqr1unFG11gmRy8LRIK8MmenZYDt8TbkP/ieWkPfNk9nwVlzt+Blj
+3gonZSDGtmu0Qm1V1A8fWcQHfr1uTbdXqfL8llm4o+jfhaoUrZZnvEtvyNbNUIuX1mctK2euUBD
1EIohqrHm1samtKj+VH+/5nuup7J9nOKeceiOg+QCWZgkqaXWWCK9dmF3FB3y2bxh5OW+0McKR7s
EGR03XjGJuHC8JuB7t3r0dKKlyqzksXThKfBfdTEDUfDCOROdqKWTd6t+acveutNg9zvYjfmGHmJ
GHy9pLWpsoE8wx+pRASNgsNLw+nuINCEsCVIKtp5MicULvuWq9w5gAcm4C0MeNFYj58nFVaGAq++
UhnfAttiX9XmV7tsiXoERquEfN1CEoQYNtWiSwdSBzNl0GfiY0EiUybH1VB162ReDln1cQj9LAGM
YhvJOoeto03ALDi9LnUvd+hWiALL0zUhW8njoYphM4KBzZUfVoNC9ZUe1kaQBp5zszNoqvR8D3e4
gKrLSpcAdp+YOeJsSb5DyL+Ej3ov6cfGWuvH3Uw8WmgqW74jrL/Q8t/vTdBdAXMrCvFAvkN2XYb0
YdQ2ZMEViGFV9OBlAF4HzVRh1FxTEPXe5hvfJUvUBlBU4hTCTIEuxptN1ZU1k5jpJne8fTZ1pR94
sH61AOQdPYJTa1/tq1tD4WpcV8w+GjwAq3TyaZcCebv5iYePftolUmqWapRj6BUk9WzpKq9C9tU1
2TwVHqrWdz2w4GRh+Fp/UQuY8NA7ZSAmWSj+OMgJV7KKj7Eor9nLVTfpwvcWQnGLC+pHrZBO4PYw
6TCxQwB2BXDWZJL6EwXKKZmGGCt42KkqXkLnzrTJQXFHrmYVDV8MYAUkSwhycYW/9r/nZLAWSuKk
a1drjUASigxmFx1QJeglBhSYjE5x43W1D1ku2nSaXJnZl8JgC8PHutle9l4cVCTDUlJoWO9Mz04/
/kUVStRQux1sCky6LumTguC0rrv0PE635lOI0ypfksAP2f2KDNeqGGYvW1y7fPkEGhzv4htGsOZF
p/p2/fSEv6Wr8HDtU68dXVrXnUsOuVKRD3iwiRoMHdEL2ovGwt/QWajo6Y2/otX6xa2Mpr6utPCF
NaX07qKzPl5e4NOwPMbu2SP4Gf4BwphuoxazKLJbSDQ7KEzm1Yybu8G9IUNmPWdG+2bzZqeGNtri
WHPRyAsMi9T+v3M98ep+9JLq2z4+nUk88iQDzGvAzTe56oI7gx9yTLIdxK0ovKgWX/WSJwHscALn
7727mUPJIvM+59/shTbJgt4bZ4dhBGVzkZLdKVpSsqRsRh2qYhNLiA7zp8CTMd6ZSVKcyb/ihuNF
tIuf55ArEkvklc7UgVLT4XpVxv5uUnoURb+iHestf7CtoDmq3pWtT1WtQ0bBeqPb+xx8M59ZbNJg
t7HdrLlRTZD0bqaKoiwZrAbsYun2V8Cs3O2Lr9ikp4DocUQfe4QtcDm0UiRoDZH2ZW+HMxNNLUdY
XXzpui2o8yV3Ubn074R/lGmiqmrmuPBnpaWeKdfm4PsHsW/nhIhcTirPxdUJ7inszfgj9ev6U0Am
jrXaDtoBufXwjwrl7SN8WU2+3F52JTrCZQ0hZukfH2hUMAGJ721ZlR/KE3CG0+xjx+e4eY0QGbiP
X99ECHb3wfSeXNmxdbNuIuMBTq5xM7ypGJUZeOx/E2WozYQiEjsi4mSq6T7Z93yWEjSrcRcpVH5B
hZlXitDuJ6SH2aSpvVc9dct43iRD7myTCR7Nrmwfv0LR7a6I1rMXCu5Ve1UCZaAp5LfQSywa4lR2
YTqmUZvomIHTTbIVZ3LvolN5vOsUT2ziGfkSPpu0sIVVBKKEr9zR19zuUMzg7FLHHP0Jn1ZtdLgz
3y/5jmAKI0IvEfgx7K+tHT71BJYK9Xy4fipA/s0A48J07q4PC5EI8uhx1Vyij5YkGtsVg6heEsA9
hMUr2yUU47JrcBBhCKUsif3qTqKizYT804dEmbCOpL6vgZ2W36+RyvIAdgouOQBAUI9BkAecQgrL
Ram2y4LGGNuPpcoCmAxhw7Xs/E2JawsjNu3JLZt1xA7BTXHNb+66r7IeOQbGn1xAI3aEdd7xTUpr
d85P/F/NI1SiJOSQKFNJjDnunASEn5POPkt82vY3qBOWZbjjLeedqciLaskdrZg4LE0ENIq+eZ75
9angIukI0UCfVaHNz1FzWjWNU2xgQ0qaG51D9xKUjRQNCl6eb8lIMj6S3TG5iJ18mhWvWIdFaqj4
TWf1ojbZ9NI5gPc/bBoDUinEjdvgYurbT2meblLDymwbONBwB0M9YvFoZNBOFTzC3zVG3J9tWhvb
rmWGdf2/GIyQTE4FYuxw4bQH2avRWv81kIkUzFsQgueEVMugV2Fps28vHGMn1Namje1OpKLuTtP2
hxwyAd26z6jE178tRmA8FqRxTJGP6jHaQrBQ2qqRJtgHh8vbOFUHpdCVEEuCTaHwiefKYvch5bvG
FLstHlCTMhltqnYBnerGaPAzWC6qmHL2ZLbhUFvP2gsrT1PLBSYx8iNhmBZgFhlLNt98Um7dmmVS
TXJ1jRy9Bs4AcjrVloHpMDTwTPt28PiwAXSODF2Rhhy/Kn/fDL4TZ0ixA5BKw88p+pfjADy6Dnah
V3wi27tfiyMSnNTSOMqWCOuTsHcwOFphHaBNvE5XUYCr9ubfanQiUzERqEIC5FZMYl3C2eLSwMVH
yfnMTBeqpcqe4huw8grAelC6B5O6bIwI5f0LlGvKJEOL23FEzbqNHmG7a+u7lOX0PW7VFnSOmvYL
NrXOA3UovdrVWQKQHLstwAO649I++V4WdQSYM8Uk6UORS9kFI1o+b0GJAeCO/ZEsKA25zx+SMJkX
n3eRee71cwlpeAPtmU8C7m/iVFk7puq56Olgu7vFRX0469DiTJIi+Zb678DM1AXsV0Z5bzUpf18n
DHtXKRTrxKvZe/PZnUpepTau2xZ9UkbO+oBiIiTZImZI1KBVw6/j3Pllq8jQVBHj2TfFPFl+pWtr
kWKK6D4QDewSOy/pecpj+7AauGHnvAJ/Pf7tKhxUjz0g1pzC3NzErJN3HtR8uBnqih87zeMfPnYp
QsNClmTVg+v9vywpNQg88J/W7kT1+c4M00EZSm3JyXp3tKE8hjp8nCiAdQMmyvpKkhgtEsDPzwYy
secX6IpexXOesKgEjG6EedSRgkoSnst7mfw4CYvlIClvaGrBnRHvB8ZwJORI+tMp7oLxV+2rCKiA
QD84Jouj3cVa2oZBQrqKFCJ7LpP0Jh1AP93zkc1MJA+0KCjLSv1uIymTTrc1xVS0bt7JxbelQD0G
A2pA28P5B4CSVjnqrFSS5SWowFAoONsmyfsf4CXlbqRKn5K3semxavC9uzwSCQNVmVB+b93hMfZD
TWLmtf9fMvyRNJrqyvuAqCxOM8RAod/ArT/orwz3T09ZOnNLed99gN1Vt0v2nmm3N0/J31Px2+xM
MOq84AQql1XISLgoLXMGZ5JjZJ2zEFpW1cmgF1fpAHLwXfqpFpXccTWSOKucJ5lSP8DOkrYXZoCI
PVJ2s8szJxa7THaVzXSchohmVnPJ97Iy9bTUj1ABZyf8f2fcY/WKJBVimQE547xa6FCfI/6oj8K4
zrdH5BUfS6FXPWRXtMVqf8RsBS4vVFQPg4XANuv7VxpIiZOK8k7jFYqrdN3lewqDUCfhro3IGAXl
6eo3mSzSqlkx4e8lqcMkcj+H5AKtwvzNnjiIit5h4+0L39h/s8aJmEzn2pb7t/HV0L/rDBVsjlJ5
tiKXsaTjDGuTIen1hwLW68ziDYm6XjuHFKB7q4z0AtrSPVJij6+L8ZQKFHH8h8RE6G7EvY4GvtVU
6brcjDns+CrwUzK11eB+XpT03b37kj7uqOcdbeefLkSTvenRO0HvBih+TIBZcElXfxppkgy5mPSa
SGx9NI/oUD2VC31GknJqzfavulls/LuMAZ3RBEq91M/pO3/NqeN1qWxzuHgM1Jy3Nkq//zTVymtr
BEiKsZCeZoaGjE6VHhiT/lDe84qdM+fUkc3/DD/kgr0ORq39qYqy6+Zgabexhz8a3x5ZLcVb3Ahf
vwv5scDcvY/G9sStpEjo9D3k2d5EZIup5EJnij3RujX9YMSdBx/ebkKKe/dQPK17rOwEGpK8VBvI
V+pB7Ie6Tx2iHDfngw/0ZTyy2N/iReSu06oIHcpkpDzTIcZDm/nLD63TPWodW1F6HwxmFDlTvdLt
K2oFHFMl6i6+knywGThmLHPlV+LiP5LlS/Il5GyMCuDG3USNdXgthMcGuQmefx81aE1TtmTu5qTs
jTUnouxoe+xv1sos1xh/82iX/hSHp83inu7kp1RMrFXHbO+HUkBRyP9/io0s2nzOXP+1Dt2AOqD2
4RDSB4nAivMV9DXIhs28QLjbCUvOQmtsLQk4s3ntJtIFOofJ4G1c5/8oIYIMxUF33pSb0314tR9j
GgvkNUcJB06Z9VisxlZIoFOPbrSfe4wfRGTuOXsQg43DEUXSrpXGNumKXqo84cSyUoCNXxxMHYvS
lFHIR3Cc8XxTm7SQkS7ApQllQKd0gAA0awFloxRgzFy98gbLj/SRQRZrATrwKIElba/qLZdclQ/S
4nmiX/Z1VYsvBl8QDqiH5tG8/JUsHbqz3BTLMOXJysh+WD8D02U38utQrYfAPVTKSP0H2vTCS4m6
LN+MjWUrLhOTmdyGR7eae9+cLiEXb3FZsmjQkWSgh0/8MnIUQn3OwfN8l59yoMAjQokQl0QHhunL
HLJ23OjyWmsNjMBgcZYbh2cnqLBiMOxK6NGW5aKjiioBVOP9Ai/oeQjZFAROGWZHlPJWxoVXgWU+
t1uo46JCUdAtDPurW6m9zKzZSLYIHlVoEvcFoeAGXHnITYxxneKqaZs+JGtBuue9fUlzi9ZJMEGh
eu0gmhSOjLzoe1rzYD6tkQHqcqOBpljLyKM4thhlK8/dZVHDrG6seE0ti+pkvm98ig858V8BhoSg
L5NKOL49IuB1fbHrNeQzrWbiP+wQaktuK72LAPKLZh61FDvnD9+r3Ff6uIHXiVv1XrAmD4Z5cWvw
W2lNYC7LUZ9ZmT2obfis8/1f90abuNDMS1dMxYTpjHWV3G9Iu3u3lZuFawfifJ8HYaVPQJWa8iJR
hDyR7wvg9roJ+xgK8IA/xcTv5icS9RzWtpGFrm9frT7mNUkWc+MJ9naOgsN0N1oFlIqihHL7FGaK
I8g0ApOIzHgEeAiwN9yE1GAYkZn5dO39AM/gavSgKOI8OBFJB5QjXpZB9stC5OdoU8i8xk16RxuM
VlrQPGt7WCA7nzAp4O8OEO6yVdPZolOkfg+SPKsEAzhOP6COJbMcdXFChYVH3TWBdME5tklX8pwc
80m4BvjXsWvOx5opHNC3ah9ZFqQHKyIb82ni2XDPsCwoDckj5Pt7jv6WDYHOt3bv7qtxZQ+t8EaH
OpngKOcd9tW+WrBAlFsGPMWCBKqRnW2Bkss9x5qfbHKusSl7XNV6gxf6J7+dKTswhNktlDJ4YzK6
a3jFm1YZG7lMckcRO/Ouj06CbxDPFgi+1URchuhoGRAXzUpsufnOEQJRCNTSWCsC+vQQGn76bRi/
MXSDo5OKio2TNXSxlL3aVMNuLvOl/FSjQqOvNAuENcbaSWEpleVyyAxtm1i8cArDzhp2SEMw/19E
ltK9/VT2joa0rHJCqRXvleLCkqZo6S8eINk/36PcBu9CdSLLgnzfIgwOBtTZvBqZDTTN0xeWgfj3
X5h+akN1Xy7bltn9+V6+1Yc8fmrB/6AwLs2IXg5SLxI//8VhAIr7bLBdxnkHWF0U5AqlLEJ7s/ve
IUd+Fy3SR7sOLHSuRPJgJUphJweyKhv3QW0I7zDRAVYg3Ifmtx/1wvwsVZcmi+uhThgEFey4n4zT
LpuC36BdBbFxp/YSgWyCE8KsDAQcWzu3ZTF9Hv4gWb2fEGxylWw/CCB95tNqyaureabafQupRgRy
40hNUttZLIX0AKekv8dDdJW0uyVyeIetAXoE9rKqIMU6fMGWV0pfTHgiPjqxvNXcf9vNLRxin/yT
kSMa7Nn5lxWGgUT71/KPue3Wf2AJHZtNo37q113hDxaB/KPg4edmw2bDF+FuRWDXJGLEFIRrD77u
XnYhAI8EH/lObEFehGpT+KmiKEt7RUmYhCZC2a78TVmGD7Aibv3qBWkwv5Mm3qbpogDywYpHw3Je
2DJYmg6TMo+0i3IyYi6V34oELvf4D8npIddJK5p+/CLVIDjv2W7RvAIqyLFZGZ+1BwFXFKOY2Dap
e848xXLqHPCGvgt5xvHOa7Mzlx32sDSefzpmNqgXiAkhtSA+R/Ni3rpio8YzJ7dlR1z+NKK+NNap
UX0i4/v0PLpdTE4+naVvXwuXjG2ys2ys+qovooBY6AMrybs4iNlqB79NHfiDrpHlAMgImNeLt5/0
Iry6J4TVB483I6k2bOMH1orj1OZ1uEBYf8T2INR9Z8aI/CT7+ufRzACtuB2X2aV9dMDW8H3+2q5B
mFdwvIoJdtNFvs5wPYB4zy4XHX0bRnev0LHGLvkDvLFVXEF1WQvZ77SC9tB5rnFOMEbzB/wK1YRV
EAB9S+eBPOVIqDF0ppkJ54Dm89a3MsR9/MCLCTp0ydGyh0SMv7YB2FzvsLBJn136Gto/fWKgopfI
VhYC6dK7+l/3H6tdoLTvQ1XxVeOjSuYBjKijsB+qu8bHZLLG+QCJn+KtJDocveSCmGdhtHMuIHDt
hq/6+GAsp9y+kPtvJB2um/2PL70EjE0fOEqg0vtp8IXgvKhjQCdRwApWviPEBmsjXgXQK4zlcdEC
WjXx/rKuU8eScTRWNepJbjuHfutNleX6vjoJidO8yU7Ia8KAkKrtnUNKMhLnHjf6h1mR863NZ0z5
vn7GJTt2euUjg+kOb27zx891glSmX/yEID8ukDpkLyE23U2F1AdhLaajoJpS5v3meX8R3KTKgZM0
DnlAV1TMredJHs0USY1+4gkd0cfD0rxp67JODEpxnTWJ3EHWI0eGbmlIo14/+fVQAbw9A1yHIXAy
nsODukN9k/cIDV0uuw4qyx6Jp3YDpou7NblgPg670Cyb9W0obXBkcgJPnBCT2e8OcLXAOq4HMrwZ
aF1NprviNXhxYwz0FVp19cshKeyy+IOoFu6hVt0ix5mKC/T03T2NMR0fdiBEobFRFghwSiJ7DHJK
DCKZm4+ZKbkfgr4VV26Us1EqgzpMompucuZ1Q10D3SSEh+a2X1c+hdQt8JhatOp60Qyd/TlIIyKV
w1c2CjZI/8tMwcHfNo037YQBecTVVOhrqPjisUosGpoARC33BQqjjMFPvHz7Td/XhTPwNL5JeVL3
RbeFKzyOuYj5Xa5Oan2qm95gW9bhLxp3RsRP3qBWWONiFe4X/92WH2k6Or4u4NXSYpzrANDB+Dk1
sowLys+xVz44TgP6CwJ0B6LGlQkKAvK5qVwfxDv/dGfFqLoCduN+fphEMSR8i07Rifoadr8LjkuS
56lT6Ofcd9pYqKYu4MZlRuhsTsm8Ru+3uYcLwvqukvTublH81+7XA/t9rOlUTaohmu+2Dij2yyoq
nWHPYhWTHHwrEYBKqcCq8LoFTfET0m0z+cf210C6jQTR3tR3YbLUQUX87awTuP/oNINnspb/Hj0V
rWIaPbSU5+1JhR01Cg2SdYMRvaSTY+lVlj3TYadGNb2sGm/NfOG0Tfxhr7SklHMHUgbCcFxm83EW
rdT5EYU/pmRKGywc+S0RzoFgGizRSHighPslitlAhu4roPMNxv4YGIR82yt8MYDntnP5L+sKZ3JD
eaL7LnVtsPsd1mFLTQy1v5i9fVNTFGumi0i4qLdiXcffWJZWsGynawpQxyp7DOxr6g5YLcUfentR
KJOapSK8YY2mwAoZdoVX5W3wLb9h5HBIHgFfRoZsbHTuzzRMi3LJ5fGxQkHatNu4WJRnQz4g1THV
53nD4JT0yCzsmFLFlu8E+K8DBlpmCS2bgcCT12BmqGNSD8qqeqgm8aCSss5BlCsDgFH4Uo/wMY7U
Rwwu5THM3X+gdtZWpp9WUFRPQCqmV48xO22HcJOIlszYJ50xxEiKma6sW3v+Z5sUNYa9VzAXL2lF
1ZfNVx7OCT5B1+rGv40BrNnrCRZI1kcg8gx1GmTVHb0DGE6iyRBDJ28RNEcTA9ACoaQEgguiljWn
U5GBHNjNCbSN/CGYE7IcJbfNe1Esabs6b1M5hBORbue7/Ispv1i9UhkILkelQ0wITl4uq8IiNfSX
i7AM60qghuCp+U6NMDjvpySffBq0N8MGEV5T8DJPnXWATopv1jho1zyzHmqCt4jxATmd/nABujmf
NTPtW9I8NwtTtjq3TDx8505LIFAjdjYodw4dzblcoYmy0EItvr6NRhqUGojSaNwRLKza+K5s+kMA
VlBdV5QXqFxlIBLPHEMxYoSWHNux6M4a4tF5KMPkyzEKUPi8yQAYnoModKDDCOzlkwYnEFiUtyn6
lfQDfGpbtL9KYl9XmJklV8HD9niZ6mGxmVGEpTL0yLKbAGF5NFVI7cBajsVq4PvfzDBsYOBRgAnd
Pk6PHyD7uNK8MG+aLBVw6A0l1h+d/8vDOlkIs1kH6Pr9KLs/4g4T/qyo3mai4iDcXiC3IEVhT9wo
uvRVSqEXsMdRa/kEM5Hw8beg5b43EubIjrTpz5xBLCwhdlYc49adrFZKgXJxPnhjssmaKI/T+omG
QXwT4WRnBNl4UtVz3EEsvsj90uRNoip2sstyto31+GxDuY6CCJWn07XEVuawxNuLkpdTfmzMUiUG
4lHLGXMbwuoY3PC8pNIbUrNIraB0c0WoBuVKjlLIliqdNtGIMmAWboCtgjdLwuqTjtgKR6CiepKX
uGkj3DmedbVIY/bmLrwr8RZMlA6SoLfV01xR5U7HE8KBaZZ99qKWvYqC9aBRZ55JvhF5KmTb6SI3
JAJIX/N9FWqfdjfbWTTQdqnvOt3p1VCe8S+iinLPvU4M4FjwrPNO40KXGko9rzMSOeC+miR+zSKc
ryo0qCgTrmvzhLAcLYO4A6iOxtoCxBok1TEwdCQ/SbRaH6GV64M2Mr5v7RoZ7SbgjCQgRFDfP7DQ
Ug9XCawCl+9cCpTdoVx5q3kA7XmC1mG5dqdLrKngnnXCFEtrH5ncYuFVaOEi1oR2IPyjhYAQVZeQ
CkPLOOp/G5zHEgLy8QCeO8psWEJMlBoWc6GIKn8iFyzlnhpN2q/QTxV3HP2VmKQXnlwEMMazetAY
bmcsFujETtOWTMNa4fmtVPr8fP9mEKEj/Hn4CF/UOBtphC0kOc2VCARb7la9qIA04dO8PWgleuwl
RmPrcg0wleKuYeMmr/QOEspCpa1MLefqUANJXaeFedX+FyEIdUP5ScSlRsDg4lh1ULmdpf5EenaQ
Ap3Kx0YixFnUjq+BGAQwgJ5pFm4WqrmNz5Rs8Dj/VVg4iB9jxmXkBskC7uw70zFJVKa3pkKNIqCf
1zXCoXFCuMLHdmQpUJMuL87XFDRC0XuAIDUJcgxgnrxMNstWbGsQrgW2dDR7aFNIz2OpIUU/flOP
fKKZfHOtMpk5R2+bo1iGedZlWsGZUXRT7BRvtq4fmj5m2CCo7w795Mo0ecgMz4WUm4GiWXJwdp/o
2I9PEyIIzeVF/NJzWdhYksuRUC6EZ7heRXn6kvhBOcQkl9AvY4UMZwVwLDsjxZxRjxVZfAePqWep
W9skxNPEkq/7S3jjTJluwoBSShY6qq4bhyB3XALNPv00rCsLuoK7wxzmSLnFs5NtahabV4m2i5cw
i3rB5n+96Pij749vRQRLA6U1o6fTEnQSPYE5o2QShJgRSEj9NDpjRfl4qrca5R/tp/5RcfIBYC0a
EdJM8bKawJWRQQNPbZ5RQ7PI1kfHIXwXe6WklcFlHepD0j8TOcqMeYa4K5B90JcPRYLVEivbnRPr
TXLtMHRJZEcEGYfI3nyK0btwkNKyIojN3X3GIqboflrYhk1kS0e8laJ2FZO4Reo8lH+iFjGFuBAD
Uw5mFuneB8NfdyMYMohYW3qe67srsdjOiloXAWtI3RGs/27WQ570EuNvBxYfdogyhnCAQnLqGZjX
KMzoid0ku9RCVeJtAGQurYDYkTjyuqwAQ1HpaESa+Ee3vjUYGXYmksgYKuynNG+m/SwIWkOkO9WW
tZHc5NrF/1IXv6AtqBmP3HtA1j9/PpZx07pPjXYnmIi5U7cIpz+azSnPu0SMgV4ApN6DXMhn8exO
rKC7I6IQcpFaik3bpejwLHgoRM18squpXM9y96DFZ+Y/F8hu7kiNwkgFWGLkq6YqZpZjWgo9qaKR
4KYyuS8s7KvVYBbDSlXVh+MJCYFOSR+NHXukL7jn4cM3Us7lla9iZsEDDLQgc4bsyR8AvPfrW1Vz
+GlCnRhPpK3/NgAtCL4mK0qcyZXbnjnsXobqNmk7Jft60jB1DUmU/Z3IaelHpWZQia9xuqkHtXjm
AXL/Idi5iQniJdLIFuupgeM/Sgdr9WpOlO3VCADHwMCU21M9OAGjURLE7moU3LzKoBm+0D/N2icW
ZCKVemhIGFvwiS0pcTHjE2jlhX3NS29qx4YduhkJwnpbnggXk6etoueskpsryMgygJF4CsA1NL2+
8w1zejqs2D2UYEIf+NtWSA9nJVi8PIqNn37aJveFpJAma+h9Hc56YoUuGxOciyDyYZF83ydKunjX
YZMjjKlknVkg1n3bQkFVNhGmg2CXrEJScUvPBNiitsEHptjlF0B5P7EziZAO58STOui2871gNmYj
a2jjcG0oLiKvzKWRWKXOiUVYr+1dUmnpOPia/ErfqbWaFOnp9pqGcqhfvUDGC86/7bnAeBqz4CLe
rQTmpYN6wmzZQs+yvB7hKwDHRpD6wGCejqaTg1XLw6u0cu1Xp1ihb04uxZxx1wn2uvQf7fNFPCgP
nPCdQuMTEpPnUClCQuP2F1/w5cJghP34NxZB1m0jRu6ejINjgs3NmrO9fnI+auMxF5W0Q8PFiYyT
qy0ynyWuKbi/ykBE3WrzsU2LnKuG/n1L0HWvft+z52ZObGR7TbH8fqXfyr/ZBJW5XNTB/T0uT/Bd
UeB6BWx4kHn73qY4LivAPHZ/xgkP61GFNUQFp5de1XNake0Vssp61EjSSm0AuPB76ZCHBFyG7VzW
lKpjMNZkQ86UjeGb0vyirOAkYKVmYV77SOqOUy+Dg312HK/SRvb/4lY2KZgiPNymRui8UUrkoXSk
RetcplrXO1qrm/CXz5cwvq7jKFtD/z9bCQD+ln4xTk5lGZMqmDWdL5V4dDbYC8sWdVx9RqH9vwN0
XlIrhezVH7mQTUyaiCFH5FDOLABoF0+q/Fgxi3gjVwU53HiP3IAov5E8bhDtkW6TDxqZxDLz/Glq
7sHiAZWgluNzuUrn2ILDdBcvCuAYxtEW7ydLjy7SvBVg6TMdMGCWAxUh0iPErbx9CwdGpSrcgMa/
skOdf6hRujJ4ylvkxBAowFKH+1/QGwpjul3tcYG+T3tVR8NkYHZ8S9aBUVC4dMXH5JxC5Q1tOi5b
aOCs3qQouhh0hjifBjQE6IzSuuu9tFmOgHMN/mmfgyl1tIhAfFDnBVoe0OK7eDsSnKNFfyuFugFb
XDwIfm1QntPDOBUPO+uxyIqORNIfY4JnmtI+cKaVu7tTU2T1Kz/v2hB4tw9nxxJdL9qzWSMGYLi8
MhcKA5Aqyvqg3PCyRRng5hCs/fREOQaG5H+9We4zun4d84nVLDoQeDrE6OA+x0gnQj2VYEPGP+AU
B3AHQiISgpMh5/1K4Nv+QHmbYOZ1F+oRQuHwnPvIsA7hIW0CjUUlvPI3FlBCpJfz1vgfPpjp0CRk
xXCvpcQI1a7MGBlRBwZjR4atylBVWIjGtHzw156qrm2Z4DvDDInIn3FRsas6K2RPLERwyXx1F+eD
+b7caFhE/UcQh9Ps6ehYBHmYIKFvLgrTnrtQSAKsfFT6aSvPJkV7hV1s0XbMQaNneyjRemn8MnEN
7YYLakF53M8+ofmujRQPdqeijti1/Z4hg5XqH+mtA13Q2vd9/aLWvNmtujqfoemZ4fnrzg+AWYeM
Azlm8Lbek+8eTEsWJsTRZigyMqC8QfR/VoP5TFnBk1y1Ze6cUzbk7zB1AOgsWeyuZZJi5nY0z894
+KYODjLM8DMKLr0oi06vbeL28zQF8ay0dWFok70RJ6pRHAojV9J8Sd10v1ogwqdV1YPpLJB5S04u
2CsohfVu7jhxq6E7fqpfTQHuZW0/+/tmRAcECG2Lp24uOrOt+WMHxShTRzvNpnEQbRUYPRouWC4X
q3H8SZMsPFRscpNLejXSAl2hUqbIllMFVds4UVIYC4HTdCdAeLx4ksu9YNrfl54Yt/mADcwwiFQ3
MrkWJaC32oHhauUXtQlP1bnERVISV9s3xazqGjbX/RG9BFN1vu0PFDygixI0KKyMs6xbRhQiFGdl
DvXPTZ21pcCHDcE0D2JlT1ebU51tpCYnZESazlp12lXzHsUMbfj3M0XRFPBPfDkTcrFsQk/6mC17
4UgUS1Yz4nfCdzpmKWH+onLW9Oc5SeCG1B+p2+aLL12ZDjytC2zNslfazOi7/uld2u2t5i/yVX7M
rx+mtiL7z7keY3KkEZHLHmUA+p03i6P6Gp8RjbrrbqeMqn6NPpBa9zIQ6bY2X16Y/cQH48k4mZy2
9g9H+Ajp82pvRqApvCUzCx5BVEBvh6mk/iXcEiwCC9/8LAAMAZ3wCdumnvKAnAwse0DhEXSi8YHM
FBfad3kIn7DMuG5v8HraFgTzpGtacGIfUQNeqhb6yvZBMOsmryCW9nfx7Pn19E86yh2qhKWsnMDm
BmGqBw5sMisNA8NqdSYvzW8OMXY5BCVebKpGi4A1irSJywtJ/QJKmMCISecc0YftdLSffUUG8mMm
vPB50ZUwC3DPUHTuI5wQPdCg6gSkdnSInDaThVYCQq3wr6IibIkgQIcnbGvwKl1/c5F3+MqGiMCU
x9kpO08G0HXVz8ZXafowPEr3kRSYs0oMV2zfbnl8GD1fgt/BzjcnhfRsp6+FiQlnNrHq5t/92JAT
MJfo/EqJIgweV9dhjXhbsbeYHtTot0w1pU2RpNydxxKMzKQ7sAyKz5jDyukyTU5+n8+51mZP3Gql
4yo1f1Awzyvh2uMcttzQmRQMFhuqZAg+2MDM2/XbQuVUSA1kW51vrb8yjdNy2cYCj5jI7EU0yFbZ
o05QBIgC9jwj8KgUyJEnG29fNDGB4X+FTKN0DKpTJqMFPv+VHXX1UH7QIZx4H/xlUwWflFTbbjFS
+ZLFQj7nXb4atsJFuDG5OChnZKs5/V57DCkZ8dqB9ipSNejjvfzV+n711bPxnsvI9ym/cvy1Mm1q
rBPrXWQcu/NeCIOdKkw/7/zQf8yEeYeuC+Mrz2OTh3XjuQ85dUDfxMgSSaPzR0x0lzEVytfP4/hd
olLl0XrcYEiRQ3snTSCtDsMSplNzY3sfwVQtQCzT7Z7EUAKtVCkCacs3pzZUu0r19rWhoNWkxuuP
2XEd3ugZJ4m9hqJSMWshyBw7qxo5tLIYToIkOTJ15ELm3wwwyYHgUNwb1CLBPHD9hE3YTvKIgBKU
ENdEc5N9Tu20yajfCUfu6CMxqLgCxyh44XrkIpVWr4dScHOivQXXGHF41UZBcq80JdvPwu+YJVG0
r/pNRHPfzJmE8m8gX0EeexCVPpN6R55yibeB4c8CDw/M8lzLI8uIrSO0VgaltK6eo60ukcqWAQwp
XfgwN124FNbNhUNWx5gQwAluFmPXrZ1F5yV/2S8vrzew4/ia7/vBuchMC66wqiNqzVHlOEs91t/y
SFalHYbXhhmUQWNQfl40re2GltzeKdf9w6vepwRzXNJSkDw7e6wwYum860tB2waXxEajmy+uclhO
bcGoWEKgeNsJ76uNmKcmUvXZKd34JCWlDWZYyK2dWNCGxp0a8zDYcPXLN0rPiXE6TwP7M4wQ99l8
XLchYL2iADPaJOxWcWAcluzzzL7ZrH4cfEozB5TL1ozBHjTRmS8u1W4oXNJqnHeyt0koim6QRd7c
J/BDbOr70H+RXpx9g5zuxjA4lMkT/51RLbeHMNaevPivrCOxL0WaKq6vk/e7nKtqMJuHQgy2VIOs
QY+AmJyIHehvQsTjlu6aqZwZFJ1k8RivXcioUV5xW377y2e8rL4nGoy5njmSatfTEHYK3mUbr+fX
+jzvB2ZLuFJ+FAQWkB3rr0R1wZcV4H37+Av831U4KkXXW+MAcKwHv9qHZzhIG3/hToorh22I5TbH
HwdoMbVwdVmYcL9veBp3xQeQpPjkwp05gCHZJOA0rsHSPhdOD23EsBjzF9iCl9PtvIgD/vfmP3Q3
X3qIplVowzkp82bUYYfQlnmJ0YhXZZzHGS7/YtiTx9izqwAEgQKk5MH0OFZSBIlWvsGmQXM82VPE
aFiYZr0YOfhzgeZph01cx01I2jmGqIIIbsW9I/ragNBqU6TRv9Hs1nqU04KWOKtTN9LtawFe8z95
mKhEA7PHBE8ARCleBvZXxWPTTHgh+mExOC+W5e5elvJkNuJK5oDxstUJp8j/v6ll80OrNioFWRmQ
KplNSTWd4EooiH0UZ7hmdeLmcpDQtqipuYaAEublbMugxS0hvKyKPFvAVwpA+8QNJg0v3cJn6NtA
uUe8N+HhWPujPaCGsjVes946u32GIL2ikG6kj2G/OMVhDP+tHU82MrX3qHpKfuoPRtUID39WGEjq
QOV4XNKKVN/Q1uwS1iAAtIikwC4IOC+iFb17XMOArPEYpegHBWIWD9yLr1GLo0BmUhVVkJ5hh7Nu
kL3UIlBNzANuaNA7peTrsu9qOGjr88v7+kf+QCvoKAhg7k2zetAEG1hfFDq6BaiRUrk3CUOncnbX
T5XHqCfhpUgm29j2F4nqIz03Q/PP51MV3nvmqXoIOvZS2u2utakKanrbnyNJgWsV3UUIV2OmwKA6
VNUlXljGzfbysBF5beJ+esahIf2jd/lkSA8vmJJKRe/IjSjVsDqJSHHuRHN6hoNvBKMuaS2IUbcZ
M9m/U3F87PRTjnUDrwEzDDizjXufukUffMxBQnokQj89eprujgoHFFu3xx1cMMtBhuk0cxjDs04R
6rLEYDsZbOxQeHBsVOPUzF/OCimcUf4aUz6LIVLw6YvGuMDKoFWs1hce1BsvHiOcVJD+kJcKBbYH
j1tePnRZIFKtRPwbcL5u1MnDK3AxIFGvUnwNokbWdGX1M9x5h0cXFt2xwIrpqI4AzCoS7NaT8zyj
lR6ilecP5DX0o8R9cSpHBLhDKo7vigbALQ2bcKlK0BqCo4/LXBOiKjVyXyUvaUkygbDl32AX1lq1
y/cF0KGN27qZ9WLp+wsbyL1gJnAt5E3qzPok+ks5NBm5MsQc63gZxXNjLdC5of03z3jZIvBYzoK4
O86gPqhG2Nb1M69okas1YFKDqV9KV8Uxl8D+OYf6tpNjgLe5j64wY3Nf3gQdNcww63xAtgmL4R1U
RgVjrepr/UsEfy7vX5zarA1SlDM+5X2kIu8whMoMCeO5kXEvrRb424LOyL2OOj8Df9VDgpPpN7Qn
8/pEepX93pd0nTTcnd2/nLc8g3riJ1NGDbmmDCFw+ZyW5awgU+TEDlMnDq9emIUeDsbZKibxzyUH
BWAF2pC/349ZESpT8qwQQI0o1PJ4Q/ul6Ua20/goHGZ5H0FKWriwl3BZ3jKt5fuTn+6xTCbGbOt2
CvKvHkHf03QNbmlKzOvMzO/b7yNSQRfkEp8l0bE38NNaIKm8Dy6uoQcD/MxLTdJcVZ7WRHLDR0D6
4XNEUrr+e9dyCC7hD6hIeyr1h8Qbxsuyqcey5UwvPZRQ9jgM6wmAFeO4YS+wED0oc05QXb7VNP6y
yf2+P6luUAq4QlcoQOg/lBhLI8U8xhOWOBwFHVs8KmAe1OEXVmW04p8ktUGPwiSiS/la2ylY4LQj
7D1RJ3ipLpqzU9TVbpptwMJVlpF7ypJIWDnOLyc8jDh1ceI/7jMnPV3TjDAConWnYDn9/AhPi+57
yxiKu59qNJjBVHz3rY5QebmnshO3+Zeb0GO91a0fhN0Yxg2utDxlj2EnqqkGC56rR1LFo/XavbHt
c7VAdi4EBJG9S+P9Gt9dznF5FyGssz3prdUnZvt3ecALFcXt/Zm1O0PTMngrl92f5Y76g0PV7fL4
+HciAJ+6QXq4mKkt9HNskHg1+MaKJW9sx1KYrRMX1jhjW0eZGljjPl8pK8/Dx3IQ5QPggKrYZPDu
bQOoMyeB4MouFBIz1ajeTovz91+/tZEOVxgx+L51vlnJGrWFoO6xQCfwTT7HW+5zZlwnBWak1hcd
2lk45G690F7zuJ3MgvOat+H8986tdoRgp7q4IxWt8/sWUH1arUwWZsM7vzagPnUJfcc57jCHPHqc
iCIrk5Fw1BkzodX6I3iPj528TfQlBYviAq3T3u06IXJidTnyzH+vFPUTls0ShZNpk/KC3r2gSeqd
2aMrBpVjn+kVkFlZjut1KbLHA4+JO8fu5uTXOboOlM0d62rkCHXcbRDm2EeZGMyOESn9ip5y/Erm
MJlc3eHvs27bMehIK5pUmNuKTTpBr/H+V4XUn94YXIOMky8az7bJHW1bg1bYZ+uwDI+gR7byEsln
xLIge0IfDTLUVoXZMx8zOdbt7TJF/WKPEegwF1WW/WBBaYqWbAaKF1UjYR4h6z+KWH86KAr7uc+r
Gb5iJHO8oparqNw36z9a8d1wcxw19ezI7Kp1fI6cniXlw9VozA/Am/olV0XElm3/1jxVRHZV+f6U
czTQsNZ+uyFpqKcKpr9DDC4xrhLF6mQ7YGxbS92oO2W0hlVPbtQrdKPWyEyEGV29f56LaTn6xonh
6ikOADOvh0Ntyis7hun4KqJion0UzlYUdYMZ4sr2Fq4+0FCvwOWE/8X7Qul4EpN5ExXxKGmExSTs
h9TyjnI8JtzvPqnrDUIHg85VUXzjlEQBpwsCSc4IRy6TjAg9ypQUste7YsMoMKPMu/Oo4H6pbTIV
qkH80OesHriLjMEr/LVWeAjPE9cu9/5+2cz4smmnh0Dn+fkBKFdiwx85xG8RrEHXDQYzUN/EX/1I
AvSHVRGCjbQKZJrw7IEjSb59Yhr6yim20ClERUEmfxhMgZeoof5JKrG/nxQbjndyScSk7WtNSb/+
NHiGm9GkKUf2WNhb3itPf/qtyhIT5Ltd5Gf4k0RuPz+zUOqG1+4gtd3vo2xkQhvMO93NlgQEd+Ps
moNTS7JM/i7YfNaLpl0XcvG9c35L0wT17Wsa0tQMy6wl+RH2ghGnYav/aSbNh3pH2QKSvN8QEiYp
Actq0TC2fRlYiHPRf/ebnO1vXqovwjp0xvtcnGQ5nG3s6eEeOyQlMMi121QI/N6dXuuwXRDthnhT
zfaKxILwDrxD5WGDwqjjeJk8XAYY8QfWukw/19AtrXhBRyNokeO2dLMX8LOwDDFnTNO4Tm/jepOD
c5D/pXAc7ucneEKAkxn8SFYb6o7t4eiO0p3yadKeILCqPNpGHAj9A9RlpRyTWSFbSJmcu/CR50IV
DWGeTwQV+HvEEQEYYbyxGI1MdMLt3GxuGutElWy6NrzUDNzoITWyegFyl0bfwv5aYSdKXA/dxMjN
eieZGuZD+dQeOnZgCYrz/PGDl7m8iB31fzTseWzJVRSwUJAD0ttCcyyO7SCD40MByZTIix8voCMx
SEmLF8AD80QKCFtIM/J1AYO7mefsBK1wZq1pOjdipbmWW9hHG7X51/QDo5LUpz7doZWav4lRhHOW
Qy/ShXeRkuz3DifPrkDIeecyxIqUOifoueDkJeK7Okfr4yQ881QOoSQV6r8XLNc7OOYAhlwGaKyF
+prEarEmIGU7EI9DLLQxKy+DCqegv+KokWEtlA/W+TMwci4+Y65+v7j495wwOzKVa53y8EB2MAUi
gBZgNTd5wPziGeDaAPHkr032S3aVflp0mkSDWKNxVgRzTvBJqTzfbxd7FM4F/8TFrj0TWSkV+7if
Yv6b5xhEET1EdtILKyCBMLxoYOr59ZoCPNgsVg49fqWaaK/R2WAw5267TGjs7kpcQd00QPxS3EbP
jXzz7BAYNpmDIyeE9AhNBv4UVDfLVyIipPTKCgZDNY8nT5WYyGKlE7T1iBlpy8nSaS7PlyblqdM5
sDahoRu1rTNA//O+wYvzKR+sufHPOlOzcwRuh50aZz/RFF84ZLzBRMX6sPZJB9Llfor67zc3AxLQ
jocCUfHj6Ev8IC+kYxiJ8TrMoTVmQu8oHAiObxbVNnEFTNSHMPZp/tW8REqvpQ76HEkPmT5M46Kj
cnwnFFinN8lvw6ih5YU/i+8enaJY298drHMuf0eOoyaVrhjK3E/aCtJcFt0YTGdiuntvc173wUZc
rNtIYiLzdJ7FqOiRB7cRlLKgqSqKOoEGStAYeouWbANbKWEZNXeywU756MG+qcM1VSXA9YwEHvu4
sENQnn9LdZ2QwAC3lFPUPvkXO1jWY/eNpxh+0x+X/xE54lw3cfsH07UP0HJgWBFPCFyIZLMg1pX0
4zRNVEhdvNUwNG2/fMzDnPdwUBpPk16vwGxhHA45PiQWy7lk8hx7FAIgU6xMyRCrxAbYsGyUXmQ9
DcguIdx+p933J7qtJ3xooQ1M3Q9m2v/oNPyZkZtBlVCjDGnZ6tbVS44Jgr0RMd9juHuyUjBvkuj+
u/jpPMelDvREj4zC7P30QqCazDK5hwnr2WoKSEv1lPJgxBPsS3w1ObVIArcXBxLlGRgIQHlw1q3N
REtNLySafsgPBPl44jiZBlYjmKte3nuL59MQYlN0fGK0iQk03N4+qmTtPwNVqYdfctmnySgVYt3M
sJtFHVPhtc7NHvKAOU64IVlXtR63JQrrB34pxP3ICeHFcogdnuUBoirPhCp5qblywvX0uSwJXPl0
/D8HopfFF5ComgjGPz02b9SWzw72dphmAP7DiuTZQaMPlcoA58avBTJkERYq5oCGMOa8e0ycPJIz
Y6GU0jyuwTei8sclaffISyFuV/5//U3ZyKySEKlQQSQYcLWkQ0cyZRExxkHnaHUWXJfwiEhsFdzj
RqdFcWW+JqsOTRzM7jZp0oEh1To3bpEo4xB3BBtG/R4I/dFN6xXA1SKqg3RWWjgxv331iPvUBbEI
NHSkP5KlFctzCgMRhUjbFfe/onxyQ3VaV3AWPinmj7cn01agyI7hisRqA5IHc0IGJbugytbm4pA8
+8IediRGD5Fq+n9JFBhzeGOIUGtalhP3gXz8Z+mgd12TEsjA60gi/RaRye8FeYJxQbgaFWB9573s
HEfhg5qO+oj0/50b0Y85OUOe+XEiKRsvdgxkwXjtoMJ+Wsbgpeta2I6R4OPa5JW/KfHCetLwWiEK
TNyrdTygtzKcN0qOJ9h9O++qEoRM0i7U+NMWWPKOg5AqWMmIv9uo+6P4uDwPUk3OVW7mW3uSftur
QSb54spJAY6dUbpCW0SNGYB0e2VwX1ndNfy93uH6/WTU18QzYL3TYVwF+Y/T9w4Au4hp2mprUFBT
eGT1UhXp1tjJK/IFAKy6oVCp0tNaekydGetf8Dx2bF2H9vMvdcbEChfOrMkRiHvXBo9hYb3F+Nkj
8vziX0nvNP6i0ZEm8nY5zChe551gcLy/IHu3YWdoLNzXtypEQJ6nZ8k+JPGkO0tKHOLhrNAbllMS
p/wCtHh8ZL56NM1Tk7oGzFMHqsIcQSAjLaN4v87hha1GaPBRf67A8fjM2NrekNukxCDupJU0wuBt
gziVgxIqg07Zf070Dsr4yYCeJmBPFFSurmeO5kJI4B5ONYt/SqhjCTBbxigas6JvJjpXvoFsPCp3
oOCw3QBtIAlS5x/6x8VvJdGMRl8CPsBH4zCBwCvvggzQ3JnSUniiP+Ar/8+imcq0tOOnCXrA3IjD
bMY5rwINyB6ZE4Kk4yFKZ88TmD1EiqBHm/DgW9AYLJFa+tQpr6OKmj9/3Rv1e0lflT0RNUqoY+3a
Um8otshXIbSJwxzNpMN9s/A3e/HD9yL8AC3vmkcw6BFq3qp5sTucqoJyY9hbk8y9rNz+HosTvSBn
6hftB9ulprRxlsc1BGhYI/QhhBcGlMPjaoWA7+UTJRQOH2oLS9FrYvX1T4U7hyRLEKPKogTSZ/I5
GHbvPHklH7D+p/L9aCMKjWPOuCrZdnwL0zleINqdv1yjoc6O3SFlbtZw8vPpBSJ7eYF2PSPOXJHt
mdQMjKC2BZaelRAZrO6JAsyTb9qfNA5xm/WhhjLlYA//C5HCegNWOK2h4wtIoi94prwi0qpTxgw4
CRwieK8adWGwejnPCddAy8ML4qlTWRbcP3MWOQ6ImpzmBHXnCrjctR0EKiGe83zwi60XJht79id9
wN173qF2ngA0kPiC7zTzdYIJZIKIk3jz86DxxgJIpXY6zS3QTvlj9OvoCUW9Eh4hLKrNnq6B2GJv
ySIA0qB474Kadcsdo1E+L2absmIvPuR4TO4GKZOIe1tiy+LDE/gDBuv4JhaIc9eobeOAPOgYfatU
nB6DmZk81YSPihv11Cly8mvgNJK46W3Yec3E2mFll/OEUUztOZU+ZQ6BcjU67u7xIlP0OfUu/8Jq
oUclbO2TjunlMV8+xTZgjA/nv5zPToSt1lfqGa+6GqPRuUsuy/VsFDF4aS3/NBjfE81BRHd4nuSN
H7o/jRK6KT5NPFoy7fYSZS3MgJhg9ThNUK0EtG8IswcgGIstU48JwQJLPWxWzgwtOVXb0otEyyqQ
aQWWEpSh7vwzjJpcaqG2cg9zzd4StFc29Y99KY1V5gliQomeaYzMrbNoLlISRdW+mU7POdiimJs5
fOGXPo2BPrBp7QfnX3NzRIfsSssTsyGqwKUi1Q6f3S2h3vCYNXZoIsVs80qybyiVn2YzgrlOcrlP
qtq9NQCpjhBqD9geLscaRQybzfG5l6532UEo0Hy5sLlYtnhFJgAcdKsskHqs1lsLqeBH2NCQxq8H
p4wn1Q6ScVoATKonBCGp0ukWuwUIu9zFyYChArTMwUIdpqSfyvRDBQifh093KLA3qYRw0/+Xbezq
Xi3Ur80Raj32+gIeyXsDEe+wgPL5DzdoeMTfvKlR5AFAgl58QYhTzZP36LtPmLQxugRuOFMmBUbs
DmIdceG+sG70PE4VeLvSO26bV+n0ABjEMVOvZLHMYWvPBbW+U5XYaeNgN3TLpg22bGd6ZLuiLolb
lWXcxypk3vQvoZ49AttMi8pYCGtS1mPm3vPIFEm8GvmikvvQtmjd9OtG/PJKjOphvaACAUwmTYoU
sqpicfpSYIcuGji+P+Ho+XrwXi14Lun+JqouRbFamflYdcJtbf5AffhIKnOflfhUR16zHxvzX//x
FEF253SZWxKCuf+F7/qD9iiF47OlH9oLmzKg9mjYMLIJoVD6P33uHsYijermcJkOpD7Jycy6fWLy
MZL81BE7upXgd82iHtMIuuKCbqD0lGpYJwG2aOzlnFyO/ZdIAWQwmGeQZkkOfWznZkgxUXwj51eu
8nWUUB14GdrxssyRRvsCEr6iHUfFUNpIo6rozXr0c/heOUMBYzrEcBANJ6FQfUdymPqZi9Y3EFh8
V0JlVKUzBV6MJY4xEhNMJ2T4NQylcIEukos4rV8ZIge1Dg330MvGhx1kHfSXdFV9zi1xQUBCdCKc
vp98dzFsr3r/lA1/bLHDsLbDDdMkynN19dldVBnKzm/6TRzoE7yUTDwgRoaAydd+30O4pPP34IUu
JRi6t47tKusA2gzjem8QGhii6n65FJ5YjANmGIkLeE+7fEuR2DBBIfOJmgMwaOW/chp4MHEVQKox
4CFCDSo7VzFI3ycmBuPgmWTCS3N17882+7mUYCWxdrcjSzgVPhHd+We0U23VU6TR+slosHNRvXIk
ipnr+5d6/rLuPkqFyrG5oz1R+Ykk21yTf9pSJNNUGS5Tib7cbpdPb3PhzjFZJomuOKXzrdJOtSao
4SvQFtqqHEzXFHkuQ9h7KFBffjRmsd39fJhZbdiFrK8HKCd/lbEWVwoXajHkWn9FVMO7W4mZs1kc
oAk5zQCiS7+NjMftr/kV34zeCrYizjuyZr/ADzrhqA/7f/KB7sFTGYWH+/RoFjVimiYg3JRv7480
lbo0HXvvM3CDQfns8ycBuVwrOhAGAju1gFtMXD1HKGmIByekS9yCYMOX10SR/6A70OSch7G0KSlS
KOXFJBS8d3Mg4XgZfV/wvYrp7+P8wOOa441NvNuSXrvBVUSO9Rj3RWwOE7jxYDHnsCJKDRZJ6qHN
hl0sclGPSzaYAhXvvuRucPO0+RPrUr14Mt0mDRjO7w8IOs4CJ8FIBr81WgQUJDe9nBymo7XDtROB
vMYhjDrtHSBPQkn2MY1jvNql64sv6gyVZiRMz7OSuNhg1C7rEgCAjd8XDbQkmCwUlEwg+4irKXC4
W7WLemBS2LG0gMErewXMcFOHp4Jh7fw1zuaag4YR1Bcgtue8kiFY3jH6yKc25tv0spdsom5bGYvQ
1PgCnQ1CikgsgqeD0rN5NCG7oQQOjFnFnRniJ2FddoqxzP4yognJavOJiA1INjEBfOMMcsf6N9yU
JK+aD/J5aHYMM/1MLgXIK+pc9pnxFdvZborDdqE2KWk8qnR7iyIgqRFOEsMzsO7YP2MWBVvZOpZA
zIY9t+/9DlVYcrb2eRSGYrmWFo0G5jqbYzGoxNPlTqkJbfOBBPM2eFHEaaDMi5TkNjWeelGgx9li
s6X/Bck62SwB7vshBxl3Kga+U5NpKMECn2jV/Hu9xrrPpWG9zejc7LwnRzKEH2puyRs/BjzODvnL
jy+lh8sfJ0/yn8BOHjAVoHCO3GHeW+FSoDvH/9AW/lbNCVc8tiI0W6Sh5kJM7k0FPNnkY62DOBOZ
MSXFyABrW1DVGycCzEv3aTgAIBJeHSM3vFqo6ZRBfXTCez+tmAK6UOd62pq8vtQDJdQd6onMiANF
PfvO1tUrqcMjBbPa5zZaqwlLAd4A7q8y0/adLE1AqznXdRRVKDUKTgIVfyE+8A3f/o5sH93xUwjN
NrsEws80q/HFcNpb5cQRoIoRGcbx/IDIHu7/csmIYkdzWupBjs11Uj/xljyLNXY9K4JY1DvyFxg5
5a2Rk6orpQGT7+wgRDrQHqQluASZ6+V/5FEKbpdYOtRkVrOQqlBxWGsQVlyb8nKhDZlZp2ZoQLLY
imUs6BrNVmbeVJxCyoRq9ves/cNEPazTnEXtJEit2LvvlKrV//G/AMHlPnLzgk7YtLteANqMZt1Y
5NWhhym7T9/FqIKb2Y0Xyhwz6K5RDhUoDy5xPx2345Db0F3+e2jPyLzCwyj/RxsYmIQjP5vXnZ3H
s3laB0P1/c6TDpUiQV/U2j7HvsTjPsQb4Q/nSR8paHu/4xy7V7H+w+uBEea6QnghxlItqbHfWbe1
rSkCWKrmIOHIxU3CE457o325X9KmZtP5cfRM5JQKl3QDKcxbO3CSUonqVTDbyn6P62d2wG0Hacm8
0Eh9OAEfOWp7E2z/EdGpU0Eq99Wp86wuTBsfKzrl+8vhC27tDCtFKcb3F++hlZ40+GH4kNWcy6IN
goRdbyHjZYQ1cQJjgNU4XXv5ps2On+1N0EMoFV8ve9zk0NSsehK7hvvB4HE2wbhaYNyd9DSasOC9
BB91QKy2qraFmVBVBQA/T05jrRaOoxlbEzkqo7KEQK5t215Lj7EoWEhSUpoYBlwOtexSp6K3PaPc
UPoWj84jgomHeh0ERxg79fNUFLJ9KzB80wATD0kiQM3yyOZn9IkGG40sFBI4V5FSzFVFBC/rvhzz
p+ooYEr20GPo69lPkrKTglw4+VvdhykqRaWp8GNYMbbKqimTm8N6XDfu0/Wed4z8gC2exOdUCC3E
uqSIaDntdc9JG0cJh3eCKax2R9aKkdCn7jABQaBhvgvtohjZEsI96GuVRRzViohHh6gCXtBK2Ll1
2I17ZcVQRjc47fp2u8RJF1GXffm/6X57Ep+/ifaD7sCp/sBOmHlHxdih0XUOTUZ+Hd1rKn4z3Sep
qNxa0DGs2NPZG1HX1cnBH3bnuqyi/D811sqH/ALf4n/eKk85h3kXmX/PIm+w1c0QEvqJJUHujAle
S+cAPY2XsZxQCDiBsKkQZYAzdX5lNJRfqwf8pcwVvRaXXDmoI6SMay/7I/6ja8a+sD6IrVVdauo0
mAY67jkMds32SK/TKwxDrRpwuPrILEWBMYcynMpAh4cwh2Qrh3QPhtWQztpu3QhQmcoYZ8RvvBdn
s9kA0cXmjKjOM4UqYqgHIAVHqccT9ZY7TJABJpqSm6xfi8brcnY56bYIZC4KWTitucwTfNgqteR7
5s1vseJ7Sob2PxHj3uVHrZRQiIrMynoXJNKwcAb/CmXqjQs5zbNOAWbOC5B77LnFxckhe526a1f1
SFJCXwSDvg2lynlCPNmSR4KwrX/ml2jsdIIEraapDpGd20wfBJ2UWgjCF1+WjoEq3tvnhAoNMLEl
rQmBf4Eeo4aGOgvYV0PrjdlHg/jwAQD5bkrJxHumzgIn3c0SMGUMuRFNhz8CH2TTD6uFZrHGyVIi
/pNmG6RzmSujfRcoJ7T5n8/aLGNPOqGUWmq660K1ncr3Vl85HOU4UT1vL7W7cJtAW0rBWJwiJDP5
1TYojlkA9CSZ/50Sjx2jnrMgr+WWUlxwbS0U/7Z8w9gKCIsWSPTxCU8inmi4wOCsJPdB9sxETncq
KLCpWplTgV4UeNPCqK1G8GgL1coZHa8fYyfSquCP/0P+xRlHlr7w1GikrjsdE31XoVFCveb9AlU5
3CqgBye/49OSRuub52OW6v9SgMN6fhm55kT9Iv6In9uAw+0NT/9XJ95rFmNPZqsIX3xgLNyn9Is0
JHz9RddZFH6+Lo9nCwxxSL+mp1C+WPaJjpAcupnQxleVjqQCfsI8FV9/HJucM/Fy1QlSBgUbCPFI
mlNgH0KSTMC9m6dShEVD7RpU88vsEj809EsfJrL2poTxENEF20MZ9w6tzHAlwm37YiseO94BrVyQ
xXb0kIaSOqYFmGsUqt0TSZ7NoVpzAHHQ2uTixxAjOa1I6MzkqNw3f7IKepaFYiSx+xFToWmbCO/L
yTfRrMp8DDhsZ2vPRWDqt7uV6Nt3GOMwESYrPTbMIW9LIHUn5W2OLV55mFxXaKv9gWcs+cF8KWQQ
atE1er4XSc5rKdqesyupUu2Gd5i8PZ0mr12u3x+A7QrnWRXnmTu9kjGZ36qDEIDI288I5kDdtPW4
SZrp5Is/n3qgXqpvrubpRv10l33ZcY/VZOyr4u75DagFKb0oKmX1gGx5APf7J9Va/Qrai6eo/dTp
xG6wndkaLo2KuN3KeqGNTlKMt+W176LMA+WSMCk1Thw6aPZsq0zPI/oorW4D1fzVrixzyfgnqm8z
7CmaMIPDgr8fmCLL/I575V7UpPQ8dW9Gz4eD0/0CvuO8KXASvlNnenC4k0vq27DJJAhnOorew4Zq
i7i5RA5oRHKkePS9zvDQ27uUJtZgaitzp8jj2pynlGoSXMUTQ5PiWoT3qyRwRW05/ZIPiDLhQaE7
gzn7ceCi4JNr9A5IfKMWmw0cXYmDqcq4Ez+MdUq6RAmXWq5JLcqZCEEurGHD/X0C9IbkELONhGdU
aRQnvXGU4Fisp9SLYAqi/EQhp8cU+dqxFme+bcEz/gwj/uggC2umdp30iEoR9U3T3o8V25Puf9LK
MeFlMC6YARlWvZdsRSWukfm5jwTkThN5iTVQqjv5pbgNy3Dbf8V0QL4rMFHBGOC9qv+ReMDTsgBT
HE3hp9ye9UbKSprv8UAAUEZC4QgjqiBdp2JdIJQmLPFvr+lRhmtwLBDT6KM3c9n02FlPiiA7fgJF
9PTC7YpDwiZrklKbzbv3BYhDD0oe1XpvREDYsTmXC1J1lMkFhc2PeCRckYbicMi+Jobq35h9x7Cu
AMjrq/EFJAbZEy5sr2FGZHg8mohV5GIVaUF82nSdJ+knkkQdGI6Ltw4Nbl0lWEWjiF0LfyrA8n2L
a3xBQl6Y82PaEXwWQLKGOyzIMZZIr0dcl4pcP4IawNTKImdEfL4DwhCq/7aG1ajxjqNjInmjQiuM
k+7QGVgAdJvm5hvp4k9sjC/7VPjfW4QcDjRSKtQX6eZ12pAmHc04UJ/+bqECqE1uF/OCKZGASHkr
a+ew7qq62puqKprHMOHWIilN2GjADpM2DgcsaUWkVzxYp5Z7KQEvUFqFDSLug/Dk+FJqZ8upkCF0
X2vU/tfe9eHkhKDvAbbQ58+hmWlFKSKbD5z4bdVXGQig3lc+PFkKFWgEz8WtBF8CJ/x3N64Fgn3p
cbBiGV1VMMNCr7QlQNcBzkeWyF8MdgQLaCTS3A9oAW0vz5ZxpYxutTt1KZn+1hjvri0NQ5Vh3I7j
DIQnxBZ/kbBmNLbS4VfggbP4Z4Kod1f/1EhYY8SDClx3botPcUjdzOCzoJWQ278t9nb0nJL/px2Z
f7yq8otWeaW/raZnEX9dbmpMzL0fqmZEobdlS1Xm2vp4QU8u5MHVP8PaP5P+ED+UtO8qRkZFjGSN
MFtq7jg6khyFC689RceIThhAQu9BMF/wnwpf90YMdQHgZ6KH3Z6Ev6Bi379MlMHtLzjbNz4NGQj7
dFSdKtfymLYZ1orxs9WOYSHYSCi2sM0dtd0gFQ1dl8aKGqoebak9Wd7ENy07/boOuSUuu8VV7TDJ
KunncoFvbt3Szt1em106JsFXXLz+0ENxLTCuY0EhUroJNi2zMnbeXosyEcn9cG+ugdy8N4L2aYAL
pwgUWqWV6rBBqfGbRl0nTMjGD29wISuR8iKyvllSdtCm4Nl99blbGpjJRvpSfKJ0gN/v1uKJAy+r
BCXtpFKRlG3ZSiigIE70spkjoD81tOjJRAByIChXmu+H/eu+Y5DeWnMMghy2SNFeqpNeO4wWAyDb
EeUW0vkoueuQEqAlWOM/lHjQnK+AA7wG8DUKZPkmuAMNYLrHMoiYvSXCDA80zMOv9pSf5Loy7w5V
ecD4+PRMMYsU53GytjB2Y9OE8L5ky1JX+p/sH+NUGI1pZoCFHxSUkYk9TgkcDq7qafMYjuLyjmao
dMK4/cUGboprJ5qMiXx/A+5fKZ0qzrki8LmL6qVNaXFEfk/Uif04sBhtlfp6WUYKCV2ssYd+bzN1
g9lTVNWEUROuERtuwdSKJdm41mdYRB/EdlCT/JJF74xXSsF0MTpf/SgyKX8rJrOm/2y5Y9Ku7tEe
WO/07WsdRmDXGiaF211YMaMSyBjqty2CZE76kWa1UTwcxWC6IzFUFeXaTH60lTNrEhD7TKyzFv6H
9XruHqpvfeS4+odPzSNhPdMF3zuUE3+BiyN1Ns5eHadukSLZcsWO1Yq1IrEJadXe49BwIYj5UBOt
Q4RPa4CX2RuASOHkB75V3rpEpK2ZmNRKvKIvPw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model is
  port (
    din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    \U_CYCLES_GT_0.regs_reg[8][0]\ : in STD_LOGIC;
    \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6\ : in STD_LOGIC;
    dram_wr_en : in STD_LOGIC;
    dram_wr_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model is
  signal U_RD_EN_DELAY_n_0 : STD_LOGIC;
  signal U_VALID_DELAY_n_0 : STD_LOGIC;
  signal rd_data_s : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
U_BRAM: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read_0
     port map (
      dram_wr_addr(14 downto 0) => dram_wr_addr(14 downto 0),
      dram_wr_en => dram_wr_en,
      fclk1 => fclk1,
      rd_addr(14 downto 0) => rd_addr(14 downto 0),
      rdata(31 downto 0) => rd_data_s(31 downto 0),
      wdata(31 downto 0) => wdata(31 downto 0)
    );
U_RD_DELAY: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay
     port map (
      \U_CYCLES_GT_0.regs_reg[8][0]_0\ => \U_CYCLES_GT_0.regs_reg[8][0]\,
      \U_CYCLES_GT_0.regs_reg[8][31]_0\ => U_VALID_DELAY_n_0,
      din(31 downto 0) => din(31 downto 0),
      fclk1 => fclk1,
      rdata(31 downto 0) => rd_data_s(31 downto 0)
    );
U_RD_EN_DELAY: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0_1\
     port map (
      \U_CYCLES_GT_0.regs_reg_c_0\ => U_RD_EN_DELAY_n_0,
      \U_CYCLES_GT_0.regs_reg_c_1\ => \U_CYCLES_GT_0.regs_reg[8][0]\,
      fclk1 => fclk1
    );
U_VALID_DELAY: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized1\
     port map (
      \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_0\ => \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6\,
      \U_CYCLES_GT_0.regs_reg[8][0]_0\ => \U_CYCLES_GT_0.regs_reg[8][0]\,
      \U_CYCLES_GT_0.regs_reg_c_5_0\ => U_VALID_DELAY_n_0,
      \U_CYCLES_GT_0.regs_reg_c_7\ => U_RD_EN_DELAY_n_0,
      fclk1 => fclk1,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model__parameterized0\ is
  port (
    dram_rd_valid : out STD_LOGIC;
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_rd_en : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    flush_s : in STD_LOGIC;
    dram_wr_en : in STD_LOGIC;
    dram_wr_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model__parameterized0\ : entity is "dram_model";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model__parameterized0\ is
begin
U_BRAM: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read
     port map (
      dram_rd_addr(14 downto 0) => dram_rd_addr(14 downto 0),
      dram_wr_addr(14 downto 0) => dram_wr_addr(14 downto 0),
      dram_wr_en => dram_wr_en,
      fclk1 => fclk1,
      rdata(31 downto 0) => rdata(31 downto 0),
      wdata(31 downto 0) => wdata(31 downto 0)
    );
U_RD_EN_DELAY: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0\
     port map (
      dram_rd_en => dram_rd_en,
      dram_rd_valid => dram_rd_valid,
      fclk1 => fclk1,
      flush_s => flush_s
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work : entity is "blk_mem_gen_prim_width";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work : entity is "clk_x_pntrs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gsync_stage[2].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_4\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in3_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_2_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal \^ram_full_i_reg_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair1";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  ram_full_i_reg_0(4 downto 0) <= \^ram_full_i_reg_0\(4 downto 0);
\gsync_stage[1].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work
     port map (
      D(4 downto 0) => p_3_out(4 downto 0),
      Q(4 downto 0) => wr_pntr_gc(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work
     port map (
      D(4 downto 0) => p_2_out(4 downto 0),
      Q(4 downto 0) => rd_pntr_gc(4 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work
     port map (
      D(4 downto 0) => p_3_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_1_out(4),
      rd_clk => rd_clk,
      \wr_pntr_bin_reg[3]\(3 downto 0) => p_0_in(3 downto 0)
    );
\gsync_stage[2].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work
     port map (
      D(4 downto 0) => p_2_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      \out\(0) => p_0_out(4),
      \rd_pntr_bin_reg[3]\(3) => \gsync_stage[2].wr_stg_inst_n_1\,
      \rd_pntr_bin_reg[3]\(2) => \gsync_stage[2].wr_stg_inst_n_2\,
      \rd_pntr_bin_reg[3]\(1) => \gsync_stage[2].wr_stg_inst_n_3\,
      \rd_pntr_bin_reg[3]\(0) => \gsync_stage[2].wr_stg_inst_n_4\,
      wr_clk => wr_clk
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[4]\(2),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[4]\(1),
      I4 => \gc0.count_d1_reg[4]\(0),
      I5 => \^q\(0),
      O => ram_empty_fb_i_reg
    );
ram_full_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gic0.gc0.count_reg[4]\(0),
      I1 => \^ram_full_i_reg_0\(0),
      I2 => \gic0.gc0.count_reg[4]\(1),
      I3 => \^ram_full_i_reg_0\(1),
      I4 => ram_full_i_i_5_n_0,
      O => ram_full_i_reg
    );
ram_full_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ram_full_i_reg_0\(2),
      I1 => \gic0.gc0.count_reg[4]\(2),
      I2 => \^ram_full_i_reg_0\(4),
      I3 => \gic0.gc0.count_reg[4]\(3),
      O => ram_full_i_i_5_n_0
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_4\,
      Q => \^ram_full_i_reg_0\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_3\,
      Q => \^ram_full_i_reg_0\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_2\,
      Q => \^ram_full_i_reg_0\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_1\,
      Q => \^ram_full_i_reg_0\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_out(4),
      Q => \^ram_full_i_reg_0\(4)
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[4]\(3),
      Q => rd_pntr_gc(4)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(0),
      Q => \^q\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(1),
      Q => \^q\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(2),
      Q => \^q\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(3),
      Q => \^q\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_1_out(4),
      Q => \^q\(4)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(0),
      I1 => \gic0.gc0.count_d2_reg[4]\(1),
      O => p_0_in3_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(1),
      I1 => \gic0.gc0.count_d2_reg[4]\(2),
      O => p_0_in3_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(2),
      I1 => \gic0.gc0.count_d2_reg[4]\(3),
      O => p_0_in3_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(3),
      I1 => \gic0.gc0.count_d2_reg[4]\(4),
      O => p_0_in3_out(3)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[4]\(4),
      Q => wr_pntr_gc(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\ : entity is "clk_x_pntrs";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gsync_stage[2].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_4\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in3_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_2_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal \^ram_full_i_reg_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair1";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  ram_full_i_reg_0(4 downto 0) <= \^ram_full_i_reg_0\(4 downto 0);
\gsync_stage[1].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(4 downto 0) => p_3_out(4 downto 0),
      Q(4 downto 0) => wr_pntr_gc(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(4 downto 0) => p_2_out(4 downto 0),
      Q(4 downto 0) => rd_pntr_gc(4 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(4 downto 0) => p_3_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_1_out(4),
      rd_clk => rd_clk,
      \wr_pntr_bin_reg[3]\(3 downto 0) => p_0_in(3 downto 0)
    );
\gsync_stage[2].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(4 downto 0) => p_2_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      \out\(0) => p_0_out(4),
      \rd_pntr_bin_reg[3]\(3) => \gsync_stage[2].wr_stg_inst_n_1\,
      \rd_pntr_bin_reg[3]\(2) => \gsync_stage[2].wr_stg_inst_n_2\,
      \rd_pntr_bin_reg[3]\(1) => \gsync_stage[2].wr_stg_inst_n_3\,
      \rd_pntr_bin_reg[3]\(0) => \gsync_stage[2].wr_stg_inst_n_4\,
      wr_clk => wr_clk
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[4]\(2),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[4]\(1),
      I4 => \gc0.count_d1_reg[4]\(0),
      I5 => \^q\(0),
      O => ram_empty_fb_i_reg
    );
ram_full_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gic0.gc0.count_reg[4]\(0),
      I1 => \^ram_full_i_reg_0\(0),
      I2 => \gic0.gc0.count_reg[4]\(1),
      I3 => \^ram_full_i_reg_0\(1),
      I4 => ram_full_i_i_5_n_0,
      O => ram_full_i_reg
    );
ram_full_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ram_full_i_reg_0\(2),
      I1 => \gic0.gc0.count_reg[4]\(2),
      I2 => \^ram_full_i_reg_0\(4),
      I3 => \gic0.gc0.count_reg[4]\(3),
      O => ram_full_i_i_5_n_0
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_4\,
      Q => \^ram_full_i_reg_0\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_3\,
      Q => \^ram_full_i_reg_0\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_2\,
      Q => \^ram_full_i_reg_0\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_1\,
      Q => \^ram_full_i_reg_0\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_out(4),
      Q => \^ram_full_i_reg_0\(4)
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[4]\(3),
      Q => rd_pntr_gc(4)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(0),
      Q => \^q\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(1),
      Q => \^q\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(2),
      Q => \^q\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(3),
      Q => \^q\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_1_out(4),
      Q => \^q\(4)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(0),
      I1 => \gic0.gc0.count_d2_reg[4]\(1),
      O => p_0_in3_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(1),
      I1 => \gic0.gc0.count_d2_reg[4]\(2),
      O => p_0_in3_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(2),
      I1 => \gic0.gc0.count_d2_reg[4]\(3),
      O => p_0_in3_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(3),
      I1 => \gic0.gc0.count_d2_reg[4]\(4),
      O => p_0_in3_out(3)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[4]\(4),
      Q => wr_pntr_gc(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_width is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_wrapper
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_clk_x_pntrs is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_clk_x_pntrs : entity is "clk_x_pntrs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_clk_x_pntrs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_clk_x_pntrs is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gsync_stage[2].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in4_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_1_out_0 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_2_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_7_n_0 : STD_LOGIC;
  signal \^ram_full_fb_i_reg_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_i_i_6_n_0 : STD_LOGIC;
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair1";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  ram_full_fb_i_reg_0(5 downto 0) <= \^ram_full_fb_i_reg_0\(5 downto 0);
\gsync_stage[1].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff
     port map (
      D(5 downto 0) => p_3_out(5 downto 0),
      Q(5 downto 0) => wr_pntr_gc(5 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_0
     port map (
      D(5 downto 0) => p_2_out(5 downto 0),
      Q(5 downto 0) => rd_pntr_gc(5 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_1
     port map (
      D(5 downto 0) => p_3_out(5 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_1_out_0(5),
      rd_clk => rd_clk,
      \wr_pntr_bin_reg[4]\(4 downto 0) => p_0_in(4 downto 0)
    );
\gsync_stage[2].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_2
     port map (
      D(5 downto 0) => p_2_out(5 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      \out\(0) => p_0_out(5),
      \rd_pntr_bin_reg[4]\(4) => \gsync_stage[2].wr_stg_inst_n_1\,
      \rd_pntr_bin_reg[4]\(3) => \gsync_stage[2].wr_stg_inst_n_2\,
      \rd_pntr_bin_reg[4]\(2) => \gsync_stage[2].wr_stg_inst_n_3\,
      \rd_pntr_bin_reg[4]\(1) => \gsync_stage[2].wr_stg_inst_n_4\,
      \rd_pntr_bin_reg[4]\(0) => \gsync_stage[2].wr_stg_inst_n_5\,
      wr_clk => wr_clk
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[5]\(4),
      I1 => p_1_out(4),
      I2 => \gc0.count_d1_reg[5]\(5),
      I3 => \^q\(3),
      I4 => ram_empty_fb_i_i_6_n_0,
      I5 => ram_empty_fb_i_i_7_n_0,
      O => ram_empty_fb_i_reg_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_out(2),
      I1 => \gc0.count_reg[4]\(0),
      I2 => p_1_out(4),
      I3 => \gc0.count_reg[4]\(1),
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[5]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[5]\(0),
      O => ram_empty_fb_i_i_6_n_0
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[5]\(3),
      I2 => p_1_out(2),
      I3 => \gc0.count_d1_reg[5]\(2),
      O => ram_empty_fb_i_i_7_n_0
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \gic0.gc0.count_d1_reg[5]\(4),
      I1 => \^ram_full_fb_i_reg_0\(4),
      I2 => \gic0.gc0.count_d1_reg[5]\(5),
      I3 => \^ram_full_fb_i_reg_0\(5),
      I4 => ram_full_i_i_5_n_0,
      I5 => ram_full_i_i_6_n_0,
      O => ram_full_fb_i_reg
    );
ram_full_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ram_full_fb_i_reg_0\(1),
      I1 => \gic0.gc0.count_d1_reg[5]\(1),
      I2 => \^ram_full_fb_i_reg_0\(0),
      I3 => \gic0.gc0.count_d1_reg[5]\(0),
      O => ram_full_i_i_5_n_0
    );
ram_full_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ram_full_fb_i_reg_0\(3),
      I1 => \gic0.gc0.count_d1_reg[5]\(3),
      I2 => \^ram_full_fb_i_reg_0\(2),
      I3 => \gic0.gc0.count_d1_reg[5]\(2),
      O => ram_full_i_i_6_n_0
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_5\,
      Q => \^ram_full_fb_i_reg_0\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_4\,
      Q => \^ram_full_fb_i_reg_0\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_3\,
      Q => \^ram_full_fb_i_reg_0\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_2\,
      Q => \^ram_full_fb_i_reg_0\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_1\,
      Q => \^ram_full_fb_i_reg_0\(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_out(5),
      Q => \^ram_full_fb_i_reg_0\(5)
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[5]\(5),
      Q => rd_pntr_gc(5)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(0),
      Q => \^q\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(1),
      Q => \^q\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(2),
      Q => p_1_out(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(3),
      Q => \^q\(2)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(4),
      Q => p_1_out(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_1_out_0(5),
      Q => \^q\(3)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(0),
      I1 => \gic0.gc0.count_d2_reg[5]\(1),
      O => p_0_in4_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(1),
      I1 => \gic0.gc0.count_d2_reg[5]\(2),
      O => p_0_in4_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(2),
      I1 => \gic0.gc0.count_d2_reg[5]\(3),
      O => p_0_in4_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(3),
      I1 => \gic0.gc0.count_d2_reg[5]\(4),
      O => p_0_in4_out(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(4),
      I1 => \gic0.gc0.count_d2_reg[5]\(5),
      O => p_0_in4_out(4)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[5]\(5),
      Q => wr_pntr_gc(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_logic is
  port (
    empty : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_pntr_bin_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_logic : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_logic is
  signal \gr1.rfwft_n_1\ : STD_LOGIC;
  signal \gr1.rfwft_n_2\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal rpntr_n_3 : STD_LOGIC;
begin
\gr1.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_fwft
     port map (
      E(0) => \gr1.rfwft_n_2\,
      Q(1 downto 0) => Q(1 downto 0),
      empty => empty,
      \gc0.count_reg[5]\(0) => rd_pntr_plus1(5),
      \goreg_bm.dout_i_reg[31]\(0) => E(0),
      p_18_out => p_18_out,
      ram_empty_fb_i_reg => \gr1.rfwft_n_1\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      \wr_pntr_bin_reg[5]\(0) => \wr_pntr_bin_reg[5]\(3)
    );
\gras.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_status_flags_as
     port map (
      Q(0) => Q(1),
      \gc0.count_reg\(0) => rpntr_n_3,
      p_18_out => p_18_out,
      rd_clk => rd_clk
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_bin_cntr
     port map (
      D(4 downto 0) => D(4 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0),
      E(0) => \gr1.rfwft_n_2\,
      Q(2) => rd_pntr_plus1(5),
      Q(1 downto 0) => \gc0.count_d1_reg[4]\(1 downto 0),
      \gc0.count_d1_reg[4]_0\ => \gc0.count_d1_reg[4]_0\,
      \gpregsm1.curr_fwft_state_reg\(1) => \gr1.rfwft_n_1\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_empty_fb_i_reg => rpntr_n_3,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(2) => wr_pntr_bin_reg(2),
      \wr_pntr_bin_reg[3]\(2 downto 0) => \wr_pntr_bin_reg[5]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_logic is
  port (
    full : out STD_LOGIC;
    \gic0.gc0.count_d1_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    prog_full : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_logic : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gwas.wsts_n_3\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_10 : STD_LOGIC;
  signal wpntr_n_11 : STD_LOGIC;
  signal wpntr_n_12 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
\gwas.gpf.wrpf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_pf_as
     port map (
      S(2) => wpntr_n_10,
      S(1) => wpntr_n_11,
      S(0) => wpntr_n_12,
      \gic0.gc0.count_d1_reg[5]\(2) => wpntr_n_1,
      \gic0.gc0.count_d1_reg[5]\(1) => wpntr_n_2,
      \gic0.gc0.count_d1_reg[5]\(0) => wpntr_n_3,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      p_1_out => p_1_out,
      prog_full => prog_full,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_pntr_plus1_pad(5 downto 1) => \^q\(4 downto 0),
      wr_pntr_plus1_pad(0) => \gwas.wsts_n_3\
    );
\gwas.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_status_flags_as
     port map (
      E(0) => \^e\(0),
      full => full,
      \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\ => wpntr_n_0,
      p_1_out => p_1_out,
      rst_full_ff_i => rst_full_ff_i,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pad(0) => \gwas.wsts_n_3\
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_bin_cntr
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0),
      E(0) => \^e\(0),
      Q(5 downto 0) => \^q\(5 downto 0),
      S(2) => wpntr_n_10,
      S(1) => wpntr_n_11,
      S(0) => wpntr_n_12,
      \gdiff.diff_pntr_pad_reg[6]\(2) => wpntr_n_1,
      \gdiff.diff_pntr_pad_reg[6]\(1) => wpntr_n_2,
      \gdiff.diff_pntr_pad_reg[6]\(0) => wpntr_n_3,
      \gic0.gc0.count_d1_reg[4]_0\ => \gic0.gc0.count_d1_reg\(4),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      p_1_out => p_1_out,
      ram_full_fb_i_reg => wpntr_n_0,
      \rd_pntr_bin_reg[5]\(5 downto 0) => \rd_pntr_bin_reg[5]\(5 downto 0),
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work is
  port (
    empty : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work is
  signal \gr1.rfwft_n_1\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rpntr_n_1 : STD_LOGIC;
begin
\gr1.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work
     port map (
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      empty => empty,
      \gc0.count_d1_reg[4]\(0) => p_14_out,
      \gc0.count_reg[0]\(0) => rd_pntr_plus1(0),
      p_18_out => p_18_out,
      ram_empty_fb_i_reg => \gr1.rfwft_n_1\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      \wr_pntr_bin_reg[0]\(0) => \wr_pntr_bin_reg[4]\(0)
    );
\gras.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work
     port map (
      Q(0) => Q(1),
      p_18_out => p_18_out,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(4) => rpntr_n_1
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work
     port map (
      D(3 downto 0) => D(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0),
      E(0) => p_14_out,
      Q(0) => rd_pntr_plus1(0),
      \gc0.count_reg[0]_0\ => \gr1.rfwft_n_1\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_empty_fb_i_reg => rpntr_n_1,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(2) => wr_pntr_bin_reg(2),
      \wr_pntr_bin_reg[4]\(3 downto 0) => \wr_pntr_bin_reg[4]\(4 downto 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\ : entity is "rd_logic";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\ is
  signal \gr1.rfwft_n_1\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rpntr_n_1 : STD_LOGIC;
begin
\gr1.rfwft\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\
     port map (
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      empty => empty,
      \gc0.count_d1_reg[4]\(0) => p_14_out,
      \gc0.count_reg[0]\(0) => rd_pntr_plus1(0),
      p_18_out => p_18_out,
      ram_empty_fb_i_reg => \gr1.rfwft_n_1\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      \wr_pntr_bin_reg[0]\(0) => \wr_pntr_bin_reg[4]\(0)
    );
\gras.rsts\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\
     port map (
      Q(0) => Q(1),
      p_18_out => p_18_out,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(4) => rpntr_n_1
    );
rpntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(3 downto 0) => D(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0),
      E(0) => p_14_out,
      Q(0) => rd_pntr_plus1(0),
      \gc0.count_reg[0]_0\ => \gr1.rfwft_n_1\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_empty_fb_i_reg => rpntr_n_1,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(2) => wr_pntr_bin_reg(2),
      \wr_pntr_bin_reg[4]\(3 downto 0) => \wr_pntr_bin_reg[4]\(4 downto 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work is
  port (
    full : out STD_LOGIC;
    \gic0.gc0.count_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts_n_2\ : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work
     port map (
      E(0) => \^e\(0),
      full => full,
      ram_full_i => ram_full_i,
      ram_full_i_reg_0 => \gwas.wsts_n_2\,
      rst_full_ff_i => rst_full_ff_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \gic0.gc0.count_reg[0]_0\ => \gic0.gc0.count_reg\(0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      ram_full_fb_i_reg => \gwas.wsts_n_2\,
      ram_full_i => ram_full_i,
      \rd_pntr_bin_reg[4]\(4 downto 0) => \rd_pntr_bin_reg[4]\(4 downto 0),
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\ is
  port (
    full : out STD_LOGIC;
    \gic0.gc0.count_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\ : entity is "wr_logic";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts_n_2\ : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\
     port map (
      E(0) => \^e\(0),
      full => full,
      ram_full_i => ram_full_i,
      ram_full_i_reg_0 => \gwas.wsts_n_2\,
      rst_full_ff_i => rst_full_ff_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \gic0.gc0.count_reg[0]_0\ => \gic0.gc0.count_reg\(0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      ram_full_fb_i_reg => \gwas.wsts_n_2\,
      ram_full_i => ram_full_i,
      \rd_pntr_bin_reg[4]\(4 downto 0) => \rd_pntr_bin_reg[4]\(4 downto 0),
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work is
  port (
    actually_empty : in STD_LOGIC;
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    empty : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    handshake_go : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    state_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    state_reg_0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work is
  signal U_GOT_IT_SYNC_n_3 : STD_LOGIC;
  signal U_GOT_IT_SYNC_n_5 : STD_LOGIC;
  signal U_TAKE_IT_SYNC_n_3 : STD_LOGIC;
  signal got_it_tg : STD_LOGIC;
  signal got_it_tg_ff : STD_LOGIC;
  signal got_it_tg_sync : STD_LOGIC;
  signal state_1 : STD_LOGIC;
  signal take_it_tg : STD_LOGIC;
  signal take_it_tg_ff : STD_LOGIC;
  signal take_it_tg_sync : STD_LOGIC;
begin
U_GOT_IT_SYNC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work
     port map (
      CO(0) => CO(0),
      actually_empty => actually_empty,
      busy => busy,
      busy_reg => busy_reg,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      go_IBUF => go_IBUF,
      got_it_tg => got_it_tg,
      got_it_tg_ff => got_it_tg_ff,
      got_it_tg_sync => got_it_tg_sync,
      handshake_go => handshake_go,
      rst0_out => rst0_out,
      state(1 downto 0) => state(1 downto 0),
      state_1 => state_1,
      \^state_reg\ => U_GOT_IT_SYNC_n_3,
      state_reg(1 downto 0) => state_reg(1 downto 0),
      take_it_tg => take_it_tg,
      take_it_tg_reg => U_GOT_IT_SYNC_n_5,
      user_clk => user_clk
    );
U_TAKE_IT_SYNC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work
     port map (
      addr_current_reg(0) => addr_current_reg(0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready_IBUF,
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      empty => empty,
      got_it_tg => got_it_tg,
      got_it_tg_reg => U_TAKE_IT_SYNC_n_3,
      rst0_out => rst0_out,
      state_0 => state_0,
      state_reg => state_reg_0,
      take_it_tg => take_it_tg,
      take_it_tg_ff => take_it_tg_ff,
      take_it_tg_sync => take_it_tg_sync,
      user_clk => user_clk
    );
got_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => got_it_tg_sync,
      Q => got_it_tg_ff
    );
got_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => U_TAKE_IT_SYNC_n_3,
      Q => got_it_tg
    );
state_reg_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => U_GOT_IT_SYNC_n_3,
      Q => state_1
    );
take_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => take_it_tg_sync,
      Q => take_it_tg_ff
    );
take_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => U_GOT_IT_SYNC_n_5,
      Q => take_it_tg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_rd_ram1.edn\ is
  port (
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_rd_en_OBUF : out STD_LOGIC;
    dram_rd_flush_OBUF : out STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    got_it_tg_ff : out STD_LOGIC;
    got_it_tg_sync : out STD_LOGIC;
    handshake_go : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    stall_IBUF : in STD_LOGIC;
    state : in STD_LOGIC;
    state_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    state_reg_0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_rd_ram1.edn\ is
  signal U_GOT_IT_SYNC_n_1 : STD_LOGIC;
  signal U_GOT_IT_SYNC_n_3 : STD_LOGIC;
  signal U_TAKE_IT_SYNC_n_4 : STD_LOGIC;
  signal got_it_tg : STD_LOGIC;
  signal \^got_it_tg_ff\ : STD_LOGIC;
  signal \^got_it_tg_sync\ : STD_LOGIC;
  signal state_0 : STD_LOGIC;
  signal take_it_tg : STD_LOGIC;
  signal take_it_tg_ff : STD_LOGIC;
  signal take_it_tg_sync : STD_LOGIC;
begin
  got_it_tg_ff <= \^got_it_tg_ff\;
  got_it_tg_sync <= \^got_it_tg_sync\;
U_GOT_IT_SYNC: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => AR(0),
      busy => busy,
      busy_reg => busy_reg,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      go_IBUF => go_IBUF,
      got_it_tg => got_it_tg,
      got_it_tg_ff_reg => \^got_it_tg_sync\,
      got_it_tg_ff_reg_0 => \^got_it_tg_ff\,
      handshake_go => handshake_go,
      state_0 => state_0,
      \^state_reg\ => U_GOT_IT_SYNC_n_1,
      state_reg(1 downto 0) => state_reg(1 downto 0),
      take_it_tg => take_it_tg,
      take_it_tg_reg => U_GOT_IT_SYNC_n_3,
      user_clk => user_clk
    );
U_TAKE_IT_SYNC: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => AR(0),
      addr_current_reg(0) => addr_current_reg(0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_rd_en_OBUF => dram_rd_en_OBUF,
      dram_rd_flush_OBUF => dram_rd_flush_OBUF,
      dram_ready_IBUF => dram_ready_IBUF,
      got_it_tg => got_it_tg,
      got_it_tg_reg => U_TAKE_IT_SYNC_n_4,
      prog_full => prog_full,
      stall_IBUF => stall_IBUF,
      state => state,
      state_reg => state_reg_0,
      take_it_tg => take_it_tg,
      take_it_tg_ff => take_it_tg_ff,
      take_it_tg_sync => take_it_tg_sync,
      user_clk => user_clk
    );
got_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => \^got_it_tg_sync\,
      Q => \^got_it_tg_ff\
    );
got_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => U_TAKE_IT_SYNC_n_4,
      Q => got_it_tg
    );
state_reg_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => U_GOT_IT_SYNC_n_1,
      Q => state_0
    );
take_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => take_it_tg_sync,
      Q => take_it_tg_ff
    );
take_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => U_GOT_IT_SYNC_n_3,
      Q => take_it_tg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_wr_ram0.edn\ is
  port (
    actually_empty : in STD_LOGIC;
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    empty : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    handshake_go : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    state_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    state_reg_0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_wr_ram0.edn\ is
  signal U_GOT_IT_SYNC_n_3 : STD_LOGIC;
  signal U_GOT_IT_SYNC_n_5 : STD_LOGIC;
  signal U_TAKE_IT_SYNC_n_3 : STD_LOGIC;
  signal got_it_tg : STD_LOGIC;
  signal got_it_tg_ff : STD_LOGIC;
  signal got_it_tg_sync : STD_LOGIC;
  signal state_1 : STD_LOGIC;
  signal take_it_tg : STD_LOGIC;
  signal take_it_tg_ff : STD_LOGIC;
  signal take_it_tg_sync : STD_LOGIC;
begin
U_GOT_IT_SYNC: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn\
     port map (
      CO(0) => CO(0),
      actually_empty => actually_empty,
      busy => busy,
      busy_reg => busy_reg,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      go_IBUF => go_IBUF,
      got_it_tg => got_it_tg,
      got_it_tg_ff => got_it_tg_ff,
      got_it_tg_sync => got_it_tg_sync,
      handshake_go => handshake_go,
      rst0_out => rst0_out,
      state(1 downto 0) => state(1 downto 0),
      state_1 => state_1,
      \^state_reg\ => U_GOT_IT_SYNC_n_3,
      state_reg(1 downto 0) => state_reg(1 downto 0),
      take_it_tg => take_it_tg,
      take_it_tg_reg => U_GOT_IT_SYNC_n_5,
      user_clk => user_clk
    );
U_TAKE_IT_SYNC: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\
     port map (
      addr_current_reg(0) => addr_current_reg(0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready_IBUF,
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      empty => empty,
      got_it_tg => got_it_tg,
      got_it_tg_reg => U_TAKE_IT_SYNC_n_3,
      rst0_out => rst0_out,
      state_0 => state_0,
      state_reg => state_reg_0,
      take_it_tg => take_it_tg,
      take_it_tg_ff => take_it_tg_ff,
      take_it_tg_sync => take_it_tg_sync,
      user_clk => user_clk
    );
got_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => got_it_tg_sync,
      Q => got_it_tg_ff
    );
got_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => U_TAKE_IT_SYNC_n_3,
      Q => got_it_tg
    );
state_reg_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => U_GOT_IT_SYNC_n_3,
      Q => state_1
    );
take_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => take_it_tg_sync,
      Q => take_it_tg_ff
    );
take_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => U_GOT_IT_SYNC_n_5,
      Q => take_it_tg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_user_app is
  port (
    go_0 : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : out STD_LOGIC;
    go : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    ram1_rd_clear_reg : out STD_LOGIC;
    ram1_rd_go_reg : out STD_LOGIC;
    reg_rst_reg : out STD_LOGIC;
    flush_s : out STD_LOGIC;
    CLK : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    \reg_size_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \reg_ram1_wr_addr_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \reg_ram0_rd_addr_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ram1_wr_clear : out STD_LOGIC;
    \ram0_wr_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram0_wr_addr_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ram0_wr_size_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram1_rd_addr_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ram1_rd_size_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rd_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk0 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    dram_rd_flush : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \prev_addr_reg[15]\ : in STD_LOGIC;
    \prev_addr_reg[15]_0\ : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    done : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_user_app;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_user_app is
  signal done_0 : STD_LOGIC;
  signal \^go_0\ : STD_LOGIC;
  signal \^reg_rst_reg\ : STD_LOGIC;
begin
  go_0 <= \^go_0\;
  reg_rst_reg <= \^reg_rst_reg\;
U_CTRL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ctrl
     port map (
      CLK => CLK,
      \FSM_onehot_state_reg[0]_0\ => ram1_wr_clear,
      \FSM_onehot_state_reg[0]_1\ => \^reg_rst_reg\,
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]\,
      done => done,
      done_0 => done_0,
      fclk0 => fclk0,
      \output_reg[14]\ => \^go_0\
    );
U_MMAP: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_map
     port map (
      AR(0) => AS(0),
      Q(17 downto 0) => Q(17 downto 0),
      clear => clear,
      data(31 downto 0) => data(31 downto 0),
      done_0 => done_0,
      dram_rd_flush => dram_rd_flush,
      fclk0 => fclk0,
      flush_s => flush_s,
      go => go,
      go_0 => \^go_0\,
      \prev_addr_reg[15]_0\ => \prev_addr_reg[15]\,
      \prev_addr_reg[15]_1\ => \prev_addr_reg[15]_0\,
      \ram0_wr_addr_reg[14]_0\(14 downto 0) => \ram0_wr_addr_reg[14]\(14 downto 0),
      \ram0_wr_data_reg[31]_0\(31 downto 0) => \ram0_wr_data_reg[31]\(31 downto 0),
      \ram0_wr_size_reg[15]_0\(15 downto 0) => \ram0_wr_size_reg[15]\(15 downto 0),
      \ram1_rd_addr_reg[14]_0\(14 downto 0) => \ram1_rd_addr_reg[14]\(14 downto 0),
      ram1_rd_clear_reg_0 => ram1_rd_clear_reg,
      ram1_rd_go_reg_0 => ram1_rd_go_reg,
      \ram1_rd_size_reg[15]_0\(15 downto 0) => \ram1_rd_size_reg[15]\(15 downto 0),
      \rd_data_reg[31]_0\(31 downto 0) => \rd_data_reg[31]\(31 downto 0),
      rd_en => rd_en,
      \reg_ram0_rd_addr_reg[14]_0\(14 downto 0) => \reg_ram0_rd_addr_reg[14]\(14 downto 0),
      \reg_ram1_wr_addr_reg[14]_0\(14 downto 0) => \reg_ram1_wr_addr_reg[14]\(14 downto 0),
      reg_rst_reg_0 => \^reg_rst_reg\,
      \reg_size_reg[16]_0\(16 downto 0) => \reg_size_reg[16]\(16 downto 0),
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(17 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work is
  port (
    clear_IBUF : in STD_LOGIC;
    count_reg : out STD_LOGIC_VECTOR ( 16 to 16 );
    full : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en2_out : out STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    din : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work is
begin
\U_EXPAND.U_EXPAND_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_expander_fifo
     port map (
      AR(0) => AR(0),
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      clear_IBUF => clear_IBUF,
      count_reg(16) => count_reg(16),
      din(31 downto 0) => din(31 downto 0),
      full => full,
      ready_OBUF => ready_OBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en2_out => wr_en2_out,
      wr_en_IBUF => wr_en_IBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_rd_ram1.edn\ is
  port (
    clear_IBUF : in STD_LOGIC;
    empty : in STD_LOGIC;
    rd_en0_in : out STD_LOGIC;
    rd_en_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    update_count0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    valid_OBUF : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_rd_ram1.edn\ is
begin
\U_SHRINK.U_SHRINK_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work
     port map (
      AR(0) => AR(0),
      CO(0) => CO(0),
      Q(31 downto 0) => Q(31 downto 0),
      clear_IBUF => clear_IBUF,
      \data_reg[0]_0\ => update_count0,
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      rd_en0_in => rd_en0_in,
      rd_en_IBUF => rd_en_IBUF,
      rst => rst,
      user_clk => user_clk,
      valid_OBUF => valid_OBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_wr_ram0.edn\ is
  port (
    clear_IBUF : in STD_LOGIC;
    count : out STD_LOGIC;
    full : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en2_out : out STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_IBUF : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_wr_ram0.edn\ is
begin
\U_SHRINK.U_SHRINK_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work_file_dram_wr_ram0.edn\
     port map (
      AR(0) => AR(0),
      CO(0) => CO(0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      clear_IBUF => clear_IBUF,
      data_IBUF(31 downto 0) => data_IBUF(31 downto 0),
      \data_reg[31]_0\ => count,
      full => full,
      ready_OBUF => ready_OBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en2_out => wr_en2_out,
      wr_en_IBUF => wr_en_IBUF
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 34512)
`protect data_block
37AzRMuetZ7XWtr4Ymo79MucxvzA3NRxlbZkUcy29LY9P/aOt+xMsF9EYisUeId6F8GgXYBcyArp
b7EHaGWJuVhryg6/AD2+FG5+87hLYYkVmsAyQBMHfFltwwekye7niOdPAHT+08pE8xCCb/YkARM+
DFgM5rttFEajbafcGdfl4QLFdshgRmBYXinvImF0lBhRwHax5IFUnXUtpCqIHgG2HE4wpY975fq/
8/WE+S2xnWADJxAIDTTY2AUb0Fxg4Zr8u+gpN6FzYSjNEYLKkb23x8dUTMedWNU1ZEVFHHqlSjv6
IYUETscPJ6YfyQPZzpHZGSfjyAFAGLjtQOMkstXsQby3W0bTPdjAnXFyFsfBb5Prpii/AVL+bT2+
ZX3ZLjTHWGBGqTDczmajDylhBgtseiqkkOzp5YGf2j2u+Qdvtvkr80zA3u1YA9LK3qFFBy+C77nR
2vejfPu7mFBLPi38jvH/kB74vP+fTD4dDZdmRGBFBuMLtOnCbp6r7THaWHuptjSE2IiXDESlq7ZM
cGjIPf+vZdg6tWMDlGTApiICdQ417skyteNLuNIndkTehNN/P1V027SJii9OFM9cuHTDqdECe7B+
ZWMuvtl5FaSyg/4r0ublkqrveLHRAK0FYNKUSTIOrRVDVsXep7Gje2i5JpI2lUNg2fFIrMnLJdLx
rKSTEe2QHEKpqgX6AUIkQ/D1GokLFdkn0V9XkpnZHziSk4dSFStNNKiSCZ1/enMO7OVAXJkVE66g
icHb6DwvTSm/okFsqKPbRnnGjchd4qnmT5p/cPLKwR9xKN/c4GMImuClj7fuw8pdz5/W25olBG1D
q/6Vr4rh7GgB0moKSiDRh3DtDal8StN03u0opRIk990boo3RwDhmgZa3q7awumA/+A0BEPVgtvhC
yhPKDtCtkFltZrQtyT38WplRJWyqexvtK5OSwx7R1bV/Gix8Ki2lKmkIJRA9rPSYT0aawdWTLwAP
jZ8wJVmV/+UUQRz14ya8UsEWUfCXwtXcev2cC4/0l/IMBnbr2+JusJQLCEMHYkx0EaeUqo1HC1Go
DBTL6DS1k/aT6rWpzkZJOYKePdGwEeB3+Z4ifg5MPbJX27j3VMUAQZ/kgwjM3r09oRf4jaal5VRW
0HGN2b6+ibUYcz57xx2n5RbhgDVhfAcbg0sayIeoyqTRceVIIaxjkhI5ukVNPgZhc1t8mwDjocEg
6no117JBU3acl6HReaDKMOGM14WhHENvMX/Oec7h1bqqthZjv2BNBvPJgcS8PE6VqLJcCbtEmEkZ
LE3RbDLHnV3ka4BeJ/BoIH0Au/Va7lxXsisYdaP4RgXs2HTvb+MAI7KXlEvRJt8qAK7BjYDk6SVL
Fj+KT1L3d/yPucQgPg3PJSGrXf8BiTEYb1zALUKg2E1tuDC1194Zz//O0Jldu0iiuypN6xKr+V3Q
lgZAq6RJQ3nPAeNod9ieeUW7h0KRi4vViaTyPaxiMHAH/tjHJibwhebRj4ZcOutuhkZqa42N3wcx
1buGioF/Zl2EfJxeUCuEkey0u+Ad9VNcMMvE0RCof5zkghgnjzQjQ3ZdNBZO/ZTNCop94mwMKclh
sN8ZwBzcMvXlQQwr6zA3/rmwGothZmb8OSExiaQ1RnHO6pIHNWAi5tVbDK/DQ2fY4FTbFSlHjvhP
/oHgZH+Czzfu7J8ZECW06oRZuZKMPYJkyPREZMAp7927cncLF/PQiVqL3Hm/7Wl5cvOTD3xZk3j5
JEplDLOL1rB7jk02H75yl3izi+VjvjgZcWhP+57Co9rC4dtJyGh7OOqIGkn5AsljsjUmMiiK61y3
Y9tSgfiZsm2khM82xF4IDqtnO6KQ+Tpk6sppDKi3WbMeorjcIR/FlbpvgX/Sag/iPGnCIVhGOwKX
tNRTmP5IOQqkiDuyN+Sul3pHjgXkoOGYYW5h6D8vK2L9TKZRybc5hJi+X8ClSftFWd0Km1lSeoMy
ZvxCcVMzm2Qhcxr09QFZ0Glzrr5XNLCiSg2f9kWFYBlWbehkYLsQ6Q7i45R226LM2x+CrC2dto4S
DQiAgP2dwDVwLEyQ62kILoBO9MQpoihJ4Tpl89I8D1FDFl19z5ZhoVTw6mcGqmANazFIyiVAVYsd
dPOa/3QPGSN7gMrEbl3E5QVVdrWy0dWGKTE3C5irIMex7cJ8ouRq0Vbzyq9eFjcTiLvGNNP5VFZ1
x0ekc+G0HvgewJHqdBaOzMfNzmO8IiutEOekpvXXr1njCmI7W0ofba+M0MRxHahnpL82zX3cLJ+2
Xuv3iDBBQcgBh7azGiafbWtvYVqSawZpq7cRiXUn2HZYEpvwTyosKn4OkEKW4BBqi0sAJ/A2uj8G
ADEtvCc196i6rjmnicU5KcQ07ZZTUk55GEg1IYBmQYR8tIfQ+KftYUiPDkyRFoHlyVVQFyUvw3Dp
BG5V5YTQRGSmcEjOs7BzBdE2z5Ug8rxKYvVNLIMHWb+Bata5fPja7XxQkUquDFwGVJmbTyVn3nUt
uGh+TZpuOSSKqSK6Kvwk5uMn1TW+5hxUTA7dgaYt7zXzEIj6zoTCSePLG3aFh2U/qk6dBJ4jE8ul
fCzFo3Eu0HX5L1bm46MjyQCCzt52DtUAy1ybZabdbgFYr6SjxhV75aR//2K+vT6NGk4areFssQ0e
x4gXgvpuRW6PJVBDfMYTnf7n0oqunb5iwDxebsIPA6H1EbCJ5LwZuFNbWRCubsYhX0qrjz6sFOlD
H+gHOB2wRrTkHzpjiel8pzYTHM9tD4rszAu22/1LRKWyWscB4hyLZoRBuoPX0BGxFIqrXqq0fnb9
wyH1RSa9Q/A8Qm0CYcW8ioGxZ7ElzTXS+017f3ppH7FaSSbSRIKHqb19ufAQMnWA3q/4/s0XMeCr
Xa8T7c/Ny8/caWBKt7yAthhDWLveM9sIs5XmMsqMxwbPmDS3EHhEhr5EEZ25g+Mk1RGcTAANCAae
s6PWSOgZUH+YZNRBh2oRqj9S/8Sph7fKJ0ZE4Ihv4zNIWmkW5IZqgggpUmoCSfHY3EGOnHTaG5Tu
6TWy39h04rrbU6VOzjZgycxgvL25ySr/1Dqzf5jSZZY3YYe15iyLTeY84uoSMJjpZDauJUy4lglR
5r5h+4wC4LEGeQYfFyLehGhVhkGm5v3zgP/sjNt3eo1/RImOUJtznamSm8YRDUmStIJSJWSwPvwU
hsPztUyrOKB98dsknqkDw7rlqRwrfcVRM7F9sg23MLsRBjPxMs2MY17IcIjwvUpY/XXpcKW4rFci
07BVz3okjdzdkJOOTAgkQ9Cc6caeVAhOO27Vbv185otfdWHNb3EFo7IpDjNfU5/XOnC2aI7ZFF5V
FjXHJ/RzYLg18mAfMDcMPstxBR0R51RRgjiI52ukxsTnYGh5kQPGx+pWYpnk4RE6ipo2QOxwd52e
gpTcqm7HqHTENhjLJs/9/nJfRg5UtSJ2AUPSqS7N1LWyxq6CTc993ur36TCBmU4BzRd6smNYFiAG
68c6iGY1kNaxE+TSSkoNNJ0qcUPFvjeRoJSkjcnVSFoUOkHfaHmWBZ4zOohQXjvcFqXWgbO5wEbF
7Bq2Um98pzEnw+bIng99LWwonHgfKK6VFPYswBa4u1lovC2/ky8OCgwrZcfEcOMugtb0h8uPzQdQ
PrU9A1yxtuCiZXnMFYBb0mrSAgIJViJKyk+I26jdlkrs45HI445rBD1npy41Wxkl4Hl2KZKPutAI
3G5LmG/CfmJbDDIYng5TiVKafPOel486nZep3VcqlGVPSwIuTqoSplgB4hhulPZ4AIMplbuQGRtR
FkJqC0F87C2XNE4Bp9XnBH9N0pEiUtYSEw7grMFBqAngLa1I+jA+cg1V00wimykaiWmyGEVb49Om
0OUJY2oeq+HLwgoKTs+HtWMgrz+zllv20XN9Z1X1tNHxlqghln0Saoy0mervI2rl0lRae+THaDeL
BCN6TCsJ/Uxd+hXjpzn5xYZl0SSGJXHhXK9pL4AzQCIbN0iCTlv3XTNCFtNqcHpt4s/XvQnPkTtN
ct/n7JAvWqz+TcPfl6tQC14ag6uBJ/AUMsMcFWra1rSyw5N7+ZjZPKRomnVplgIgtYA2FBplUbr4
I0uC7F8yUyiwH2VKETWdPv1HUlXRprR6TT/7A2b2c+nu7FedREG7m6LkHGpjdgucG6EqFCGH1ewG
lSSDIK1LD4i/TJC5RET1Twrhum9CNlB0UUrFp5YSLUuVXCEqZbkIqeyuo3zqquVlX2MohCKltn4t
V4chID/R7XudLRn4Zcxgg9KWBG4EArXHchVr6FQ7NvTSewRHkEd7EbRjIuaw27r2VoVZnD/wiyxC
ZAt+GOQ4OtJC8slGsQ7kw5LLYpfO7mlpbkzYy36AYO8B1NNgfqcyssi/vT1gU1F0msBqVZ8kHCvB
Tz3f33BCXdn06UjXp/QPj0gqTNsf0zVmXS8cZ7tWLBlRloydfYuUB4KNh031/h2Xa5mEbf5DHyKI
8ygFvKUYvtZb+j17JXI9OoD5XLIFySr6C/J6Fcjc/i51f/FepfDCvWdDVL9dTE9CXzHhfG/JXYCn
BxxFRQhwxIWMsOSOgW8apei0CX61ikPwLlVkK0c82YMVLWGjwhkt6trusbTIRFxTz2Oqs9Ezz+Yr
4cSe8nCYzuG8BX6lVDyO5V6IYtRyhb7B0v1QHlBzSNGkTkEtCiDi4rX2RomgLt39u/7ejBIu90Fm
52be3AdtohaTkKhLDlUNiA88SvNCTykgPNHhXo7lkyCptV7OxKeOQrLn27CVwzfLurTFwziWkwwN
i7ZjGCNF9t5ZOSJ3+Wz7cE9dMHH6klEgV3Ir6RtOTJNxW2bXhStA6xELRr9amt0LFl6+3Onm5WDH
PKaA+tOLWM1AYfaOpykzrosHxpsF5KEV19tjhbJk3PQrIkITqT9uqBTTC1pylvXar0MoP7MHjX8G
/xhcBoryQdnFZVeAken454R6yNawDfdsZ00hM7FF5eVDYuIQQq33w0FXscY+zELPmhmkgKAKdkTe
gWrGsiYXD35hkylpzmNd3gTmNfiWfWMVc/ayVV2WoAMh7oBqgt+hNvfAUqsyK29wGrw6xcrSXRel
hRs7vjThCkmvi9P9FC2De4i3qqT1Y7RmWXkNZO1tTr+8IIsEmjDBoDnle3rwzGa0ajjJSHC+jc70
RH1zho4aRVELQZvVKBZ6393UqQQvmKLMb1uhisd5XpBdpUiKa409Y9+Sy01o7U6kilVuXIOF0WbZ
eSieiXP8xofYXvdu4YM1KcUwlVTBVuB6yTn+McpkfBNQ+AA4ZJvDP4pMftvlLV+YfA126al1E9Ci
XRJJDVlXc0XjzdePIgVwahSsnAfNl7cyEBNmlUW0QJmFc6RITKzQ6QwJ9bM390KuBh2y5NlHvLWe
Pw+Aquv6NqtklFjC0H3zSzH7ruZLDZkLJkGfaauSEqq5GSI0JNm9ceu+mYhsx5NURCIR6tiXTF4U
I+SAb1vXoj7ZKjp2+ALU7bheINpOsYDtbulwJCTUceue0r6EEfBIfdjXP0GFbbIB2u0XPoYB7WsI
gDTlFVtyDY4QH0gFyQY2y79NE9SPPmoz0SFUSrclRGi8fcweuqO11i7asXsv+OwASlQCWTTOKblF
kpoEu9AAI9SEp+V/s4IBckXvzViLHnP3eEaxGOdCKvUvRY5lflIctbOPvngfGEnhddtuet+NMe4x
MQNcqlHOyoQa3qOvW8WhScVv3bHFHqYmetuj8znVNOqRloWmNk+MXZTzS/zStP7OqJyaerGkkTuu
tHveKJ/NboTEkVlCcGKtkRY5Ozt5VNsfqDNVgvRqkIRv5KUWB2oLXxH9dua/07G4QSGPs4wO3YLa
ToxiCGX67U9kktf2dXrBs8eR61JSyduOGSPFiDlEzCfeMYqHACFUaS51bVRhgoHkBvWSqjr7ogB0
7Ls6LZqgaJPZfnsoJymS59Qf0LdZk4Lm7HAauwxHBeHiGW8o+Dd4lY+F5Y/fXDtxrCMgwLzBj1n+
vcP/3e6cVH9xyqGphrTsPbRDurafJRHGi5SxSiz5fcfuz6wEeTZMc1jAFYJyxfnZkKrGnyZSPvB9
EppXZAi9hfKKNs6N99Ptp6RIPA+qDA++Y9zYkb+KVg4O/5kJ5EGzyQiVOaQs09wr32xT5ai+qGoB
SqHwR2jNHSZUS4HqwIEvCTarfN7EDNiuj3qbf8JB/K9Rg3Nxi7g4tldzz8mmOfZvhV0eqrOYw2LF
lp7oshBi6d6rzhUAZFm8IbZ1WLS5JMjBEsTJKKRA3J5JjddAl1SrKOpj8sto5qfrLddhF9kb0lAw
QmIry/byOEqyAFBt8251BKWUoeSOSWUvUmr+LteWs0gvvzZRG4qHI7qu3qOqDfyw5J7H9CUjaBLg
EJqQXCBAWh3YOXCxI20WZsM0f0RqkjMLfFdoPGLnZLkwDBmwGgfLE8wEoLbW6Fia6TAKdr9T5CIb
VFnYOQZOQwPTtuWjJb9TBIt9Q2qFXo2Q+hmLjV/VmKOPfbO5U7NySWbnVRx1KAWwD3C3MmfemyRY
Ucx1bqAAagmc7WIjqU9qC9aCHYHEKq4eKnpqEMmGQvCLX6pZv8xPsgFdOxq/AyPJVO2P8WZ2W5FG
rOiO+AdbBkHpoKtH98rPWacG0N+mPzUGbsnxMV/AOeqWdlwwHL2SfGzpuQCo7+Db/5itg5PG6NvY
Dt/uqOcwOaFbD5HLrSIqk82LWMpI5st+2U7Z4ih6BacssNUsGbfrmNbWZn2dwjfqgmxMFidZ2FnG
TOesl9mdLsndtEHkDvO0NksmuLywCLB3ETEyKgMzvX2p9rjOUcbVWo7g98IlBjp/NcTAKn8pzipx
VfCb4krZq+0bbglGKfgtYRr6TpWU+1nq5zyVtVXUcy4IpgEcQg5IDBC3oO1y5+JTfUlUf8my+d3t
YsL8eTZQfWKA1Ma1BUAJTycYDwoU4FbdC8unitMy5YnUvk4DYtYCEBF/08k8sLpgCp/mBWvh2dJg
oCupX26vA2DB0dyaSxI/DQa7crabrYIkF6nYEUh6IrjgK8TZlpTlxNgRM3ugrNRpZQHc3yfIhY2M
3LqgtouEk289cr/+/wh+hQ5DQZXrG4wnhK9BSLnXdpzZF/q5QIu9XyMCQMKnzmW21UiV/zdrwdQ9
qqsgnI2f5MvJ4SSd5S7SH4gGx3f6Il5cqwBg3GfBa0unPlcDkFQaUrs6V2vymT58Qln8M/Zrx26b
Hr7cidER5y6FcW2IszaM4iR603ytsHja/kxtCvq4hDr+axdW9UdJvwK2CuCIj+L8fqZ0kIJjxg4z
OG6T7oAACg+cBKk8q/usSMyxF3kqBPjXnQTeJl8GQYSaOMfdnDw066IrnTR/p4Bug/dGgEvYIWQq
CV8xUN6wphDbmv9TP1Bjw30mtKiMOrJQUhNLtzhVFxnHDuQF87R84uh6McaEBXSMbKNLS5FIzZfU
vH3qbbtrLYYlNyXLwAO7affQJCKElEQB0YXqSKGPBpZKB0dtlivgTOgcrXOVMNYYAxW1aLRlAORH
t1E/8muw8ibB5rQ3lwl3PNIP/Ifdh1KJC+v229ZTtcPKzZ8L4U4wM+wbMBuEcy939NpuqC+SNI9H
wLfQ2jRUuYxPJIy4gQRQx/zbPGS8kz3d2Pg8ARbhhgpxD6AZiLdVyy02aNL2EnR21e72yQB1Xw+b
lptJ8V+eu8REwScEeFC7H0lDBC0VjqnN7h9xr7RWK2ooY3+mBind4L4Q/k4EW7DRvSTk2z2lV54B
ER53fxcony0f/SsyPDM1kgBkoGFxKstCM/qyL2Pz7wQOd5hhpPqTng2KjFfcJcCQw6rnKpWNXJIr
MKlBeMy6kV05s8aytlLcw7uptuQObufFvUn01PRW7jPhruOW6A6TX9nSWZMjLoEoiT/x5UMKLbbS
T6I5e+zEXtsZbU7Ld5dBkM+lWdRJPRrXwod7w46xsFx106cDBt53M+2hzpj0/U4NI8VIGZDeQLXV
v3SuuM/T4aCaNDbzcCdG4McE5w3MIjkk6/j8NiIHmpLir83I19OouOhav7vdzzbn5Nzk3jRqg6SU
AKOFiA7Ce2IuK74SBIkIg98dRlD2zrwAC2EjK+lRV5Fon/S2kLVGVBKV0Bq7T8ZeSvLY3dXZKs/w
QLHGytpLRQJspXmy7OwsUyjj4lIIEXAcEbCerlQq7zJKrpJcOkvqMyK7NkgztgPubCavP2AimuT/
Q4tkpVj2c646ycrC9R/aoRYKAioYLUg5SixiqA0eHWm5Z+rcMV6ugZXQythHx+DfSkixcofl8QPr
Ikl4Z61oZ4NOV5oRoTG6NB1afDPd3rK6gqZnol7oUJ2rnK2y5P+eZaZghQ3kDLXzZjRsp04A39iP
NC9y/8ri3ujUnljecXO2g8IeGqbBZTv1T9MfAmMDJbv0Bs5zr0T4q3SuA3AtvIfXWYGx9rgFcocq
rjZh7S93f9L2zc3CHEU6FwgDBwh1h3Pkf9r2Yz/aPiR82yKjE5/bSQeM5R65M5elvLuu4FcDt7ex
nWaXq7awKYCaUeb0ezm8xuBVHD/PemYfPQIZEgSnM6Z9ta5EsfQC7CqYfkiNxJYg3Ahmk7kt1RRY
gepZ0n+36qHCbuqPfpqHUkNVhGw8ky9CoEkzmR62nLYCHUK+dov/hl0S8dXLIrKS4dko91vCKuri
E2J4LNnV0ic5lmb5jZjc1FZ9NDFEkjSCPElUbnIjXTbObGZjNSJCYvlwegnKacEKOzXaoh4PRn3n
A7yIx18T23n6x0GxbLnqIoe8MJhcQfd3EC0oZGt/4tjSbycbI3++hC7KIZPe8F/2Gu7sMc+kEk0U
QuuHxQlfddFgqG9RvBuqchr1MAMFrv9wR5XMgUB8prJSZF/iOIcJm3cGUmbUNz7xbK7zl683D8iP
mb0Z2+QHTEKwRp5kdu+es8F57S74JPuMjOi1s5XU7t11yXJ4L8HmE4bQiY6Ik/XLV2WBwyI/fcc/
OtImhJuwxPD444Pp2dL9NwwKGjC/ZcJBZFpZcJUh7oJOFWVruliqAd3lEwijE19IY3S1gjXcGOdq
6AYmQq6hlXHpzYVgFMtVsBr/SNT1kWqhyenjh8Z10FkuKi5eBmrgmbcLSGWeaukZfiPFdNG0JCqa
huUo02zXu8ZQlaL1HMNwMpg0AIXpF3tkJ2ZM6iFFevoeN3ihf4kvhzDskj2R9zTF8GqSEmHnDZqx
JDnPPOyc4UuQ12YrN6sKWBS/UpoufkvKX8PoEg210hkyASgIBnp4G5GbfoiHwc3MO/2bwsPlhJ3m
/CE0ptavp7fkZTfn/Jt/VvjKAF7Wduo+x6imTx/w7l5SxwGdv0bHbDEUv2qJ/AGtxC20F53f/9JA
FSRl/pdrfFUMM1OF51xv0a8q1FQ0lHQ/5opLv5q+n9fRnxaE+SFm3qzmrybPOCyDFDs34RIET3im
dzSkXMZ2zoO/40nP5qwySsyz8cxDRRI5dPOjeHs9YTqmDq7U5K8HkKOQINDEvFQrlPs0uc+Pa67F
m06B1xMt7yd1asL8HfVMBJHP5UN6lURQ3PDxbAEQTrG1Aj2zuUyeJCY8EDki31UCAStvhYYQPMDs
eS+EcXaBsvd9i4yyQHtBN82mUadVvdfKbyVnNBjYX1LeVqqBx0jNh8MYl3bQZi+qrcGZGWOtSuJ5
/77DLOOVZr4gZHbZZDgW+vIOtCLGhkr0LZyEbMhDZRMpRgBXyJ9+sBCtwDx8ZujZBDklxXq7Bi30
v+kHz7w7UJQzO8ppm0Blu0Mt7FK9aa9bBQarXAETOKLHifzEtb6GdMEZw1dZ3OpxENkOU5kcAffK
whYvjYBDaT5WaOdxRkuWiz+s14BWjjwxvRrOjzBY0vCWdflUqm6yjjZHEBKs2GhLHjO1g61L+sQ1
mmxEq1dWxSkk/c575p1fV56oq0fvZ5daFuJJ13e+PWW3tsudEyAT71KicZOxigaNFDRn2zFLE5kh
kJ0K+Sa4Pbrfpn4/2Ev/KFNPSl/g+ELX8yNYClBOsH44Z1loLBGKfdEHG+/wLU9xCAFTcvDxy4+w
Rq03nt479Ge2CO+pMbohdenLGrEQx6bRkQUc2JWqmEOaformIrOuP83vjez4K91WPZEEwdJzLuLm
rUNk3htg9If2G9BloDulRzloAjWo2qsT3k+2oN2KJqiV1gk+ZlH5GHr6H+yLSI1k4fFUrod7MRGC
Z5xCMbGP1AhA3AMlyULWJGoR/V5GJ4Vt9YcJ6tCtbvtqVt2myTAr96eDokRctvhSd7Zw/0HZkvOX
KeAJSXFRoFAWOkXSndgpAyxTSZeCfxkzqrdDsmYlyoUkN7XGPt45qLTpGosJD4+Ab1Zs/s7DFx2s
gZOcFtn5rMdUAuPcrFGWo576P3N5gjooOUFu9RtUFNfFNWYkSeuGLc4YA8a/6JXtrIuYKxtOSlAb
+vQXxYWzu259aqKcNrjwPJ8AgH1peOfHohIloRRD41eZs0xSUevX7W86Lltsh3+eAOzL5eixrPPp
xaAUzRMNOeGe7iKQtGQdFpIReV6+teimjrJkrHKljc0OQNm+jqnUU9VJ4N07JTV3PSHDqOriZtCE
L06v/dQDQ3eIOEF9j6bW++gdFaHH39kK1gwc+bWl9/QdxmEPPceEebIc48TA5chLSLcPqOTToeAA
UtROv68JlDL41tqDpZhA9fZ04PiXqe3ZswbWZ6V8sbQBy2jK50ruQRcqy39EK4BDJwwONyCjCdtT
eCUs2k3C7RRsS8D7Z7+UVFgkhUeKm+ZG/Y3czA/EUePXZ1Omcu68NEphiXLu3gcMbNw741MaAu04
UTGcMzfq06tMndelHNMkMVsZ8UHHMaCWrwaR5UZd9RAqAUlIrNAthAkb10cyHmragVGtK7yRnqDn
KurZWgkvhLONxK15JkvhlSBULQvKDwWYlYS3fMPWp0H16AwiTswF+8LbHVAcoKW5Iwmq3ogp5SUt
4R3XwhgF76LCmY3Kj1IV8IPCNkOpQv7A3YE5cm9VZKEePIzTQYjkoIc2J832bkM5DDKHSVMPLr2S
fCyZqqcXo3+VuJlKfREzUA/lqBSPs+TQpyfEtnEw6pZTcDr2ReunCg2ICZeVqCNikOwEPZ3fjEAd
lR2mLO/kl6AlhnowN5e0Yup+1Q3QCRmrXrdFW3/b+gA8CLHCA/f4KksIK6R6lOE/hI0UBEHKOtA4
/iCMN1Ga3yYnUFoem5teooV3fcINfGfMoaTzlTR5s06VtQMHwHHXMmoPflx5IlEZCUsgzqKCU7Rd
sdaAlbV1EcFvDpsJwCALfSdGGU1J/4CC/EFxjLSpaDbE+azu3EPifaPJVpI4vNzYSe5PwTC3j99F
xQzc70NeAHDZKdk+1Dy46WUdf5Difb9HeKMrI4A5FFUHSrLbG/QE7g9NjIXNNMchs6NW48m4UjFV
DpQDpo8Zq+BNWpXbg1vi18xFGJQB5yGQd5pvqweytt8pL4mglwF2uk4vhuspfBQcA2tuVCG2nuTl
nq+ECDcUUvdVQorUlbkUtx/G8yhk5spFQbNYBFbokURoswfrtypEiZntGPEv12XpBoQPCIvnPsci
Wi/SaolK1OIWrbtfshY8SRi6HP593c88YSdTZssRSX0aEFEh4g8/cF2vR4G9Q8RVB4AKV2Rk+OsD
yYkNTzYY+wbwEf2bziJCmkwPQGKNGB33zrhyB4jw8A8V5gTGIjb0MhfM4y9rCdjXf80NECL30gJ4
qNxZFIHYV4t5m47yJUsXp9LgZtFeXVKzkE07eSNlHCW6d1xOvIO/xznWDzaGXIYBoBNzHboBFF0G
IrTXIJ7/RGbxafuesWabcahyzJFb6hDm2q00Ofi8QnKOWVOB7HJy8qEpyG4pBa5KsRF5d+jI0CXB
AGhwKRQsXEW5o4b3xy019DVB5z/ItW8RatvZCKo6FqYenpFfCu86sQgLWO6BaAcqobsf0CDx2mFw
ayJJrRxGu9sT3aLqIUd5ZFm5AtfAztHXgonKvZ4e/bJqo8vFXlSIYlfP+7s7z9UVwqlPbqgnRXvM
4FPEUzPhbFh+pb+y+YvlLQh1OsWiiQuw/UusNQ8kHphHrPWYc22s5ilnJzYSYKU9aOPL3ENHmcPa
aCLgThWB2kCBYP6tmTeENtm6V7+w74FYpDDN2H6kJNdntCOde0q5nrlv07elserq7fFz12FIR8Pf
LZEyDWOe6v08fQb1QSMWLx5swVzanFlwoi6aeDLnvls4cenjrOo6MoIwSwyh/8Yjeh+4bVF6yWL9
u5OcZqZp+MJXSqR6/QBZnD3XvBkbQRzKyKs17Rzhm2t800wJjtXtMuWI9uDUeWZSJ+0nvAyoHBLn
m5LDY/DhEHX7WdG4Y3t7sk5u/ybwQ8pqFaO8Rvc61SYrnLfJX5yd/DBDNnTfKpA728ERIUtku60c
P9/7VXH23Z/CirN7kmq8ohGGe5320sQ5H3qISFH1KDQoqbbfF+m/uGglrFBnKMaGYLSzA1uVJfFx
cah0+FBWn5dxWYbFvvuDlDsf/SaRAhLUot7r4GkK/IuO4DEIeW7NicAgu9kO0WPQBvq/YM8dfEyL
qlAO7zvcWZjpAnJ/uNzk263KmCBTRmxwIEAkvDOKQAveowive2RhWKbhfhpULy6Vb7O85Lr55QU3
lzSkf6NHA5RLnJteRVg5w8OVDGr4bQegsVs0+1C1Oemzy8jnCo1UPYUz9zLWoBf74dLxDdQFXtcB
FMUTyq1n7/h8sEUWDtRkm73D4q2mFMOPTD4lE+0faT3f/y/cWTQehEmlCYyu57ZfX07AWI7SU+yV
HBOn7Z3pWjDmYK1CZyF+fOz0xiq/pm0viO1ees5v0U4ldX+6AVm+///2wGgHoo2iBaDYGF+gt4aX
Z7vgIKgJ+oETGmk8DpFTwEfY3s+yuYID/PH6MOzlAX7lLet0nqTOksSap60CNnvUYjuAX8i3RFWo
SgK+nRM53MOpL4OCY7qapcWUWXtBtFpcrpFN7A16uWJPq5nBdl9JSdD0fiMH9VUHy7FbajlA/Dpr
f9FKJ8QrijineWoUcn1gH/EOOL2q7kyPyAGGCzDCQ8P6QMZCVKCwEamN3wKb24T7wqvSorNKjbUB
2bnT+W/TQlEuy2pBoYJDz0yXT7u4DAM9gBHc3UqvANHd+/8lyCdDk/XIk51zn2wYAzVmRxenCg4q
ON+TQDM3Ewzaxg0eGnvKOrJX+SxC+EXYZeXlCakMdDkZFEXNZ6kZDvXz9jFlGO2WxHCZPbeQ5soI
F2vsCbPJAdYGaIRFa/jYEvnu9zPFlpUJ5D2It11a0PJ7dQDpQ7KBCK0QEbIapgtn2IBTmx3VgXji
KFfjtiZNnNWvJ3xuOs8YrieZOsK6SIB2VXj51SOuq4Ynx/XTL12TE28QVECe2rrjL04vsH07b0HT
a7+oTSxLDyDOQVv28ljaZcDPnQr8tfTMmPWFSfpJZWc1S/OylDyKTt1GEi9uruQBgGbT/xjRYjXF
attvWi0Qp0PH+jqbrgARus5Wic64mNaZ41rLUimnqyEmYgJ11om4A/RneGXkt99X4gGCJAHmuD4i
F9jGnOFjcbMB0RkpxMx9vmrGB+EYyRhgGCgovBPudcOoyGdWVOIueV58BPktHy6N8EbUKOYXhXRq
txzZydzcwA8sdARkQfFk5FesW1+PASL/1foAXQ7NLqtklyByQ3gTvZeAA7KPk7lhkHdQy7dYf2HT
1c5P6K+FF59i1tUC8LZmKcrpPGr/BaSj95MeEchPEuhEwjzTeGg1WMjwtmtPpxpbI7ckuSqMqUKq
8/7oMeAa8YNpTHvk6HYHdIBQpx0KirdKXSwdRkiwL5tBXFAXhDFi9/ipJSwggBPnRrgW5LUbfVaf
tkIBjSBXQedU6nLZi8MoCk3fXjmJOPlLbu5TYnf4hC7zPm+XEhf4AI+OkWlCV24c4dv8V89MUM/A
JV3S55Mp69E3v2wiA1p6/tdF5ADmm0U/mJl3lDnAQmoqmB1eenM9Vc9zwMmCREtU+uZmVNtYOkNB
OiIytCBFDasITrmRKgKmTUcuskeB705C6WD7HnAmY9mcVOScLnbUXw9GAtQORmSWOGJ2cocxBZAM
EtLjubTq/3SxkqZ/FX6DBXi1XPIrD61RSwu6fhyIwjD2u+LAaFC4MFkYLWkIcZF50ZB1vNw3IwMm
e6LBife4CizZ5CEAZI+PYaTAw0NigsYsLvdpmLD/6t2BNbPgR5QLWqPrrzek/E0VfUODDakjkIqW
eoZtJP0/F0b0NE19a4GBYJzeFuLuOM/GucPgeRHnW+KF2uNHAltp83gDlYhIw196d7B1uEfgcjTI
7Vehkvzj//Azj+jiOaB4iG7S0ieI9yjyJnFip5DDqdUggHnOhQMc15Sw9LWT+SePRk3tqv+avSUZ
QEPVCpAR+MV9XkFzVkAO+k0U64HtJfthZkPpWrO6UiNXL01kSvK0pCUdy6YrM/OxFxwCOnDZkVR6
74GRJAByMSSo+hWQtuHkoTUJrMjajTlE7Z4lPLmBJMRy5SQFBlzbtTXhKLI4aXR7zIzIObIX6PIc
iiYJ08gYy+al8BvYb7lorf/5UGAn31PDFpxahXE6Ya/Ffds6NWfKZ3ielqU5/1j3Yx5X68Zzxhue
45yyR7N1SWtfod9nABEDMAM0rkPNbWi/AUdgBuzce/SxKXojIA9yD9ZMMTpBOfY3Y+6oLVQDcKNk
IW+wUJ2SHaCTSC3O3YA/zxB3lRE5t36BHhY+m47hc2Tk43pNCyDp/1amIu3IWDYikFFkvyiMMP0t
e/CLgByjfpIcuU6gizkRPAAQyjo2WuGdRSbASgwmD8e1/OUKm6sQpURgmm4LbWpNObqQhccXWYP7
KGQoK47EbMwj2ex72MyaAePZx8p/YvmX2BNB/UY+yEerQwhdC46ZHbAkc42evbcHELvjOmmTGNbJ
MRDi+C0TZwHFZXzVE6vrlFq+ikbkrDucmzsbaGCqZbQeAlCKysv/JDrq2Yfd8SBsasAW6mDJkj1x
WKxrLloOA6TgXTe0Oo5AahBCw7ASUFhGY6F15ikyL7kBTe5MFLBEaYGs7oax7utm/d+gqIJPQ5+f
0paJb3qYjmed8BZrF8g8gZGKAwQdhE+YNgWNykp9YOS6boWHTaFUv/4aSicstBcXPhfF8rnDO8cA
1zipXka3vmgwDYwKIo3+jdDR0V5U0W5PPMQfKX4KHR39buTCC5mWIL+3dN1g29AAA9ysiiLYXdPO
/M0C8TrxofC10+Nxo2VEgW2O3qoQBg9pyzgGHLaBXzS9jHtqPn+sqsTF+LgH46WF6Kvz8+ILSsZs
gstwtIjF1Ms+mREuJSaeFIUtPbgZ7i12gTk16Pwmvg6laOvyF7LCEMuaGgBWyb5GeLwv0AYzysqL
65QdP8L8Voi515oxTG7TT7IH6v03d9nYlsXUPRsJ7FpafJ4VAM8+fyfilPzAUpBQi8TYW2SGFm5Y
SwVn7BwMiEfEkm2iSw9egh207Anqe6rtbSYDojzHoQ4unVG7Sm/UjIWQ5iQqhxFRbndtc9KknlBu
FhbtVlliYGNh9fWRcczL08B7dGb6w8ceeZmKGQnywa8tSB2b2BpVG3lTAa9202bQTrEOuPtwOaEN
QqnlRJ6n13cYWrUida5tsS1iLcUduOiwzY88HSPzCP8kHHp6ESDuTCUc3WEXbLkzF8JjAHe8wEHT
tixw/s8OyoAFtyUGMYUtsA++wV02CsFk8TkMYEotRj1vxssPkR4qNYeUJFY42gmiSfbrQysyO+uB
FOQhHabtHkekR+2kVOts4thn31saCRBaMU++i0fOGcYJankmbxRqaUjT1JfXGhMUEkdkZhbTL22w
NC2drKmW82hnXyLBklKRh8xKfours7sBmt85N76EDCLXJyrilNSugIRtF2EmJj74ATSgaVltRgi2
3MNF3bfOfPLLtHdhzrFuH5ZhbnjfwXkKZFlcxhoH24VCVqJbeYOdefRR+9j/uejvNFuJBwIt8ixp
E3JxFag8x74JU59o3CukKNPGGQF21iuntC69faRzbt/cOsnbJwSWP7ETrhGx2MGGYREjWpbRsz4Z
cfyAAhfliQNM+/NqRaLP/kiInA7Zl+mals0/a93l/+IlwPgAzZUiktOocoGY375jmsT64kNqYgSl
SZdbbUkNKlCD6sXSk6d3pW/qM13u8nQ4aX6r1SqXPQG2WJKUIbm2MT5ueps9Yh3wJk+XVCc4qIb+
5HuIyhHoMB63Wux9u5mAGI7sEdNWNXoqBp3WWrFC6cIIsDZn7RIoRtE4v9aN8EoX3I8SVGfdbrl+
s7iblY53PUvZJ6Z9lz207Pf2LDevMjWj1M3uWodmkYLNf9Tj4cna1NX2zhc9S8+6aRd2XPpQwCHe
xzkqqvoQBKXLE6FwBsFst46FGb7AuDHNLmAoH+8kVohoJHzTxFTOEDa/G6EVPIGssfSWsmeEbXYr
zsz2TdbpC+pw2lLq8EmplxO6k0VwDtBqubOeC/DeqNPVNmuY/zu/yqeqL32xMRs0YBES/6GQY5fC
5qMLJP59d+Vy4B+LTh/3AmAZ7z1/pkNG3jTDSbE/+FXmnsKaE0lLzRVqBL8w+rc3okh6rRZyDYbT
LwbTXnzbMiQdCvIyWuL/WfUyP1rTAt++ULEKNGCqHddGkC/3FVdckp4vRkk38SviCHOO7reWgRtW
pRuTmyHCp4dX/Be00kVEwaqyRhZ3mUF8k8NrA/OUNHMEr6BFMETCWw07YtG/FTHH2JwYc1UllVa+
f0ZxC1wU7skh88fFPJYIk3sMy3VGXB/nrNHtB4r6/DI683Rbz2HI9aF8ruJROrENEQlmhJpo5P2/
aY+z913eqmmgCsaNqBBYRNVgxO1oZvQWXC/OyXs3uj1AsTowkYteIqZQAXz2uVtV5OJYfhwx/3xZ
oOCxkt2JDB2GOXYJhyc/RC4ON7b33AIgGDzE1UMUBBb/N0ehO59yLJ7qwI3MYMhSoRpan2C5ResT
ZmOOg6Th17qFqv4MunAaC8+g4ovttaRYe5ft1CTxcMyfANiv6BHFWOclJ4Oc8nICpUYX1rTDOSiP
fnydgrjMDxE4dXkK4wDGxCoGJ9BP7EWZYcW71O70eCMUgcGAEhRzUE4Ar3agTWHyNDxrZ5IUOuTN
K5lRSYTSdrthbfPnqqVvk3lp+vKV3F6t9FMjsOt7wK18H3/vhbmcoz8gTyJYkcmuU6sAACfNleEo
9ic7Wp+1r/YYhNW4FbZoA3eJqcTVMzlvTPjrQEgxJhDjOHyQ8HD5nPfPSrH/c5aTsUK+tB6Mlw7y
I2Ad+78c8204ankXklAYUfF14Gjw7SOhqM5T+grSGwx0ZBuJ80854/qgfRcCJI7TvnqW6d7pPArT
07IIgFd0qxT4vSsmGM0onUvc+b5t83i39cOv14cWgfPRYd1zkDh/mGS83UEAsD7vul04fV31aPKm
C7NY41y4QMa96XNdlo5D67DrU1nsX9LVT+8m/FMuyVZ+tc8GtVHell9e/mB4PbI9pywc2Z7cqHXU
Og3YRfXPZlw5hdaMpdIqPAmRK1S6aAZAHh6heQYGPXtS2VkvvCNVf33XK5F6lyPyDWvmSxFvpGoI
cYvTzocc59c3VobzBTNSTlcXiQiJSnOblUlaVaTdd2Ibse3hH9iHTMGbgVRiF83OivIYqdUc3lHG
MYD36xD95O1MtHG/pTfjgHxMd4j6q6Vh/ZDi32qhOdNaJKXb9Gv5UfldKAaYTjoIrQZHf6IXaBjD
kRuNY1MUDIJMd2aGvT8j3/WZKjtQ3i+w70loBqZcsP/M0cL3UMZBcTxlArv50Tkyfc1vGQxhJ2CU
C217VZ1yBdNGTAK2OEPqR32G0Om21g7lV1HKY06bahpuMiaRfuFa0x/CgjQxLBi5BITBeWE10qD1
ROwdKdUm6dxf/nC5eBNc7Z5ClzDdurZfTG1hrVnfqrHNDX+ZTTTNMyxgr2RhP5NE8uDDsFIpYEs6
SFhEw26z+GDpvdEhIdrEQMKEyD6gaRfwIN4ZIYMoDpfxd/+2HpeRziLmYnx0d9Frhc4tPILYmwv8
jqOVp1kHYVbNew23tzBg7S1YOPx9KHc7RYsLO1yMXx+Uv22aUGkUwYvUGKJCTCuysgojpspV9VSW
U2wz2+1VpS6rgV453K4B6SA/x6U7eGMaN0Vcr156v7vxIdmTI9iM6G088f4Hk00S83jy8XkAQmVH
gp+StSqOju22SrsD+q2SLaRSH48TOD5kL4YMlRf+3vejYivqLKxbQCHMEOLbqKbF0Hy2hLcEIvFS
YbBbBP/WD6BuyzW90cT3/PYMhNtn9D+AbOJ7fFqMifThLNRyucvmLNqWBEa6uRVpxz3+/MOneokg
PGDa8DqYsoAgg5lNGm+oztQMytmjTUgg2TURkBUyBKV2ffQb7ru1m9bd5s1DBBiFh7Fkz1ruPT0C
7ezmoMo7w7NKWn8blnNZej7D25JnP8AjynZDHmGZSUuCMvGkd00tCYHD+FPkFaogiP7vOz9j6K1K
m3j9SOlC7eICN4yaG/v52lH3FRGAC8CE+zIOPmD3VvEKZ31clpYE0JVB5ux2B/O1ptV1SFxif74H
y3/sb+kwP+o3fDiP+5jJLcAn3+Ovm+CRE8BG4LhLBGM2Ss2BTwoVBns9k2ITq81SQBtPG6sn0aQJ
jTkTU/TitvZAvfV1aVOX60NeEOGupRujk/MvmMuWacvBq7JIDJ03KgbuAL/giQyQigW5JGasaNcm
jcMvvx9UwO6D1rSnd3em+3PAPz3LVc+OPTMTqymCodyiiP17a2cE77UOuGxyPsIvUJrVDhCpqFmg
f9TxL61frnFEisKmpvuwWDb6jydg8bGlCzR4lmXHPjFNYZU9bRl+PZ8GJlbEqkK7uHHOOR7yZfh5
ESuMzzTeDuaaeCLHJzOKLvb2NXx3bVatDtHIIs0bjJDi5c5L+8SmRBm4695m+enHSoHAtAnJz0Yr
D89viVMcs1fF+RqnSIwKiOzyB0oDmgR3ujgWCL0LtEQfD+XpXc+LrhLSApivNxm7AamH2dwGbGOR
/PR6qru5+AX82j3nrohKOmjJQQ7YZSdFtH0XYDciN5ITe76LqSoBbgs3r87EClgNerP3WzZ8Fsy3
nnE87EEUo6sx+ypJLX2pKKystlAcz6VJLl9Ghp/X+trUT4aizoSpAtpfnsgvtg1P9rdCAErE8DWr
P5MAjbFTuUAu7qcLOQx8zLb6mc6T9JB0P7g6aaogKq4raLyfGHXF3lHXt/c1amFcXZ85AulLQ1c1
wTLNG32M/sk0GLYMacA9lh43C7aR8fg6EY5sHkS5o8+CJ7Oju99nY7T+5VGbbl5U59SpvnNB95Mp
I/F+8R+MtytIFNTxxtHfi1AiOr5e2hM7I5akvDLRUb0FHXVkybH+T/WcJ0KRtO6pAGPr3nXyGUNn
JIAkOfMnsrF4ohSVWBMSmZbDPdAN93N/xdm7fV27vVK46B0AmP/8w4XuyIy6Z/PuYB0TQcvbmyv9
eQEnu/H+tCEL7aKhgUliyfJQIPfayy0Gz1j+1ootw6K/uJXfXTLG3EUSZuFi3Q4XNgI8TlzROqJy
5O5QksFqijaovhBN+dGmgqP3GJLg6eSfz7puJflPQSNRwuJ8cTddm7T3E6bnFyC8anUmhhe8tf0Y
9UgfrYiqMYFjEt40XM8vNU615RZMMlM4A2hapCHdUugN8ajifeOQmhd2X3x+qrrIz12G80OcR6G7
DjHeG1UV6MBZ8P/tvXwPD0q3LjJizj2tT38/lldy6ezKeLWo7VFTSfVOy6y7TZcw6vREr6pxa8St
4aH6+DtU8h9zvrDaNXxTQk/8OekxgzEZfJAMXsitGkGLCOcJ/Cn9fOAzH8xX7iWfM4yjw5J8RdyT
Qgvs3tqmsj4HzbWIxGTh3+1a0ZSUkz3jbwdLlEiy8BUi4zdm8rrjOjRybRLKweJWYd3lxP1nmdYw
PL9EwFMXcYrrp4ziG0o2FuRn4I7T5BUWPudYpg3cGsRjLuHqcUhovDLU/KRQqFXXvmEpXcLBBOfR
vRd3pCjZgQJ0Mha9jHz5/5G2s0JY9NHShgPbWdEI2akEz8JywYiok45295DxUgDjjIQeFmLK58my
GNVTFdDbGWda3vcGnL3YQPpOTPO5r9g3nn36I7G+UHKl0GGem4Aob16aVG+IvUSTMc+Txw2tUG0V
f/MQgG65DhHU8v9gsNQirNwZg606hiGkt0l0J8q4dPO4AWkTC5GkVtQ9+5mQje8qu+btSBtztqYY
qLlD/9Z9zyLAicLK6cipXGDnzXBuvBjZnrloi0p8KU+QNFUeiRZYtHO3ELVTQg1P2jt8ektf1Rqp
M2th9F3tsmtTDsQUxvNX4i7vE87kafUIdgyCDzan4GEa++v5pYtNAh+44nzng383macGuBEHZB9R
OSiVNY7pw4h8SAIz+mgf2MKQjMigu1Njb3w9yV1Klem+HSnzzUFT2edDzX87N88n9GvGFDS0XZVs
tP1vYImdSxvDN7F/DXEimZlZWh24aqAOP1VlNYA9XPre0Hr6BLNNpFcH5GnICXvMRNeMuQVbEEr6
69JzcuXy0PCPiKli7DS1mwzJomOtG1oa90CyVRYcwIbXnmhUJXcQrcwXnBiAjNLXptLGv+L49NoJ
NvLfyY0l8iFGzDRVK58jDFibJC1tXxd91p9KqysyzmV7rHrHyHKppL877dT6BE3Z+A/KDE8sLV0y
e+XqclF0MaLGYwxKla3CiLkJ3wJqNYO8++T3EAWrgFDs32tActxZ1B9diOLMoBfprLSko8Y5WF1o
qYZSdr1E6pxSJQNEe/JpJdA4ZweXlXOjExiP4S6++GbGF29yy3m0alycGwAOSI3PbXzgt14izaBW
kJZa1UUQRU1twnKVJ6qL+lvXoCYtyQtd5BrdU0Xw9Qxcl5rFRgZtGlRgTsbFKghTkFFtCSAVxk8d
/STY9FAsAMz+j6G12NIuIG9Q53OQleRMnjWj9sVsUEpE7BRJDrtgwxGAMJckD7v7WuamL7ojkuVH
nqNiyRndqJbApBzxG2PY0kNQBpVhBE7Xm4B+5uOaRMBTIs0lGPMl11ZatidN5uaFNhkRA7z87xuO
VW3lUa+hjImhYLLsLQCCkrIpit31b4rxsoPlFet5S+UmsOxFhiPldhDmn4HzGpsjPesCZVdY2cZw
lbLuyrbXpZuDbUo93r8Ew/446p+jnlDFW89m6K9MpZr9tvJkcaEFGluEzed8Kelsds9+5u7jmRbD
dfOgKjIbPl9mKIXq+vc+Z8W24+5iXEa8KfHAXB1iqt5MJMYXx8R5xJX/Ip9i0wYF76XwTgdGj8TL
+B+W94RbZFnPiBXVcgUqFEBYPQS0fx2ge+ZmPfJEUVyR9wf5THqSBVbrhxF5aFV5nq4aG0pujFGV
a1OqJQeAbVmwfk9u44UEvHHzqT3H5A+6O8ft6zAMl+v1G3yrOMN6LdiTwKpmpemDPDapyHDFAgoI
TiNuORY8spQ0OB0eNRBH8d4VCjPlfNypKYseXBzkElvvhOW7JhFL+yMBrsT+YZi1Sp4bTpucsvmO
u1ZHVO5Caed7laQSHm3uHBEq0ypC2mBE/pC1DYoa5nghv8bpNw146m4Url2pfACG7Htnw76WpSXo
RRwfqyP2L6f3HpWgPOhl9op1jxvas9ctcXUBoLBmKpExSkCc/VkZUZleHPZb8QXSlO0Be2L2/cVq
8pXDejc61yw3vfs1jPVMIUiasIOtpbtXjgXohtzLO+Ozc6yCeTlmwLRyZUOwS4qMRcpCs8/IOHDB
c/URiqPaHAPdm6qc7KSPL3NG1gPn10GF0NAiYPfUetTfC7JVLyQoN+xcyiWuxJHrqD3ynBbQjtkE
ltkE+fT+gDJGUztXgVXxs922/zWu3deOUNFeazvL8vNoht/h7HbUNqwSxjCmsycCChAbcD4ncKc9
QLFkh07UcfDNp7YYG+5SNx1D5YCxZw889IXKFjelXrYRYZXbaJMW1v7bSBF2ME4CFtFkjTrd/BGt
BdqrKSXe/QhjfSG9i8aaTvzWo+oVjSivNi9WZlgchk3Wsc1AZg1eeGdiyRKCLXZ6uhxhnta4etHi
CiyQxMyRUHJHeUNF8GhtTxgqp7IdgZWhbigzUpKaIbh4GGYek0wMpjZTUt6+RilWuW9qAjVstcS3
dX+Wx+J8tPZL09KXgDeOR+Kpk4cAHUCotZHzAiUSlvIaedODa0TdFvDJljU6kk98MOLzHEvYkLdw
stgG5k+Y+Kkc2xj6XTm71p+K9Q930vENHoQchq9XRZofgwHOdc6bTU5sNQUoLhsLo6RCapbnUxpL
bMr6L+9gspbT5ryvFZqnwfIzXQEd6/2tKfXim6fUvyGHNpyBi/EQQqbPM6C5Ebf1uIwJtJp18GqQ
iDQs6sKILa/1A5n4nP9GV7aFivEsGQsAekLFXscL17qtC3kNvcKEiu9FvrWApjEsqqJkxNAT0YWx
j0DR4XdfjkT281y3gPqgHz0k8gnBgDfp5rthjfmD8+eUHPGhT7O6NM4uftfiDtl0oi9mCUeEu+SV
/Dr8IHHK0/ec42Z0qmmpfc1vbBGerY4VnmMYqqv3Uv4CrZtTbHohh94/alvEKIC1T+Du+0hhh06Y
T1mtZJLvaqd53TNKpohMogkNC4hg6F0/ChE/anlovlnzBz4HhkzXq52c8Rnn9rHgW2SW/DQS/IC1
/VvEsJAR73UWKfmR0GSMxHsrBPokMzZehIaLU8NLzb4waT96iKt90NaiGoVQ6gP5L+WsyL3QkJJI
qeX0AM0WJLHImEWIFNPg6xugGGA8Prlm/GE4T2SvU9LTEGDcSueSVeeBxN+0kcKfwbHq6GOtbk31
iAvpLSO+6PwYcBk6DvvnmUqTx6PByfRRITDaYmHdCyQShPYezZG6IyJ9fH6EPr6W4pwnKx+G+w1p
k3vwjaoi1HpF0rhZgDaN0yD6c2ezQIJWmMdNEI5OnxZGk6CwdqF1zrJyVyZCBYNQhfApQiv6sZPM
FKqpNyNHzsxPvhFvnZ2Bvs26wyMMW07l2qoh0A4inVrF5X1YwutLYQxHCTTIORbAagAg6oz3cEpB
roH6tWDHOqNZ3T/iRjbquqKgATBmDTnD8RlLOla2ZFY+2blbkEU7INqczW0hiVOTwh7+yMuZEZaC
hpL/aeSq5sWsfTPaDz5oNPaGoSN3tsuSEljFzD3O/9YYi8sHn84BkVJVI06jribBzvQPQO6MY4cX
I1MGto85Ig8NmHyLodOemKDHAiej1+n/tf8fmiDnh1WWZRpWMbP9QPDeRpVf5Jpbt1SKH4xIqqxl
MODcGZ8ByAFGUSaxH/WEqEVjZ8XOBC2xqiJ6ep8Ba6Lpss2jcz9C0F0wYbD8xgs3faISDk554icx
YeOpLVFdGK/QYDN+M+X/skkOIXTcWFcXq1eu5BnOXrybJWXbUJtjKRcCosL5qgqMFmqmkTCGPw9V
TvEy3ixthWJQlNTKtIMYxfFcL85xCo5Au+VAP9FS+onIiRinpkcvtJykmHC6y4VTCmh9GP+O6aGB
uGri+MnlTmn3VtZWW06671V69GPgI6gfvlq4zkcTxV1tQSS8TWsPesMilDTq1Y4vTzprY2IHfH9v
EE6RlpihH2WKTVF4l0P+i+YJJdxGAtqej1cGNyoOFIrrwWqkjBLSdoe6+I8ZrUA5QcMnlxcg2/HC
UmJVtRt0zXrM8EICqU2700NJvh47brbUG6/HexrQ3QGddijb7j9UXfls//A3wFFmtCGXpNcLfcC1
h35UPcBPspA7r71Hv5D9K7jDjS4/SO1CJ9MoBm7UiTK1CKaRQFlSx1d8sEYE3WCfHlfA3xOZQE8R
wNdNlBtBfTA2uwGShPkq71OUp3BDL4g4+skuwcxxt2XnQ6kDtLkeGOHYTSK/fq1mzEGmMSnqUVoD
OoqRsC/9SQd7zBKbN8IOVWqcRgrewQJPb7kWDFrOcx5QoOQjGELLGC+x6q94b5Dqh06A2Yve2IzU
Q7/iXq96gPwgZrkEfQb4hF/gn9Q4Iv2FhMJbtpl5NZlHpYsOuB4tysVkhGpHTJkSFidplUb6tPdu
zMC25vfjblUgK0mjPKkfDltHKCgZwO3rZ7nsY5oaOX6dLWsLWJv1iyizG7jw08bqgBxg26AX4K0i
OpPx2Zd6O6RQ6JLlHrbmxOeJ5bnt4ask4QDNBxcEtZbK7GtVU6x9hhR1Ic0BLJY8nXQPGxoyOXm1
Y6l3k55Q+uaq8FeS2PbblRKXfU6+i/zN9rvzoE+cBfoPu3Jxqeu7bDJ3fRtefvAC34wtDQCQtjGC
f+XogA6cpziv7X3RbtsWWank0FYyX1WMWdb7VZaI6UOMHapWBehjj9J3TVILH8VyIDwFS2FzXuMO
XWNQDUteQPMpGwhHMIIKlpWw3H3T6rUh2TDM+XOCUS3nKZIieuAl5HOK7BiWa62PPkt72cAUiUYj
44n0tiHWwSVt1DxBq02qgiAbMv75BRsyrUwat9nLff4vQ5g63+3fniitlwWUqn8kd8CWV+qZi+OL
pUUUEbdVSOkK7iizf0BMttFoM7soNj3OSlh0pe9PTHemPVH1ijBdeg4Gxo01bqslauSKc83Lu5cU
GMKo/d8hXnstWdbn+5/oqQlc1pU+qDuQD5az5Z6alu96LM62i03qn/iPIWNdvnnTeuCUmd1ZBwD+
iCq3Obpv1xKvSbnmaOLd/a5jBUV+Nd8oUhhf+htkzTeOJ+uq5Cb4typ4IhErIc+1Ek6ImC421bwo
6retQ3DxFYfci9cqQbm4l5VQKWsZrG0q5RkoHr1U4cCHM53qIgW/nV5A3B6o8Ssi8mMW7EqGumBi
YSyYfZgofjZzUkak8gJF9AgdABoiUCJkuce+tBdK+0miexXsXb8ow8QaIsvoHKSU1X3b9ggGxL1J
FaVpp5t95ReQj26DzKitZaztUrzpzakhY0SUUd3j6foClPIqstDFay8zMs6vG+RNGlN9OyESQGvu
GgdJS5kw7dWZIy560okPabWUZ2XZqspViUMCk2TpsI+3fnPeMQqCrpfEFRhjCVjYQDbeJ6w+Hc8X
fVOZnL+abK4ITk49YAtasBhdZk2+LhY7Yjkppc2ljS3IpL4oxVY18ohVJrhizV0OADdbnp90yYhO
qG1CoEH0I1quGNlUlMQiL3Dy9RRCe18tl9VBbFIT3cyy6Hb8zCgikyQECK02xnmQVsbNvQLe7/x3
D+26LxSYbzvn9hdxV85t/XnapacBJExiIOS/6hJT1O5YB2+HqxjcAucmdYDwFzUUvd0Zebfc4zQc
NwrYRmcZauTfxK7fPg+hTys3JYMXVlwcUarSQOIAkEuQZitmWqUxTlgUyKXCNaluJhiLNKHU33zx
y35e1js3Af+UmnoLCzcZpSjTbjimum9mYF4/ogwmdUIIH9ot6f5c7bpYrvoV2uq34e+3xiEKa3JE
PoPgi0dFxFpigKpBcsZQynV6jJ8GNnaqnWWE0n2gEZwDjV2lGAnYRoVTqnWzWHwU/G4qrERIaugg
oF0gvMd1C9EhXHo01q/C/CTXV94esefJlg5AWJh/JCuOoCOnSTJs4264Zh5/a9nCwRf60WXsboh4
aC0E5z8gf99Rc5r0Npw5mGbxQpOyWaJNIlE3mBgehjk1nkcClHQ/VpSL6kkIQ56dfDyCuN+UY7iK
3mrvjLkGWw2ANv3BDnZiPI5uYm/Fvz3P3TmpMbGffxiAbcrH4N/gHruWP9mgJona6RsqyE7De60I
fddAoBcErWXAuHErxGPVaksCbDysW47JwrHAVx2ZAMDnAEt5n8NaG5ySbVlUByoOA0QD4LkZSoI3
u3rCo4Q3nZ2M5kb3oIzwhke4xUziQt9jp+xkAvGW3lIFdiM79z2mGsWMcvnUGiBp1Xj7EzJKKXWd
AVTKFga6lo8CrdI/47Og+PayFiuTa4WIdFJZw4epL+pF3GpnjzRlqE9H4N9rf8+8Ry4lqhhrdAeM
xpQN9MgliI09KiC46xcPHJwyInWozcK9olxzK1jXcTD3mecJl2X0A/nXQjpqNJGpuYZnrQ1SEKTc
FHNjBEaRYdnZy0Ro10dJ8LHQ5u3ZHLZRyJi5pLFual1S5MUx8RJUVJs9v0VD8vm5ajy7AQWlliXo
JHjFM2tKANByo8qFV83McmSw5R7B7JRUQvNTq8h33FDXEybQLwHE7++DHjU3+9Hn/iom6bqGWkzu
8WdCVOAgJOTYZvUD84ksXvrPL2cRYkP+NgXuFWgZQzKV+0xxYL/Dwk/z7qYSS1GN0IAuVxO5xxPX
OyGPg5Hjl+uuq7cxAeIKv+r3xScSqhL0gSxYXYNXTqFfLisYDJCF4hndeUrBFN5rjzGKIIlIDs1p
PFzuo+Cl4lycOAjLPI8DKk1RLkN9bqZapPYKJifnjagotFM5Pep+Pv3D1xhN6J2QXBc+L2Kadrnj
hFg+45pYue8kIIL5M7ert5/vw2EZqcXfvKBja8b22jBQJHjCho7Ji4ESzbhOJJF6RmjIiLrlprcr
YO6HdEc/yxAQHj43IRdGyV53KcjZL3KNAK7R1xTo/H8dyUuC5IYIQotIJFlnA9+pySLkacoAU6mY
0ZyRdmK0VBcw8SaF5ZW/mZqJR9yLYK3DeGL+HZB68UUiCuT83lEZf0z9a1NCeB+q/NsoM02hTgxn
0YP6QW+mLIgRt2qlzMvxU6tnEgiZaD2MpxlL+cDy3O+IG7a6x4ARbkuBdBnkiE0n4KN3u8fyBw+B
JZrMg4nvaNkZHkrQzkyb8RbwlBIDwrf0YTMB1ufI5eVws9xz32d1t9qAmGpRdIN8jiByN47Axzk5
7LZjfajtCEZNCCHAzh81zjnvqRkftboGlMGwiZQ8lmSh63Ot5ggaFJmHdcDeXSh/4i4ZL2weS2W1
2ouWLfrezEUZEXpBoHkw3BytUslMFjDBNQ+NyIl1mDHLDSTm0LICpZ/Okz+ijc5ovAgdeKfSzWyQ
XQrz+QQn15x8G6A2s3TuEjN7XtP8gx7ZwnEuW6BV9r2z6yzdK69tkQf0Kc6XNRAS9GZgGlbvGoRK
/sV0I95d9JMx5YKGwgRLlWmSe7fvlyUREVn5aJjc/ulTonqZcGvOVpEHunySAMwA0qLrZFXQMeUx
2XGIIaUYoU171CRlm18qtAC5WKZEhcsKBC72+5dWgfew6oTYgyTRbFoOCMMEsMfQ+J9SHAqTg66T
pABdaYDshM3AnZXUFica4Jsmb0IXdCiXWB9fxqhZXrwGZw0vS7Q0OiylxAglmR5zWueLQRGElzTR
heXR8BBEgQL9HhtDPs/BzRhB4KD6lBs/w5WXBKC7+NwTq9yVNjtGfwdhhEJPKoF7amBoSfUClM/u
+tTyjhVFLqCKvPP1LWBNqEwydyc05aZqzjUHuESz/XFdzUxucOwBiNM37hnFLBUl1y8BJDomoQUi
Kyn4a/GJgJ1vs/ftQmj5hdPe78c0hWkYdHzLwueV3zeOOAXs/w2AyqeQZsHarPDXDWbGRKJjBxvW
hzOweLEAgvcRmzpNtAhKcMNo7/vBPvcxynkpHN3XSTkLj5HsgyzFvELL+DxrLy0ffgvRxPyso2DU
Ypg0RSOX+QANPIw1zwz8bRA4xjF1USWCs5faYOOT1ycuk1pYbh235xe3u9HTChCdOg6USWDfP7WT
JtvHjGiNlb34yWxWdn2lgdNseO7c8+Chmm3BbkfO+8Nhgx+UNbv0TYfQFQxpkjFuRYkvAlnv5qAy
mxXcnIhHk21jY3YwSDlXr55guuoh2QId97j8VyD+2WaPBRPF7coPn54D4tXezukG9OmaDo0JByxp
THZcRGa5H/TAu6AtV2I44HkoVs2LoaNt2JfovM7F3R7YCa1bITp1OemA0vib60SIZb9YO4ahVxYv
nBNQdxL+EexL+u0ab0fqCkegmJLWyeNwjljmWfO9S+HGiaiHkXvSFrPAocRN/f9ub88EUsWAC9+q
0fnfaLk1oog32ZReCj63dOhCRnk+tS9oj+Vj5AkwIhX7MJndA8zg34edhdm8sgPY6N75YHn9nkfu
+3zgHhFJhPmW1saFWPXQfguMO1cvevbmNvgtYjOYXaUlAO5PRh1nRxNMX7AMofb6dR5Q+qIb3c6j
EbsP7u3Bh42sj0OIC73Ly27/ysJPuS9eWF741tAKtrlXvBurwGeDbKCHOImKy958kcRzzXlmftXt
nXE5w2pC/BskjL8NtnBD+TW2uVVOVmXHIjWYci/bFd2IbpJKepoe2GPf0SPpIED7N/pIwhKmUDZe
xEGCE2BhHmWYjRtW7zVzhLOriVw4Da4QYIuakCmo0S3sVVoabi81owRXDITFnukFYa/YZq0AkSLo
ezql6Kw2u1Vr3b1pKaFvX2cb2UrYH3DGOuhjfV39B0xa44VfYIw75hDeqyousQhdC0u90fAsD4Nb
tg4QlOSxoQ5Id6TyZ2+JuCiCojoPYX/SPg/5wj5gHNKqE0w9ZVqZMYO9h7wHbRsS2Hf7oglFdhaH
g6DvxxUvcAsR2TATrmZ8qCxChrhby7RqJqTtkEa7N74St3/tjJTASzwa4lQpOzGJ0yDqXad/32/v
Ch/spUDpykbV0J9+Cc/sq90JvTDlulj289PZKyCa8aWOTRB+msxB/w5Sk5KEKeqhFAMxP6ZHgSZh
kSiLKDY/ZY4EgljnkwBSb8EN9PQ5GroYU3JbygsHcseahgvBF7upQ46PWSHGs1Kyod6XHSjBePyx
kI8Epfb86S3u/r/ytuIOkBlDO3oku9/z3d6iY4t5j93KbtJiwV55m8xKyMQG6uRAK1zOT9/gpDu5
I5EgRWoJp+c3QiTSHzye5wpWFdXUnoCbz8vi0tT8TkB8f7YuP+0DHhinBUUPpnd2JQ6VP+As3WFn
ZWhYaKXKBa6mLMK9VQVBuTZtXy69wA6Nos9Fh/EAR08hdX9/QJBmhabKbFMaivOVPKk+kYtg7MZU
DbqA7EqbWP5BH2ClSUC8lekSng560OoAhV1AG4yW/bJAt2Nwru/FGvO/XTi2mdTssHN3zwbYtVaZ
BWEgGN5mxxxCL/oHFhp6SFA0uxLVQvB/plzbO4XnIwhwiSy+7DWNsMe7z6QtE1SOZQXTcUTZBUiy
QJaZY/Dqx10hFe2lxX2JQxYAO2gTVbb4U8MRAwBRjF1tYk/vn+vE5lHYEUqHUTPTtWkRfaWt073B
n+fzDL6qe4hmFuxL/UBMrRf33AJMTi8UEDwXoJKAtcmEa2aXpM5HOQDMpIp3QkJFRDGZ+q6c8pEV
p1Jw1DNUFoFxol1ZiqI8XC+LlHyQ38ag95HNqjN89zuPv/HQE1SdUa7jMxdR7tbJlImf86kLJpy9
YYuGcXtYtTR66s9M8Q/ZHyHQsuOl3GTg08euDZgfRl9eDGG43MN+4wGXEfwOaGO2Z4QFrjCrtu+P
p2PDeV/N3axDUnTkhxdD6S/kNy/HmJY7NPWzsFHOWSI2ly+oDHDrWtD9vbfkHdi+NpZf02K6/DZl
MwRfq9kEcmcTVX03UE9G/FDpV2hPBaE0POuFoLoH4Bv+5sd/EkpXOFp1xarv0QBve7aZyufbLmLL
5qSVLy2f+K16BB4dhXLuNkXhTndkEwdTWZUtoL0bpxXdN18gHLdG5f925jTIpCoRXIS4YSe41tSa
qZJGcBtehlcoxU5xJEw/jtjvICFG4W3zD7xiS03hsV/+TEBuXpHxAo+3Uq7p4jImJCiULKCSSD0a
c1atzsOtXr4XfzSg1YP3aCgyRMelKEVTf199xV22KH4tkcA6AKPnlVeFcNhPyLrfs+M5gjq/YJ5Z
/5KO/SwmHS1a5tIztriteSLCs5zDTpVQqEEXqvATDE7/I5jP+9giZtITlsqH93TvoRDxOJ0dZ620
xzzfBTe71/b9SxBxQ+pJtlGXVWjPtLLEBlwJC7KKB6ytnxdTHy9mU4BAFORDq1PKN3OwiSos6oZy
3wVZsGdNdzobcPuXLEHTrsMnUiDe2zgUQ4TzRy7/E0z0Kd0+51+ql3xmd/NSAPycdsxmFdACkn8H
0VkRcsa9Of2YDmKqokS5c97shIjwUJnmHFSZxWPi2grtfMBvZMrd9rTSZEaFDxhCroXnFa38ap8b
I7Flt5f6DqV5UD/NZilVybvJLEP27zO0RIQ+qVnOXGAbtjBWQLtMqNzXGn19WR52XfE1fhpIjZQr
9DEGxyz2+bVePOXkJpJJVVIpTmoQvFNXxoy2w+a91UvpnOPhiwcPXiR1wUMnCGWaCeBQxaLd1omI
UfHdvi81k//qGsfyC1HhxB/Cm5JGLchyevONeZMHYTjxJAvRlMbk2AuxqZeiGpX8jztgLyYOXMnd
UNIxEnRS7q+1C+yJechBwSp8qc5tSIVf9dHup1oi1y32yPSo9LK8FxCrOderPNkbT3okNbR/tF8Q
MJwU1kfeqjRicOoiKkWu4eUSwfjRdYJGG9R+niG/9gzO9MbebfPMmuBiJbPRuTDqz65Bdlza+7Su
xB7m850uW9raZz45kB9JVTv+lPYITTkWr3GA/U70gbI6J2rsxcVNayN99QQraaiFM93xHzTn2hxC
sdus6tC5uI9RRpDAlmVXwPkP/EoF+HzMUMrpCYr2yrYRyYRtx8bpFwNglT5m6kHPd58NDrgMqUBS
xsbosDlMAEYKnxNvedls7wPJTUeossKT/khTic/C1bgm5EdakIjwHZ9paN0gf9/5xgQpKx6rAw16
OMUxkU8bbe1PQkKoLpmVR6jUBDZzOon12FBjT5dE3TGklq7eBmM0wKrwrnCAhAkw0EmiV/U0FE7B
M1S2xODP8Mun0bFEeyxqL3rSM+UZEP5j0nJ8CNdgdeqen9c6tC6CuZ7xW6c+/KGAk+kO/brG2Nq+
SYb5AnfggM8vClT908NL+qFOKghr6xhVjj2W3/Jfvz6ybfOpvh2WbWGBGXJ4L8EByWmaSG5txTHH
WPa4/bomVgkFXJ3ANXfpNC/mX/Qa+nmc2dsAitPN2HoVL2KdMrIxE/Xv6suQ9S14WhWgebNBdvXM
iNFVzIFPGV9OnJiUFnmlQjcHdL2p7qdonPKQd9NEE9j+0ZF36/Ov4+Udi8hMEBvpZHI5FjqDH4TR
PakCpphcv1U313PzpE2dvR0kVo0ImTTq0aw+S6kMwcLtHCyGKapoPF6VW8mjISoyvpctI6X8ttRe
6K5qUTH2d1GADrg6wOo+Ur7Lb4BhRV+0jMU76Xq/6OgRoFb5hKFJb7hlolzzGDc8GPiS2+f0BsMw
6FY4jbQ/CzyDdLP7XnpBJNpB1D+c3pAM1UlWGOr0zjQs4Qo2xDuSglbCngeCh6p5JVActV3fDSoL
tRBiqrKZjhNEibnfTJ0/l+x7DAu2/q7zXQqhF5r8L9JOhgqYz1oYRsw6WwTr/dtOVv1FlQtUuA3y
kV11q4CuzBNhnW75FvGYGO+771LbM3UibN3tuLY8nHoGbqy5ZcfCQnaAJtfdjyI3S8mWH0zOdEEW
dqxkPYtfK08RQwpzhTpwrTafKJa6ZnuTXfOfJO41sJ8dcQttrUKL5dl609NwqiGrK7+0sT6sIyWF
HNSZvzxbCvR92QBI3/4e0hZUUNC4ty7AYqFrgNzZFRaHt1R5JBJvwSYxb33dAnLr1V2hh+FHsugr
zUtg6Bwlwcl2/KugjZXoKb8nkyO481L09WHhv/JCY+xt5EkhrJ55V8PEzaHz2jBJiVr4tytkC78L
4iEXzdQVAkOCoq5kwymoqCkuRPp6yWdedBGcLjGrPKBzytolNfjQ9dRk18Rkjdlz6zCXHW9eYW6f
o7AliZdMbrvHQpfSHqQD3seygcrn6oh2WfNeJiWR/30a1yAbawS+uFfNVvIDYT/XwaR4zl1Ud471
jVPAaLrQHX5d1tMZKciwRYj+yJsNAReXYRO8Ek/7JqfXgi2wR3K0aiPp9ZO2Eam7q+WwU4ioXmmZ
3Jl1b60a/e0JWVYHo+K0OEzRto+8n74FhL5OhWBiRP2D6KD/40mAP0Laj2Gx/fahkOyyQdjRvUA2
T5sw10+AyKxkuOtsHS/Zm9KG1SehfIFg9z8pze9nVYzjgo3s/jqBZwIYga6eDzucTwvRgHDGWkDl
GVDRHlQSUN8Jh4qyGnDUoV59MiXoblRAUlVOXGozRcFt9DX2isSOwnWRE04p9KIkelznAJsRWm13
/lFvjaUN+sfb2LemF1OChA8/aPr8GSm5eaj7kUB3iEftJD7SqktpqAtGJ9gEZqlnY4jptHT0ZED8
ekSY/ZVXaIDJzVefRnWK7MdusaFjdR1wGBUgKKn3/g3R/ShKyIukRnfCfFnaT99XBdQBFzARibAB
tZhHVgLKwV379PTK53+hGxpP+WuOVhlzP9P/9nxx4VLEVs396LyWcq90epVgx9rZU7DW+Dezq//h
Fsg7rm6Fq5DoNm2mWOZNXp9y/cwOWi3iS3Tnc//nKonK4WX0gLVmda4MQnJABi91BprVhtbot2ux
dlCbckozDwWAAnAQ9pEtK2j6hlrHI8qmQVJtVI6bv/E8Ia9obTcWGOiXg2IfOuT9Aqq4PeauvxKb
uDVvVFnx7syz1s0VTeyAZ+BbbaJkDsNo6T1W3cL4eMflmaDp6oOPSU/t8qMAEuZoL1+eMbW+YnWr
fHXEJyLPn67TQIOyLCarIXFajyj/xHwuvTlzlXcx6DA9WfUC+E/7UY7p1Ih4rRRZJTGQTlMJrmuy
h2wr0h5ugBkgsOb252DpHS5NUHbIyiMBW4cJIU9wBnRI9NkcS8djtI0JarkJ7N/Mmhu/fIwRQfjH
zKKeLP6RKG0xx+nRpIv+IiARXdXWwKMAyPCYJYcKzI/PijnEUqsojTqwVncopqhUUFNgePkE40Uj
mvmztdaTwc6qnfQdc9l98HjmqmTP/GcjhbzjA0urw5NiU/iM3m9OtKF8f4fmKvIRo9YjwrwRDtg+
7DugOPsMleHP+2VtwudhW8cpf2dFcscK8OEGbdHuyw9NQv7s60hl8aSlG5te5mqycpXONE6bTzcg
Lvtbf8irmCXXQDkF3Id4GI/MgpOrnIlLqrcbsRLCVoHSilbghHZlbhEIHJ4vruZMqy60qmxjAEXO
KdzwzJw27+/PlvV6Icy47Z/nGGKlXZ+BAMm/LBQLYEQiudOo6GpsLX2luapvGNIrtU69W+UnpdTk
8w3kgzIZNpO7sq9AfMk49LvreiWodWz1p3RBqyJ52cXJv9HLpETKVGuzX/wS5q+oZVdWxjILfE/i
FY1lxqZeRU3CZjvSoq7KxhAp86zlO8iPo+yFQB1YV3RiIAHZZh4P78m27TfQFEMBWdsdvaiETYzj
yIRsM2kK3emgWT5wJfbESakA3NQLmby+UOCKw9UjBePk5snmrxoCru9IShi+aAf6Zzkx78XLwBCM
EKE/RvnMK8EO2k8U9Tt5IprHO68QlT1KZ0xK6yMOMTku/hCDcQ5dPO5yAiVczsXgIDQ8gTGs1jbt
r7cFbpIum0BhrqdcfNrYb4/l+p3gnAQHa123ZVr25vH7cZdj8p7yDbIQelAC59ZDxfyMVSLljxB3
ZU3CBFrP/1VDsaMG4KJrWFBXITXuZUmtx2qz6JIqXsuymmQXUbFxMMBOtSM372QrtW9E75gE5eVF
ND5Ko0J+aqda66zw2LSf7B/im7xkCwWdtR+Kpq2WWKDbivnCzI/cyM0w+LSKTI9XB4xPLc0UkIdH
ux7InBpYtySu4PtI1GRYHljmDXmECtEE1gZfcGdB0s/s0bmJ/ss33NLIdT/Cc9fhsh/JcEC4How4
UozoXYTIXwW7s84s+Tm0RlIMBTmSrZqXErSQGhIIs0t14/qRuyoIsg9x5ST78ePPq2wn4RyEuvy9
1A/+2343nyRd5h8F0EfiuHKt08GeDJlrACXgb6RhfsZ6wIYsa4+Q9PJ5NCqcd+nEW1mQpBP0H2YH
LmUwMFZUQoBJtp/o8Y1EKmbpDSUGorEq9ws0MbHKezoCrzrYiiO18VAbHq3ICKZkKfZqRgOEdqsy
fUErXD1XYX+zsqz4UgldfDAJZAuRf6sMpJz+la4tubFcKGW5aLAj4/vviWHYYly9CmuieMW52PSh
mTSOMbxho8SWegHKAilf4uWa2v0w0LqZWwB9gFTfk6MCsanPI4BG978wq2iQ1C4RYJfU31J2UmrQ
D+tb0uc8IxjxjkqMc7CjbaEid41gWcXxaOubWX/nHm4usHbg1IgHWv2tFhxxICubPJBuDGLMGFir
L/ONjD0/6AHOjALR0wY6zEwItBm+SVERnE9AeESoWQQlm5NVPFEb9e8uN5iVJEJmGUM+8s/AXL8d
me6BvkHjkeUWO4O+ByCbfETIo5pc8/1IQOcDLsOjQBnKt0uMaLd9RgI/GoIPHJq8oqASHvf9vTXz
mZcZkf0Aj5Bf9mNExAM0mRoQIwqdCDaltOfcFjuG2WP6NyMuDM1pPIMLRbDjoqHEUHqSpgmyznHi
1gcKVnFLPr5nh9lg1G5XhX+nbKhWtZtVwYe8hYAdRCr39pwJFbVXN0Ay8LcAbPZLEBEC6HR6XSkm
BNUTSnu5fErddh9gD6mpQbqXl8V6Dtu21FeHv9Vjy8D8aUFi4DVosK+DK8ZQBW/51XS8NtxeV0X6
nZT61I/U+1nLtr7VmxLgU9squd//Qg9akM5fE8UnZK3uw+7NPUVA+kM/TD58kU6VZaSq+fwDJDgW
JRirT9BEy9quBWUEqa+xN3kGQBO31+xP/sv4zVLwcJ1eIzTdMwffAAlzaZ3B5Xzv9JPJl26S5owu
23+2yVC4Zmpt2KSxvJUV8xweWY+6ZnobhEIKKKaDRk4M5XJ9XrKWTwgsFZUzm8KOb5DoJYMsSn2E
krZ/3kwRDXyTcU3YNRvkDjcjWqhJdnKYCdmp1+tUm7kbFzHRwSYVPXXzc6PJmgOqfntI1gHH5V3r
eHtYFR+Dre3WMINW+OLGpTSnz18zP/dvMu2Vlm54ov3u8N9JXGSqcugcJ9/vovedIgJSDj/ksG+t
lj8Y/DDxybXhKl1+3FiYQaKYkuQwIomwefJyU7zMFXuTJf4fY76eHun7witPsvi74qmiiTRjF7Bt
9ExvH8Vd2VwIWxtecAJg9av06KECB2pE/P6Jv6aye9Q+8PUqfimZoqP7sw5pxj3wq+mZGNOfP7KN
lIru/hNHug9CFlG8kvZrk/zdlxGFwsSQr2ZNMkgv6VUUd5+H8UmbmeuNko5BhWBAG3gd6/USUBJw
EmudON6kMKL5qKqUFqKJ6Z5Tp3GZHhCl0p6KWO/MZGfQvOgn2hA9vaYwU9Am18YkbMbdm5aW7DRU
/rW/sFy6JLMuQvwKJT2tmc2QaP9ch7lmIImt3FekSd374KNrwEwQisTH5v8bTkf0ZrafDWu+GyMW
ECgpaweEFMaobVKPpd1hH2VPknCmg6moyEKwG35YEX3yg8wU3NOhaxcx/uZxTEK2RUKW3emwnhOw
s8ewyX6dUO46+2lMiXi68jSrekNys+CS80UhJa8hk9GMWLBkGvc2rsTq7RfwE/A3tbZXXRcXRT+3
rJJdfq4Ju3nUVTJQq2Oa1BRrMFcniwU2yFUxHyiA+Re6OQ0AglNOBvEmwu6d1eKX3UTLHaTsti+y
e0n4b3/FyZwsDJnKCbPP8/ka0u+eKgIJAn2T0x1BXpgmIG8ABK1Gd9xoN1l3//O6v/meVyIZa0Xn
UZJKpL93QKPCsCxT3IcTksyt8ry5D4wG5TtGVYOAdXBvLjjoVgJf7dWGxMis+XW8bcUEfpM1ii8n
XMkmpCrgjs3z/N0k1NTbHedqHl48t4l5OziPqK5VVKjImNEmcdcz02HBCDrTrGKI0o1KTCG0ofmH
gqVEs02VeXaacxITejkhPHk6MKB1dZcx52aTA5FNS9Xsykn7gjJ9mUeiYd/H/LiULqnR6oqNVAfJ
F97y3r8ww3hCk7rItzceXkfiKYHyHhrGfAMUrd2Hc2ISWCd9j0u4PpAvyxCtV8Xa0QNSAJ52Gwto
cXeQzM53tQy0OKf2SvhzlKoPdrBJ/4QZoMRpLVhGnK8s0rY6mEEshEnT0nsmbVgo8LMNJ0/1s2zO
VLnBvo5LGdizSnsWE5z4JVjvVki2aCqUFWIMWwpRSI5jty6wmes0ximCrHWahk5NbWZc0fIVfZWQ
MwIAkcunM9fhd/FGtyorO8b884/MhjgF3hwVWZ1cEB2JxM6AQZASck4vIzOIbpWNUGm3R6Q00fSR
r11nJmZKcV/Cs5aynrHF5gN89giSwRaKobjyQ13C5KJkxV2vSyxZklsAWgVNQHVpiSnk/6C5DO3j
vX9X0VfvWReUKpcEojRW3JsWpAhLoCFFwkE+U4L5z0R+B1qqSvMTOAzuRF/cexoZonwxRGRWw31O
rWXZXsX/f99pFi17QNu2G0rS4zaWoqUY8Iwbv6cnqVx8ZBA6c2qq8OXCYow0r5FU1eLRoMO1GGbP
FowkaafkScaUl0zjWupsfEhJ91QrBVyEqDLJajstFmgDfG0OOh8b7aUkkGVO45kUQu03krQqYTk5
7rWS4sbFJAYUgybLGAfa/edG6aWVDkU0OpCc4Q/7vnIOsgidpGE4VcjAuDcQ4gJ3DcAXIsAOGkE+
+9I8ngshnc681s3j0ZfmMlmCFZjdI2M0uxOEOfN8ExuwlnjowJ74ZvVhFHz31+ShtNjaizxAIPF+
kGzRb/K3OMhFlf/HlJvuXNlQVepZxZzdbDgfCabie4f9I4mhhAL1h4w73lYZNPHRgAzgkxzAtvad
riWlcXm6HTJ8BrZ+vNL+0W7yjkvpUNtGVQ41uIhD1m8IoRTLS3ByCaON9OJoxThyrJ3lXk3MbZyW
hF6R6mjnG3oPZZ7s5mMVvC6bb319KRX13rj2SQtW1DYWbah55t4VKvDLIxk9BULMCEASzNuqBp0C
mJuLOL9RHHuD6v76VONYDQlFKwkjzusePOf520GVoG3UJr0RAlKqz81arYvvwQmtiFtnrEiXDzac
v8U18jD0S7fKae9BnZgjWkXPk1is8Riviy+MJIyJ6kiZrltq9Y2JTymTDn/YO48RfSiu7miiHOZc
IDFFRazk/tzly08qpdyTQaLEhvF9t4T69vb/AVlyBIClkADOk2H94QgRmIVw5V1t5pKfdPzFSa2T
zfauUmBaeNqEiiCqkFJuGaoxu1FUYYn22R4B/S/15NfVtr9qAbDdoBa8XxedIIQe6XI4afVA07iR
1FLCqV9ChmRUhjqkg0dKuF3tD0GCM4vSA1Be8cSSkq52Kbe0AJur3WHUyvUeXZh77vaJ0l4O0tNK
OE//wuPNoTjgwAOV37i5F8Coaudjl0Df4dg0unz59g7zeKNCYBEr0UZzMphTNy1HYjSO6zmc0oYk
lkl37eiOM3/7zwmRZu8+4krvWysxfeY0O7LgFdgjaDDGTsh5QSaArzCDopwq5AwSmYBBY84ZpedC
WgE8U1j7yNCmjodRaFNt2VDfmyfHj0zpYosmCyWYtDO4XWGtSZ+J7MgdO9v64UQ62nCLb1xy7eoe
HyohuswzGOGv0aF7xHEYc0ahFOO0pJlg0bR97V/dEMynsg1NQ2WSBi06rU3cbbpt7jAPvxE3Ud2I
muwubDH8kXHD8aucFiGW8KC2fOk2J2DRXVzzQb47sAtHfQq605oqabd9f8G7GtW75RASuNtplxTh
Ap0adYB0wTzKcsjrIm87as0yvBNgkqOpY7LfS1zDPxWzNppe740eN5xFDBblmQFsWv01F2ZG18iF
s4EWHNwGZY5MmeJ0Y2ToRryCvjBWe6BrnFuzg0IGODHaS1CiQsBXtUMWyI3OVBViQUCPgGKV3Zg4
WzM4rYrSTNiW9jFpumI6BpHnaXHPfX7ahjnc2I5e/cK3bpM8UE1+MXUFvhwwBQIwkdfdbkW2mdfu
odHgeM1cFGGJOKDVAJv3lpbxoL431J9AIoUPAHSeTXPQBbfDlUWp9t6yjdcoHbSF9g9SK2qc7d4q
ShnIw3Z/CybmNmYmUYVlWCSOj01eP+nmhx43todargZsefgUWPv9vkBR0M3Vv/WW+LRK8owelmOd
TyHW65CaAUTUzr3UCGNaLC5pkDPZNwT5CahESyO1EXdZ4thWBdz0HTpBaKtESQtA7jc6Vc9iwdoK
WzGsGvBwiCXqvER1LMzNm5lkglF3cs0AuXN8WpwxuEWpaoXV1SUhw2UvvVwyDbXVhP+QGxoK2Vvj
7qJ8tIrLjNFTqOHF4pRRRKj+gtnK4+TtjBwU2k5/dXPesX1tY4jzqOBJjscGKfKaoBZMO9GWJf/r
ok6QQdjmCKGIqXtOwTtbpH3/Qjcu67e2pv2Zfo+1U/GsJmXM9bTpsacWSYbd4BTrA1Cu7fWF2mYl
hIjrm3kcCkhBpKKR/MredM6JgHVzFenkdQmEumyZ6BQOgJTRoyRcMPef6wuN629KSMTn/oXVtkRL
mododT+BEL1M0trj3Nx9yxKBtG1VcnToJoH0s8ACfT1cEFu2L8b6VA1iLGQ+GxZwwFib91TPWMwE
JdEPETkbyrLDisQBPC03RWg76US0WRInyh+4HUN6qxDLbR2CJwbeH0oXePpi35DHycOfjJSRbvwh
Kc3XuwlMaroG100A+syACMZROQY8JKl1OiZZMcP8eq2oshsWaAYI+yW9Wn9/J/fIzEJFkLGBAIqV
269EBQTJJSFsTyUGbz4Y5WEnHwko7tLXVVVfGcD+B5iIBDQZhotFpMnKeQVgyAygPkHxwDPQgCoM
5GHCbBWWxy4TumpSCgeZ0aauu7iTUJh8QGbIV0wBRpme8FTYXWA5ALZSJiLMBgu6vmAuZVJrVfTr
8OgKBAEa4WGqI1GfyvBxDxYp5EUeRnlrje6UBX/+XaXQPVUtXQknMnqjswqKLPjzjnPvYWVsTBuv
Oa4aqYTll9tlVgmYVL6zxTiHzWaGlzpTjLrKiRjyc9jYLwaEN51wtrZJMtBLLt8CEU1uP7Ir8s0v
mdMmHr5BWFVbm+l+8aOdzVOYeAqzf2cC03YicOpDgVZs0WFFkOeALm9fpzFr0Q819eWrm4mNYG6x
XGhsHs7fR++OUblHJGKkF2yCAj73NFPSyLNbr/9eUmaGwHmxRwp6I0J9r9CBh3EGNz94OrXdyGRm
sMUpKgEMQh2vfNx/rJ/aw41Cu1Izb+8CM/GtOmiCnSRZ/bSGl3Uk13R0Os+oJ5d0Hpzt8MgDwhsw
W9PwZg3B++t2+F/bK7C5xKKysANE61/1Lau6yvjS82f92nidDK63CVW8mL47pAgQVxPAfzkbyR5V
2PfL+QwWNyAZ+Bt3vj+GMPotNRYzNI9Q5maMrPTYSfAZJHtSsRs3uiAKVahcOXDAEpFvsu4lNLZ1
gfbEsEqaSQGcDWodH3VuKJUsK9JR5G67CawitDW7T8L6OAJ9vD1tWmapY++csPvZ+yoL6LaN1zMD
AduFmdi1VwcVICYflV0vY9wE4Ugorcg3+f4czdwNVVGj8BxkBVyeD1VLkJykGfPtwQ7Ftq7qYWZ8
ph59tpXhvcZ0xs0PeyPLIg/LO4UJaKs9n0bSosnpI8uMM74lXa5pA4YoLdye6MByAJc6lXEZHcbn
LdzkYCp3Twf5E1p03sEfq1qQgkH0w7zLiMLXmuBN3g0XkUULSavow4F590qg7Vaa5mvNtDzFoHSu
iYMfy3QeIZ+bsXZMryq+J4WgkftJKXWNAVIJCt8p/MmlW/ufZvX7zdYOcpvpnxgWTjgy7ukEt/zB
lT5t6XlTn2iEWFgQQv95w26IAl5nRpsugW1bCZumlusflSRKYxDbZ1/t6SECbchlKKQFrBrrPKvW
eXeDtTrLcy3MMgN/wWfMl3ZHy186AKpbC/Lo42I44DeyQj0oteyUOcRRYfxR2lq3Ib/LOgYrUsQ/
OW0btjnwYkbCBhCxYHk6V1838uOANMMqVu9DT/tSKnkglk48NHgbbDo/Ye3EOdtJaliYLGLqhgr2
801bsDv7aeO/SqwPZCBS1Ji8fyHLSBr8p2xEitegk0MAJjI9gu+avPxsZBxGDVoiYEwqiQkmDk+d
NrV1O0CePhakD1SH0mzOUiGjBXFVrnQF4cVlkuzl4rnSgZCespVS1L2ez9pJQrMgaeMQKfbSOrbp
iw9tpVGnWfKfT81nC0UmtBg8D7GcRBRL88aYGAZfBVpYGNxIsU4+JeCLegdIbrEejRUOJ5edG9a1
RSKHFOh5P/Th3f8C/eoAjbq/3OEud8O5qqyT/FtCwWQ4PuFdR8ybY4cQsa2a9YfoWYiy9sBxR75W
oytaNQOwOSKQ6Qb2u3AaYmKoecURbsGjel/qDF4c5bPpJcgbFe4M5wnm5bF3A2zjCvrCA/n7jIuo
Ovh0mToGYPhJkBQvUwnV94ZtiXm6YYJcvEZn6x7S2m+NFY4f7uLI2MZFzOG7i4j2xjVy8gFMiwTw
CMd+gFHwH3uxq3V/lp2UJS2Df2uZ4nBrYtQdSmhb222gNTBFGWcNth/faG8C1xpZErmyEEmp0lOT
L7BPKwIDE/dGgwoCNPV1hX7nzzBf+j5iG62bAHTo5MsGrx1znaMx6FKSQ/nuCvxhKHFgEGURsh2k
18+Q2zip00Pa8vfVbATeo+itdpc9PYDUBzMMDxaBw1fuG6XOLsN9MhF7MVl8C3+VklExCB2KpAm4
tgbIqzabqQLegBbZcLeugVJ80hclkg66SgQeiqj+e1EQv0BIzATwPxmnKYav1vjeosmahh3KAK13
5xBUy5Ti2nc47pUZVNixnFXVkb69ac5jOiY04KxNmykmghler4n6W757YpgqO7KmaTLuL/vy40+S
wHi5oFQT4LDk4LLTeCcciZ/iq1+RIf7p6Ty1S0spC7U1UaHVDsZFHNs/qs3ALMZCx+nmDfby4d4t
hXcgPke6hhOjKpfFbLNGmt7Mk6UJbDH7rTGQMTrettyJoLsIl6ZpuzacrxCQN8OuPlUjlpejWYt4
HkSECfczzbb+SR35X7m9I8uwoGVH+jtQHjl5ux6zSt+CXhPXJJSwTS/TaU0N4M+SdIRqJWDUwpS7
dOeeUezucKL3XgyipIfvuUpM8CQSv25Q1GApM8y0Ey/W6ri5KMmRdIxrkd1V3eusXTBffMkMJxG0
kwZezGoFsbkMKjVyWoCkNOPDR/0soj7P+Jj4XMejUrMv8gS+l+uGqEH7T1FevSx0gWM9CkKro1oy
lEv+UoloGbtfDJ4yuypGfEiHnnkO9xYvb/C6oL3LuppJF3rJ0yRPnRJ9zJZ88rQSmUNT9pkUn1te
wc89QJTk2dtag9RiLadvdcrNn01aekH2JKvDtr00AJ3me+aSC0eBtL6co3WR8HOFgMPfLceOzV/P
peYUQAxkCqmVS+m6wDPJkkM7wwfTfLesSyIwqdM5iYq1S77rm6idzy52l6Ox6YJ7Xr5uZ++ml/vV
5QS3wE8AHLNw8awX2c8TxHGvIp4mq7ZRXgWpGs1hsDrA8Mr+J5OBqzvF6byWkKV1kLhN5IPQkiqe
8ZsLBa1x2gEmbc+DkP3Ay1YCQ24DIqaQSladl3Wl3Vkgv68/Bs+d92DkkqIVYx5FhPaqfRKHd3RS
PuNsdE2l2atVhcfldiv7PCDczJH8ZO5VrAZuLCqnOd5awx/3wJr0HcvFTrvdlilQarXgefDAGhBF
SGr0UOUT4MIY6ZX0OqmNO73SrvOU33rEOuxrgsCeJWtU7C/iQNXmbmfAWq8XAlDozWY+N8Ipfbjh
oFhtlhQ2nS5jU1lUiQ92v6A57SegNyqNX91BnaYMSJrzb5z+4jcNh+6eK2VGSybNwbxNBe7faV1e
yzvx3qokCreas5sey6TEBEpO67r8Zb3TlCDD1dZRBG2jE1dAs2z092gmBkCchymdYC+BoXyaYJ7h
e3nviLK73re7tENtfwVetiRWkJSZUdEwtQEhsZaKS8VvMbjszZg+p5RcYYCobvDWkO3znSPKCsRi
Yw63tzgjlhnLs1QnYSFLgOoE0Wwbzx7D2lwAUwbKjhuOLtbiVIpSDS214k2vQFOapP0TVlojy4xw
fYb0E26RgFTVNQZajZnliLNCLB/e7v2re4QktOiOAwTk9wS3Q/G6Jpz5+tpqZGRjOYivaBvxrYlv
MGLJJRcSi0rvZFfmvoVaABvie+sEdXlLkoBEW/y2GqpD0CaGpy6xd0k/kiRGw2jKr8cfE9UyvuQl
M2PlRADk/Jb+j+89wI4SHcWTMo6jh+SRv/2rjeDOJrjJDSixCBz8EXQpmYDfkZVRXiKMTr3oFCUa
Qt6YY0FtY/m6DAYJVzbPKO6Z7SjAghjC4VPrf8LgOLUMNgN6Y47WpDD/UHbkk19ICPoTosl3lvqx
TdsuP+OgHC539jGQCHCmMiW46iAliovghZrzDNPy5Lkimz/EzZAY2u5pFo2IFUo7Ti4a0BzYDp99
v3SYUauzjCIZajgBsyL7CgaclFdTyeZP/Ci9BeES3adm9rUOIpaGl/2VzZ6rAXCi5BZYTNNPMYuB
c5N+ams9R4xVK1fPn8XisI0C+x/JokYHF6HLIhYffa5k0S0dRQjNRlbRE6poYaPzYVD+uePRSR0+
/TBdFog8FFPE/K1G7sXRjxyZCPtU1YEGSBD7ffpuH2TLoLL4u4cYBfb7CA07+szWCdY2BI7Z9mHa
DJEZjfXHtzGQM7aAk0pBTbsTlSrDEPi+kpa4Xcae887kFNMEPK6V5Obqcr7Xoajj3vyjxutxGzL5
CQNUNTiAbk+WKVJRnf1EDZeDfuWYwmArgfMvit35/djaGhmAv3cBDitvyhODEHrx4D7w1j7JKiqa
eclgRvLq9nuUuPCeEEzhAS7OCKlMRC7iGOzHUJ80NJ0u8qZPdLdcxVL49o3K0ohbx1IoHYLkoBlR
x6hzs/R41yT7h79La/q15szNsxmb7SK+HjciNl2ffjj1y+sNMAeakoEckT/aGj3SNg+P6g1OvGZz
MMaQ0hh8kyDvHOf0u3h04f3J4KYExRC58nb3YnxJqGzmQLz4WAZp5Iy95JEn2IyrfAzC+SEtfZ/i
rpgANklf5xGm/wkkvYCVywq8AaVNqQi7q4jrJLrohS43NrM2gKocAWzb2/IkjgtHmeyJY9FV0vEi
xl8tuLhiK6/4p8rMLrTU+OIgX4vIY1Zk/4813ShXUN9DatYD4KW5YQWYzShRKeTQitkiL0EJIWsC
bODZNyLG7hWIsgdcRDcqbGOgI1bMvJ81NVSulmyTDHizjna1MngGmaE9PMIzQnh2JWBlFb66YkCN
A/BhUc5TJvWJiSroWyhNizJUKzCtIqqUiUMoiaaXJlsPVFo5NBg7i7T8rWw31hmH2LG7ZJl2+12U
COMyjkfs8GLsNaOvI+U9V2OC+MJIiku5c2QipFvV6B0v792N5olxtAY1Agd4BRrYFDQyyyFNnZM+
xw2zrmeRI/2c20Ybw4fZwG+n7qCGVvLypJBHF8RRtg4KkHYg3dcy4/Ik8uJKLAHTYxPJXOU3O0He
f2ZfZjvTuCBADK1i5ZCYJ7NKtFU6g5fMCwsyGT3wb4tp+e9Nd1mVZy2qke/Ik21AduVz9/lno3yk
15htFOS0BOSRC9drb8UrJfqi7nIGc7EmvUxSFWylXSdanu9GeGS6k2EU56fFezXquki3KwTbVyIq
EQzF1+s4vyIjdWDYpSXcULaUYhb/wbqZ3gfoPvPzbAxItU//bccfEjzJ25sPjrfSGiFDQx0PjGHn
rC9FyDAVf09Xbsc9/1YZ/x4AmFgJX9NAzSFElC5vwCil+rks2XEoYa1acB0Zz0bJ78ih37/bQMgH
AUV93wHupkXfcG0ZMZttu881fYVO9Py5jVudSGAvRmP/hZpi1grM4ACmIn9BpEtG35iOKxstT7W8
100eyhK9FLwV+VohjjpSPdc4Zqat6TW52MCGTH2SsPOPvJ9t1nig7zw6aGaxyNNMv5+F5roQsHuC
IKxza3scCe0O16uf5RyRpN52lxq7KfoxmXdP0PS9IqHtvQWYDa6KKe5mcG42z/Ajge+8PzDIM/ds
BbULDo+YrnesGEkI9tJWWxHU33jtcaloITTOnS8YtohSD6USGFWU9jVxuPzyAPljiaxogNX8OX0j
3/RwR+VXQ2uv02XA3DPJMaSmqWr+2ZX7TgJfoqk/cKWLkYShDWfJA2srtk4GJj82QMsQhTm8g1qB
Sa7/N4wcmnaJb6i/78HUsBFcIXtFpV5i1CHIfFGYJi46ceWU1hktRDC/2bSwqbuDve+2v0x5S3/C
ZWkOFf8Sh+xa1QRIkMvBNyyMK8BuFskUTJ5the1QWdPu6/EAiyi2MBPnhhKK55uGBgKpdClgofK0
zai90O1bO6MdLNxUZ5IxI6Z5ms0vya1HI3jUaw4S82nUhur28fn3z6/JsmDgKFr251zOxyb5R7+g
9qcUkxqgRyMlhN+n0yassxfZqJHS/dsAVd4SPtkDveZ37wudFr3zEbi72oCPi9UA+pEqHzJpHtNA
EIYuD4K4LcUsSJDdYEfZo8Iuz9kHYh9+cZw9AiyddAknCM6s3s+BNVODPa+ERlSI5X274owZi9L+
wXmSXQQRcgOj3mcawwp+tdV3BeuaZexntx1C8RJ8TVKH5ITs0sepaHKCsOEimcWsg56kkJqqx5tb
/oclCqtA+DVNk8X2VNnVE637KPzkZ5PB6wNG3dZfSFPgBUp9aviwxDNc9CTl8mzTjJw+GyQmlE4W
1jutOSHVJ10gicnFA/dwamgWvbrh6R26k3f9z2hEvEvx00OWdViRBhtTaOy7TCDk0mFz6wVSP47O
VM+GJrgWEQkYL5PXLKlAI7uPHdujiwM6fzFJmDuFQyNst9yCZ3aMTD/GaS26hECmPYnCfclZB5jU
goUF9JByWAMvJ89RvRcwOvTXvJ85HwfoAzdW2ZlzkKFjApZyHMh0bDHRMeyAfIGHL/t9f42SC+/F
tPyjbvci2cxK7x11glQUe/XBzZSemSMAGB+dZO8rVOCnSVbu2+qzQW4/5UKO13TnL4HMicL3RETz
3/Xudvoc/OqHTayI0ajRblzC5m8P6DERB2Zu5gYQVVSqm/dqCMPpzR3piezNQ0zx0QVes+gkcJjV
96pfFghUNs/DyG88k6U3ABqXTqYtXUr/OM3T2+mYwZ0LsMi7I7x29u/WQf6LjiGq+bHjXtwe9vw6
GV6PbKyc6Wh+PIIOh1+VyY5d3OWFLJ2AcE6jyx+0QgiKqI3SCSX/0kCrLeWq7c1lfprS2aaSO19J
Nu7dviEMPKZ1HdNb+fEF28OyfIBFdbGDYIGeINtmfks9quEvQcJgnWbYJ80VKloOyvlIhvLXr8jA
BAwOc9sJ17S+jJDMTiPmODzS815wZUT3ePFkEUjmax6sTV1AmKvq3fPRAKsG3nHDierwcuviCT6o
k2+9RkrUzquFVvlT8sbFqeIoyNjE4iO5GcRbi1lmrcuvz+IXrgDd/W22EpBL6U/SUnkKiLOMmdT6
9wbJvTDXWXu/bl4WXxephdglsm4aQfvEH5j5uUM3jomCNfyKW+lltX6W6U0fL3BYrrkCN4dKR6Ay
5kqFQ5WfKPTukRMZxnCcKEMskyiZJjg3jVDFZF1nyh+TACFnd/3H8+JtZz4S3oUkLwTb6Y699VLn
QjhU6rLEnUM/btsrcu622wYr0Ztkz5pxnZEX2X/HrupJyMUCeMLKqNn2M/7i1/65u1jkQv5jlhUT
1+4hHEfagWFQBDYwLXsZelNCqIfyDIZIfNbeuREe77oJ5pGqbpUQ04XYOwkSJFkTESRe6PrrcDhC
vmBKlH9q09XGlkNP3xR4iV7tfk69CzNO0URxtmxvyoo+onHYfk4Q8p9iBTjSc8mpYY87fhpAMzZp
pAwDLXDpuCgyJ5MgP9XxJ90W8iLm8zKCTpUeUYwVS4LnpkhjIMmh+6TVsDHZbguPRo/ZACajdqCp
scWgip+bFCEdMVhc8dWaoOuf2M83KkohpH47Lwa6e+SOTu+xBcpx53aUfIiemRmNbrtF+r2l7BbN
dlWpmPcWR0Ily7CXWnFpjJftsJ2g4nAdQrRECSUE4naC8P0LqSP+Ig6k005afjUGDsvMUg3yc4RW
aWud+CgHS/OwyrUZ0knD8sQ2jS4AovlNbbDAYMwf2OhVdv6d++Y44g0RqhQMmpkM+uB3ASrg+Qd2
rXXhoyJUz731NbaD41GXeT8Bfp0Rd008Whhf
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work : entity is "blk_mem_gen_generic_cstr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_generic_cstr is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_width
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1632)
`protect data_block
37AzRMuetZ7XWtr4Ymo79MucxvzA3NRxlbZkUcy29LY9P/aOt+xMsF9EYisUeId6F8GgXYBcyArp
b7EHaGWJuVhryg6/AD2+FG5+87hLYYkVmsAyQBMHfFltwwekye7niOdPAHT+08pE8xCCb/YkARM+
DFgM5rttFEajbafcGdfl4QLFdshgRmBYXinvImF0lBhRwHax5IFUnXUtpCqIHlG/rAmd5TpUY289
dkRhyewEu16fP1of1UsQ38A47AePmBEyOIhq32oXQsryZwNvvJFzU5BDmitrVbLZT853XbyhSUZn
ViW3vGZA8pZpgeNgkEmpgkA+Z71V/TaVJ2V4SX1E+nVpk/HGn+FUrNbXjTdpuWfR5gxSgOu5w8eG
QcmKg2EOmbPBKREnqhHmeUNFt6Z2WebJliWaPpfeXYB7TlpFBNqPThEAliUTI0N/gsgRPnsnkS0T
vP6w1PPF67LeNMU5GcDLg7fUXxevfyxXzsSfXD+sh0naZsA9UzpaHhE1Mlhf4fmJc2FRrv/YbAJC
pYWWvMH+h8bLU2rFIWq4JS3fyA74jhzwf2oUY3GoizIJhkicYm7ibjbGEflL8ikyu5KhayB0a8cD
zTR7yC7rNP8frqQBfYVcNduB01sJjNW0qHVFV7Qx8Sbvo3ifyRr8nOT+rhasgjZQCOKWvO8jzjUM
+rfIGuvNWueGru8rF5f2ccacj/iBvhSL7oDX3bePbaEjk7ZK/WgUcuoWEPoWQj3J9TW+Ooo7uDS0
zTrF4gdQszlbfapAcaREA9Z3gvpHeKk/N3s4/lZmdB6dittl7rZqbgPTZdTvM83KR8nO5+/He5Lf
C/3tWalaOsU74NFR9FFxwGf856ZIG6exXJ6GRKl7jV5EePhgg4QgrhfzRRsQ8kXv7eC4PK0ukiEg
8l6QjeTM+0stkJGljQvEe6aiKzvZhFaP5HCXS/ibHuvMqBRlKSKpHwAbonzhn7gobHd+JI3ca6Gh
tLClwt3xVJP6PY/NLpQS/h1w68In1SmhzAJctqIhG4YDEGjr3X2xGj1pgZBlJicSSLnSYdYWZ//U
kB4DpsqophgEKNryu5cMdOGcBw9kmBUXIRfon6qKgDNjNc0s3fNcbUiV0zlbvMPqslbXPxn4NVy2
t7Dwx4GFMnxjG+e/fMR/G8soUno7aRBbJX3/P6X0/LCGEkhfkTfNpjkZ3BkJxf5QmgGwEfIuaDix
xYiND2gW7yn3g+PgdGtyN9Ht0afKa0Ar16lKrUN6VwGNip1HTESjjaD7jSd5ZvKSKrDV+JHxBDUM
45JzzX3oqicfZJdlkxqot11UE+/MoU5tMMqTESJgvyjfVPQTPVt6sOIzaAolWh+sWqhKIiMr/iMA
hZOvwSPLBVMWfEJXgGmo65zzxZcPFUFX0qG3wWgcVo9zOlcBBlKgjOCAgYyJrH5lDfnoGAPrAfOW
O5rlOnfAWoOugVlAWTiqhUk1GL5ofcp/HErBqVnD1HhrBnAUaY5GkFaEC0TQOZjwHEAxVCRmnFZK
RYKDPdO6oVwYSuTFOvRZWUJD65EUuBsEUpL11T0ScavJwU5L4pXhCW9qRTUnw4dXwsgPYXvqQ8mW
EWX5+j5su3pVIkHh6G+rf2chvv1YshVJ1WCK9l4Q9Dy6dTdNycQzp+98qy7zOQWFGMOJKWeBsIRo
PBRamP2qn+Fjk1WKxfX1YqMx4OQeeVm1jgTYZypLkFd0AqmYe3f+AgmTAVoKBr8mhbY34WXv4uOu
+lm8IMYZ4oiXOvjNDJIaqDk7wNkysIRWw+6BZxOkKuGQB6i80ylUyX72jc0LSaxWA6xCERihuWnB
MTQkz4dLGUxAqhcUBGQjyNhdjFqFN4XCzWRCx/+D7wjtwfrv7Dsdm1ucb2+64ee3bE5qEECn2Vnk
0UP59oVvSfVOO94oZ8+CwiN+olf4BsHUtsxUaKt3iyMoxPwPh6UweJ3H+FMbsA65zWdESNg5DpLe
eSTdu4CxOvEy8qG7vdNKO9ZpwViVwPmTpLqJv91XmmBW3Anra8JPA/gj8C0WhBTapNqDm+4gxwKc
4FeZRJDC1BVVdOfmn0lcM+X2bPgbIsPxjbM3VNa4WKX4+hqG3L7d8G5TqMLS9dG3cXasEqyjORnw
0DFidIDa7aB2+7Z9a3rsr+QNU9pGoS4hEO7zcPnaCl7HwWKq
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work : entity is "blk_mem_gen_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_top is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_top : entity is "blk_mem_gen_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_generic_cstr
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1600)
`protect data_block
37AzRMuetZ7XWtr4Ymo79MucxvzA3NRxlbZkUcy29LY9P/aOt+xMsF9EYisUeId6F8GgXYBcyArp
b7EHaGWJuVhryg6/AD2+FG5+87hLYYkVmsAyQBMHfFltwwekye7niOdPAHT+08pE8xCCb/YkARM+
DFgM5rttFEajbafcGdfl4QLFdshgRmBYXinvImF0lBhRwHax5IFUnXUtpCqIHplD/G+5HredQr5A
2PMm/xP3/s1HeZy8iOM3wz8mwL5SZn/nY/mqn5kBDnf8yozeqKDEXfUJH3Yj94mrAeJNeOcAUf+A
Uo70wLFTipW/JE76lEMEZScF4Cqf/scCZqPlx1P/pXUu77+WWQp5gMguAI7zTRR7UEzFBHOQxa7I
DBohQnl0JNz/ZgVMXo8gH5eDvQx8OfCmXgpbTayPnzSMnGwJy4GFP8veN93ZGEowcbjZSdfU+Nd/
ON3ZXJksg/aomIuulvkynnqHNuOuSGeabOvtRpKCrOMsNwYzlGf+vr87rj6Cqf0f7QvXZKy3ljBo
Oc++Z5fbyCtFh049U6zbj0y8UNwImPa8Xv67S6mGBPjJQPbro6liDNJH2MyNfSjcIMf5zuaiBXGu
IKQdPJGrKHJOWt6rphSPhWzFXjkk9H7uQ2xa0KIDGtjKSlS/IIe4VhYaneh9PuILdd2US6Uo0WAC
3F6f0jQAE4HM68OH7jN7QOlaji8R6AKWsGXRSqdgLozsyPpgoVRNi20Te359/eqmYawNBBYBbE+g
bAsIb+ECHBHyDDRP1qoyQe/PgCK/31kBUQqKoVr5ODr+pbNK4dO3tDP5Kgb8X1UavzLwKiK9zfBw
mUz1kd7SojmIky1hdUnIU9P4wADd+gAh+BebU5a8F93Jm+Cgh/ZA1+/m85UJ2f1PEUuBvr3Nj7i+
uN9Ppe5K5oYmszPxggdqWp+R8WxiJkQnSTkbYkA7EYgh3Dtw8zpG/63LyvKLQHxjEHY3AFWLvKQM
zxJmAYL8Pf8n3AS4CJPJmLDGdz04k9c2Rjpxpq8N+RouEG9f9wTQ26k45U7+nSPhvW0uRcfZpayy
O90EJUBdxMrwGt5gmQ3qDQkGUAR3EVrSQBT7Mnc21LVahIFqk6i3rG8ANfHMS3XKMr5AvuyYsBbo
ExSd5sH2qm1WeYXXOt20FT5aTilw1lEiwh2JyJtJKVs1yzyubx5h5AzoDhsNy39ZoK7W1xHnwpfM
TF8uuiXAMuUj+srK5UajJJTx9kxMc6OU3VATCR9/ICn7f4HrLmvBm3wuFhykQb4+XvL10NPiBNP5
n2BR7D/g8SHP4cjdGYALzEhFH/kpyR5jPkZIIhTFlGEYmx6QooEFqUSk93TsKlSwDeQJpvtZihSU
vwUMfVljWky/QKGc14syIDf2Iqx7tIukY2FlF73HqrUxxtsllMKwD+gSbqL2qiLAme4+NV1iUkh6
pYxbA+NxirBECW3AtXLxN4jfiThmp13O8KJGm5gVVZDhlefYDjwt86iqtlZPEsswjKlL9AU7XZRm
r6PRKmHrJYMaiJEMWTZN9DWBEXLFlq2kNXjkp6r+JQr87bvG352Ji19ZRpCWrk+tPwIV1ChnWYCj
hQdTzeyEvEXdV+YAHOgxxhUA86wfplUea+X3wHLqXR4fM8D+Cw6OJOTwHhMOtvC5QV+djzbIm+ts
AlXQDz4Dd4omn0oYmEpp2n6tDBf7+eBf7d0WABeMB5bgALKhNmwFsvMYYZJCzJwouRxljWRD/sVB
Im9N4DTKOORI65RGJ9ZMAtbe7Fo3Ub2RlW4WucyUfex4Tqrvtlbp+EQx/Le7yrTgZnTw35Q/AuRM
9Y+vAK7W3h1aFROcKgJCHmUX7lv+ELb3JevdVvRrFwpbDTcuxTBeQSZOhCEG+HWyyt0UTV6ItzzE
G9Ws6/rGiC17mLLBXJudIA94xn6a5+dV+3hwUfd1sxQjAadWNwEG8l/dvXJZxTvrE5z23Zfs2P2w
/ypoijuqBKCsuRm7RXMH5PMIOKUV09uCgQp0XrS5xhdZlEkVqkPsag8w/lrbc1qa3KkqeKeRBjSM
Z0Tzd1uloO+cb21LkyNK01h8BDUz5yQKfNLfrPMfxHIqOvhSiykgQzXOu3cJZq/Us6aEo47ZXKQO
OxEl5w==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work : entity is "blk_mem_gen_v8_2_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work is
begin
\gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_v8_2_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\ is
begin
\gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2_synth is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_top
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1648)
`protect data_block
37AzRMuetZ7XWtr4Ymo79MucxvzA3NRxlbZkUcy29LY9P/aOt+xMsF9EYisUeId6F8GgXYBcyArp
b7EHaGWJuVhryg6/AD2+FG5+87hLYYkVmsAyQBMHfFltwwekye7niOdPAHT+08pE8xCCb/YkARM+
DFgM5rttFEajbafcGdfl4QLFdshgRmBYXinvImF0lBhRwHax5IFUnXUtpCqIHv76s4folHxjxas3
NNdf2rb7LSuvwiZbjxGFHzEs4aPSuacJVo7hjk75u1IGZM8wLJGhnGI5DXcgIVSups75Dz2Sqln3
JSO9OZ34WS8BPx5KzFlUp5xmiBSUeAdzV6XXytHSlVp669hkoU2oc72zegPxVGw4eX2d+r6GNW/R
UAJy8BJ/xBKvMKlh7JEp0BZVyb/Bmshtp3YjRRyJyBpf26xGlKhqF6UsqiISwVXCS0WsL1tf2o8s
JuOqSfiC1OxXMUr38Xe4VSZ9Jm8NFUZ7k+8i5+LudkdPG2ed3uNFwTtonQJ0ULQszUTvLyA5s7eQ
ibCN+t8UeKepZqa3adbMOL1QwwqzZjQNGDBxci/5jzBE7lHUbwJpsYBrJnjXqYTL30AXpl46rFpk
dPrT7A5CA5rJbRtS1/39nTDV88vkorSCpA0AGR1KppArQCqCyLlFwL41aCLV1S9r3jrl4hxOICR2
RCrtzCZSK5OQZhZOO1ICI3sRJ67bFWw7GG3O4J2/7hK6u/5TVhfaPYDtL1dLNbZhXXMTQF1LHe8S
XYIVnm/SYC7mE9OAqg21iwo1iH6QldfzXCHo1DM1ji3BZwTbTY2YP2a6jwEMLYCtQQlymhcvWln+
pe8aTnxDUyGirTcaciHpqM3h/iDd2AaoaMPIMUcyb9CvwKim6Paeuxv/Ds+PEIhYIXr58rLF2aeQ
QG04GshuK4BaRxkCFGkk0zkSFVbVKnyga5jlFMhy5o2h4aKf1gW8d3PsAvcbODMdywIlRWzQ84ZG
xDKAcQumhznOTsVf/ClUPjB1wtJt4Y8sO8UfGVTTKHo8Z28JOIMiiPVwcMKNarahUrevQYPROmNE
ph0kagC5mex2UgwtZrVq2zK9IXEQlkSGgXrI68qEw0uuLJCDs7ynxVd5+X3Gb5tGDXfhqe05tTtT
4IYfIdkPdYEvSPUczFf0EvvLNvAYtPS3tqHc/J9Pmo5Cuv0AS77qG3a0RoD7EmVnCdA9Mnq42BNv
KQ3lobECFs/n+ZJSqnwXSEoXQX6Mue8zb/ykmyaj4D6AO3XqznvToR2zTNLTefHZeSDrTov3LYjM
Og3kjn23+ZUUWm9UixWBSEkmWqa1auuf353aAcdAZlY+OsNLRRHm0urgF1MvnVEBNxZCFWYhjFnq
+mHYHHI6kGQZwL34n8CThqVWy+xYP2D4Dcqekps7P7PFpcHONdXxowUHFqZLQwjT8kR87G6IcIDN
VfGSO2RRE9c6jAMY79EXWsFqxnKkwgoGEouYiOJBGAXPkr+kyhvRzpKRIG07cwFR353xnqAJ3JR5
JVAcPkym3/q6L9xirKU267k2TmEe/rjbVnjVr/0uu6HDBTzxHTCzBrWO+ObI3HPMfgz2xT658oRi
5tUzdIiMPARX4kdf3ogfS8fn4bxbgTGNwpC/jOpxoNeImxno9ONtIpel0PuRuQYsEEYOapHS42KV
J2g/2M5Fkb8Hl1UNuFMujQCmLFuG9hUxfHzJ8MvK7IQgG8a38ITcAXjGUgguaQbrAOrTbi7Dld4z
PirB3TNMiMI043utfPrd3fGYk9cK8hywbYCrxx7+HVpWIa4ndUwO58UoI/MV4qWfWCJtVzi40W4h
rA44cxJSQsb8jr+1rzAnZzBU27AAf/J0JSGga56mTqF0/pw0VxchyVcYbN13Ud4rCC80dEVUnAf8
kSkWGmvW5JfAewnZGuxh2jSfLohgTcMmAcuRf/CoWrIIuwtdFlh6rd77W8PlZWQhNl25AftJFx6z
PnZKMmOSoVuOtD1djW/znJ4HIdtGwvGcfQo2eeJFHTtTn6ZKSJ306R7qnJyQphRjJ4lA46TTn6c3
IzE56sZYkFki+i79wRCbbEKwpz9zWHk1psvbZqumcwh1Gt2P1pW+m7IRJpO7sg7Y5CL4K9aw4Z+r
sCMbtR0MsFRWHKUkrp4eYM7EWwEtAybwStVuUT1bFT0g+0isQ4ZvXed8lezXJS1wkEVaQQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work : entity is "blk_mem_gen_v8_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work is
begin
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_v8_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\ is
begin
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2 is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2 : entity is "blk_mem_gen_v8_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2 is
begin
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2_synth
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1616)
`protect data_block
37AzRMuetZ7XWtr4Ymo79MucxvzA3NRxlbZkUcy29LY9P/aOt+xMsF9EYisUeId6F8GgXYBcyArp
b7EHaGWJuVhryg6/AD2+FG5+87hLYYkVmsAyQBMHfFltwwekye7niOdPAHT+08pE8xCCb/YkARM+
DFgM5rttFEajbafcGdfl4QLFdshgRmBYXinvImF0lBhRwHax5IFUnXUtpCqIHtzOjJmvUKcJL7U5
uymAq6/n6wiEBckp+pTkU4I6COgmQituFY0EAG81OXG06IHxVHnEnV4oBo2PCPXkcwWmYgLiPtg8
PAgs0+p5qIVVhptrBWFLB9vCtrvF9ae9P/UE0m3bv09GzPau6TydLfukG5WtfLk/UmMJpVziRqzF
tCMf5x+EhVKRoIbQ/u8MldK+V2quEbiRwLxAFRkF8T+sp/AuIWI70HlXwqK1eohds8bzKjWxi1rV
5EDvXK06JMiKhJ4SirkWD4SC8piKwmwxjNWuSwTC+Kk7BgOfCW2QWpr9CAyr3Cv3FzXQEke2qVus
QlDARjObRD6vgLJq1H7DYaQ4umhUUEF3MXxpgCYbj8VqcW6JVtIF11WjScRURPdT+ScTzzODiyQI
ZaNCpirQqLGj2U06LVpddkZp0LmLNNPqg2EKNg/9aAfV3rbt3sEXVREYVUxUfFnvAdTBae7UKgeJ
zUMRcmSkB7UPq2Jp/OYahtrA3tXiQMC0H+GOAIzLPCCfPWXgdxhFPrqoZvBMWNDBdeXwn4LT+Rzr
Ktl87wkkeujvwUU2R5vtx7gfHAPHxXd8yvS4/JCgmzf+DOaOjz1tSWkK9fmwDOA0RUqJsXowXCvm
edEJAH3Uw1zkQQk23amfP0MfkG+Tabgov2EXDZ85tPsiqpdaiw+M+ohqF6A/OL7cim5g8rKnBKxg
fPJVFql6SL9t85LUxD52F9Dsp/LYN87xDvGYLQV8GVPkaUNxsOIFlJQN6LYQom3pHdq4woOQsyZw
3b+a0OSLeclsn09BF3CDfkKJGgMjRpO+CgplcbSSalOhb3MLH4TpGM8GaazPa4F0ZfOEd6AiUvlS
eORoIdCx7IPSOoL/i3UTDgVfOefzudlsdUu3csj99X1/92oy7QjUVY2459QrrwXgBXzVuan6Gr3L
4mU98xBR+9nMe24T79JupsivKwb6Lyq/GgYDVSbp2j1XZ4fRZ+OwFXx417prBCiVx0hpRVwXfmcO
1QBz0IFeFeWaeMf1MDAYtlAmnCU6E+u7mDx22M3m2eQUONpa9eSjf3FLt6D0c70gWvn2wpA9p7t+
qxgS5QbcSSir/IcV3Mmc6LGBh9QSiqmxDNDolbFBaR3HAM2FvcsAHKnVx+0z73nEFFKT5WQ7VIQR
jmI8IgK54vZF0L7bV4YR9wv0v2Hd6+ecb4OmRi+/j3jrLUPXdu33D8W3em6A7XNg3kzfADM3QpfR
EnXsfAEYI8SwQ7Rr/feb0xb8Wyy/SFwrnfxzGhBIy4lyM7xJnqr/CrAQnal+mSQ1MXey/EMENNmp
hDOGPkxm/zgtMXZ33Q2uP25Ck/UAxQDK31/HtQGdj78R4RaqnIKOwgK8XbgD1rhE/Tc8hsFuGiD9
gtqzqE+mP8YPM8AZv/TzR247L/fopM78xigpweGcY2xXE8Ur9b9oySRDSsY75IrMfGha5Sy3GVXY
MI5qJLB5VDr/Gyyk7SSNiCkRv8I6thdTSzlpbb7q7L1zxJ1u3zTKHapZQtzoBoN2gZ6QReDb9drp
B+861s78tv4a6h7lA/MPu4Vd/IeRaWGi6mjSYNKPjUND/lSKwk1HkjG3sOp1+7gPJGi7fZpjAocZ
rokIJCokFXHm1le9aBn2Q569s7CehnhzgUn1Lvr4O02uQLZq5vwZOiS31ACZrywGrPZWWX015mnr
swS8AqNqgtuB7mG9vlaJDDqoRPwVDW5QEDNLptVWRp2RPB8GlnU4Oc1rYaahZd+hsTywPbHtnowx
1Mk+ZyVpDP3B3Bmxc63/7GttiQvHjKNwxVd61yNqZCFvfO2DSvL4RijtGxoQaF87IvgplVuIDKZg
Bd5mg1VAXhxAyb9+DzWK3mNpTn3ot87CI9rXEbEwROlYj4nvopaedU19Iqq6wKhRkIjuR0x2fEUu
1ccXUK05+lg8BcoL+L7iWQtmh/M=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work : entity is "memory";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work is
  signal doutb : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work
     port map (
      D(31 downto 0) => doutb(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(0),
      Q => dout(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(10),
      Q => dout(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(11),
      Q => dout(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(12),
      Q => dout(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(13),
      Q => dout(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(14),
      Q => dout(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(15),
      Q => dout(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(16),
      Q => dout(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(17),
      Q => dout(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(18),
      Q => dout(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(19),
      Q => dout(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(1),
      Q => dout(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(20),
      Q => dout(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(21),
      Q => dout(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(22),
      Q => dout(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(23),
      Q => dout(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(24),
      Q => dout(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(25),
      Q => dout(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(26),
      Q => dout(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(27),
      Q => dout(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(28),
      Q => dout(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(29),
      Q => dout(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(2),
      Q => dout(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(30),
      Q => dout(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(31),
      Q => dout(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(3),
      Q => dout(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(4),
      Q => dout(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(5),
      Q => dout(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(6),
      Q => dout(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(7),
      Q => dout(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(8),
      Q => dout(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(9),
      Q => dout(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\ : entity is "memory";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\ is
  signal doutb : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => doutb(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(0),
      Q => dout(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(10),
      Q => dout(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(11),
      Q => dout(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(12),
      Q => dout(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(13),
      Q => dout(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(14),
      Q => dout(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(15),
      Q => dout(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(16),
      Q => dout(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(17),
      Q => dout(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(18),
      Q => dout(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(19),
      Q => dout(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(1),
      Q => dout(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(20),
      Q => dout(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(21),
      Q => dout(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(22),
      Q => dout(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(23),
      Q => dout(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(24),
      Q => dout(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(25),
      Q => dout(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(26),
      Q => dout(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(27),
      Q => dout(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(28),
      Q => dout(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(29),
      Q => dout(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(2),
      Q => dout(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(30),
      Q => dout(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(31),
      Q => dout(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(3),
      Q => dout(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(4),
      Q => dout(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(5),
      Q => dout(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(6),
      Q => dout(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(7),
      Q => dout(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(8),
      Q => dout(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(9),
      Q => dout(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_memory is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_memory : entity is "memory";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_memory;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_memory is
  signal doutb : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2
     port map (
      D(31 downto 0) => doutb(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(0),
      Q => dout(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(10),
      Q => dout(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(11),
      Q => dout(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(12),
      Q => dout(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(13),
      Q => dout(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(14),
      Q => dout(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(15),
      Q => dout(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(16),
      Q => dout(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(17),
      Q => dout(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(18),
      Q => dout(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(19),
      Q => dout(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(1),
      Q => dout(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(20),
      Q => dout(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(21),
      Q => dout(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(22),
      Q => dout(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(23),
      Q => dout(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(24),
      Q => dout(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(25),
      Q => dout(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(26),
      Q => dout(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(27),
      Q => dout(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(28),
      Q => dout(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(29),
      Q => dout(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(2),
      Q => dout(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(30),
      Q => dout(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(31),
      Q => dout(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(3),
      Q => dout(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(4),
      Q => dout(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(5),
      Q => dout(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(6),
      Q => dout(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(7),
      Q => dout(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(8),
      Q => dout(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(9),
      Q => dout(9),
      R => Q(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 5936)
`protect data_block
77/1ihevXc1qsZgnWpMt58u+VATvWrBnSo3s4UW8Fa3A15p9ubLN9KolEQHsoXIPlhTv3lykyLPm
+AfZWgB7x0+Pc/FPQ1wKG8QsVRpxJBPzAfwFpGjewLbNiy9H/a1XrU9XPYh3IzSnfZe2AAd2J3it
4zhw48pbCSW1pIDFAXoIiinTAdaxSKc1a3+GEYACO8PgU+4I8jRsF4w5rWj7LVXfVsrzPNqqQ9Ag
EmHDYUDseKUpTt5yfarNSmz3cArDsRfjN0wnydUnOrisy9o4YfMqyZCMgdOsc/Go0Z3Fo1+TJ/uV
V4/or+MAgtiD9O8llzDGZKud3oj8RofolGFCPqcEZEWu1YNZmaVKxbcEfwvBAT+piuEeU/HrJ+WS
6kAjWsPQQFf+RLrqP8t/8rcRgOomuigi4ZJJ9k9DGG8MpS5zaOBcTOn8sM7ijt1vGMJSnf1KIVI7
WxacHLr0aaEpndFMRGJqEPRvgw5dqngafBCt8G0Fk73Yc+qGGw595b+OWEnKbYM02nbkmdCDvM3e
Q/FL+EYZISr9zWOaUEZ9BE1Hgtzvl4yKNwXTRWZ6pgJ9iFlgoivg5K0W4+NhDKFoNJUjUWQQMtRo
ljWEfKu0/FqfsrAvhdDUK/XnRcDYDpgWL18VyFDubTka4+jDEDjwfOKAC6J/UpGmRS4fJsitjTP3
O99C6gf1+16NavjtEjCXg83xBfyCvAJNF94gCyPcSBWVgW9ZwF8mGzGFvQIXSfIUpOlaHVebcMXp
upzjULaJ3FEj+ymWoQNEWbpalOCu+n+n9fj+0DUJdjkyLwKvCLU3SBEJrZfZZHpEYbz37hNrC4u/
2+EiSbGtuRXnFeioJzxZH6D6t72EfamC4s4U9jTfdWp3zOfgFB6h83aOxJkzY2I8ShZheDrh5Nz4
WpJHH59D68Iy52t9KpsrpMF02ERn8aKWpjxsc70uWSq8M9ZxGDr4iuYNzyU/nl4FjupQ1BvSYcKg
3Vxhbsooj4aiR0YVV0AK2O27ATHpcyk+ypSzq/d/mRw9kCNmqNla0D4T4NbUmjGSMQdnTrA/RYOR
+J9re9cR9MFQFcLSaMlARAhM2Iw/0jpk19OIFJEScYIVoogjWGmAADdf7YNyXEW+KJ97JGR2pTqb
aGx5WmX99aecgaDTgZP0O7XOY66izXFqqgsz1BGKGPPRv2M9eXIfNeTvayRktreczXTH/LT7csIS
7HzMP/sqT4c+f96+ew5I9ED+erszS2CP62Uy1YtU7cYG7AUaL7Cr+xnw8nh0g5mC87W18TVR/xUv
xNQ7W6YOpxNzdaxaFoivvI7BKYd/pQUcy93GunlJpOcycUwHfTnMsnw9yPzArM1my3DSOcx/7ZJx
S9fnwpzgAYjWXbw8G4guBYdsPIXRZWyVENJxFaKAgfhNsuZlZO4R82XVapwrLb7VPy4IIFdPqjUH
PJ5LP7pYBF7EYdjC/PTi3ALxYdDXWsdDHesOQp+JSHUWq2ZzYMRH+J1ZQDfdUpL0gwTD4Cpj41vH
EiqZp57ogtiKSptsrfmrNTD72hXEMjwU44urAV2oImtHgjFgk+8I++hyaGfzCtOUF2RStSI+WSTF
hkZyze4/cF3ZSDPaJ87k3UY7ebmYb3MIXp/kzXkaJU8KhMQicnXTWegbjCQnuiNfx8jsN7PWCYW1
vuJ/Ph1h7Twx2bKdWT7CuHsmhK7V2Uo0Y/a4q+bPqNlhfpkbNUZb+jha6eT7MFMDiKbVkqpzm+0p
rJlGtmnZva5XDuB8M6gvUW/ix5hD9Ts8AEiTuHigvsxTXfZKeuh6ObyfOcciBxBJe9TkG3wGGCg0
+PBv7Vf4sRmA3ayaa+fxiBHRrnKuyvhnyHlCmcGD/D7HtPSQrGrnaunpffK8A/+Gd7o+mNBk5Gg7
QWewc1dS/+zyZifOogUzgDUXngs4fD7XHGgHqEoZZl/+uztZd3u1D9X1G3KFZh+xj3QXVf89zpMe
d9WQn2GzuIv7vpkVLVekRNr1vkzyB2CQ41VL0DG0JAN/vdFvAZJcpg7GY5Tnvf3yKeReAyDXaxkz
ph4kS5/lxcXcxFD2IchNQAmou3+FUYrH79nBIFgtFqbQLJG6tGD6QBaITb2Dfpx1Ad6iqIa+/Cm+
SiOph4gIgJmtLv/eIptZszgL9s0BCKH9OF2jriskb4Y8VZD4TDy9ZFwJR5A9UkcxPRR0QRA+JIBt
7ZTpKt2UuaGMCCdrbXLIgvelpEkTi5nb+o74ixsZz6K/BRsvTCZrkV6BmciHQ+etaZbxT/xJysl1
U3Tlm8R/qiqxogUQemcAMV1rTgtN2aMNTwD1GZVGxTvxo8BXC5TpZegrmvFBf8l3FVC6aiw9hAh5
YxLXjX/2OiL/Zp5euJWvwZgOnD6V5FLLhpFAtWH+hQcjj2ECdl27EkQXk+nDxlh6wAmWKCzoqmGh
oPfpSs/kSznSu1gA+kAG7OQPv1UxVBJGs477SdVB95Yyk52JmjWI6qpHcSFfn6Is5DAUY1B9sV0S
p2nqNYpQ/s8Bhm+ToFy4Fe/BVOLW00pJmN42Alp04pkMNKz1KFOjhWG1jpFB+y8wUbYkW6BnP0Ll
Sxss7BNJ/ddJU+Fw+EW1T/PzgdNZHXj4HKw32s/hs3l/Zl3mvcdpdAkPITWB9abYfy+VFH3Cc91E
iSD2q7Vr4mPzHgTHlc7XNYcTTfah6afuVWye1V6JXg6FUaxf+fK/raBymlEGdjy167dEAl1lSJFs
B2W6SOZsLYoitaPbgFxZkLXmXP1+GiKj8szzCjQqDS0qgd5ghTnrUJMaMKKaxZWNceCByieTpCtJ
vEACFBrc4gYFIj+dIwCniaa04stMTOK3DRz1qxMVR3cnwojJGykI0qnuLdhnGUK4TxF6CAAwjWYY
NzH+tAK9zqYxclHoT3b5Mr+HmAlLG1Z1V6w3ICWgttZiEmf/lo9FQAowMUrHbs4u9jweZGZ9FD//
yhbxJlyU+YkJ6BC/HBOwh1rOOe3G7KbcseVFIp8wJj+t91T8f/yL124Y+STelX8tPCc+Y8mmtZy8
38EKbe404q9vdiqwcUp0ZIJIhu+ABMqxW5a2nLpf/wcv+lN4lRwh2e66IeGJx8SO/yKHKWlvE6Tq
l+AGf8xYaCxmTGyq0i6zqmwgqnLgF9hsIEuyUtQXtjq0q7ORghcXWIyFJ3wWKinOvIHQ0PX8WNuB
yvMQthOMSdOaKUMe4R/DHea6a69iTm3fYQGbGGw9udBJkrYnb2qWUwsJX7cgl7WcwtkXHYRQCFSl
iKy8P2f7OHoqehnGH948FpJvS0uYeDR1MeMOImXfZU0i9chizGqFDD51Tx8evAs9y3HAt0L/BeaE
OSK9piSRSc8gQ+m4dHwGxlRGf6DwI1Q9mqrLo8+Z7+13Kf+frplTfj8qOK0nb263FJgy/5WJQiNm
5wXirEwIUh62fiwZtwX324aPCUsSgVwbo+YvhgMcYiBQwZG7IZ7PQy2y+ZVMMgiIBLiEKyTGh6ho
/SFNmLmvOnLRhxA+OMZSwE8RcHIJvzLwPT3VmdzXObNgdYAOa1Tw856qJz0c389lF+bVPaMTC6oI
RzHJoI1gl9KrXSjjaAu+29WCbNGYNkYoa2sgWwcEdNPCs3biGRKC2krryQVTrorbwd43wbio8n7y
WD2+LCryhZiFviMK0dcaFBWSiv39cxOs1FBkNHfFV3PjOfIr0Dn3nlGhLXbCTEUq1NjdlXlEQXsP
IrERsGt/cVACC7YgVuhAUJFChNOtk4shUMHupJId724GWkvZv2a+ZXeI8UMpe9UYZfef8EaOnCjj
w8cXrG8EuXg6caAjPlEEbReNAmxXZCaVPtofrDvfu5PABeMu/oHAGTpONRRrVTltvfkNujyQE6YL
nb3DyXr7ZfZNnp+oXZA1gVoZMcgnQL3Dka6Ids5t0rpIcofGwfRp5F1OWUevIUDlB8gn/13GHCtN
b8SavW6Xsz3JFzuOtd6+RwzCapPtHFF3/+oGPX41dZNnZpPzNhafrFL6gSyJ03qSpHqjzlOgDFm3
6n56PeNxjaCKx0LPdF3rT1fUhx+ywwuybc814GJIVQajsQZAOdGuL2UKsbUAqNR3CfL/SrRz4Sg8
bjjeQVMoHeUoGLm99bwLpxiiQUWW14YOnOf2Q8bFsijfa/+C3ApjibAbLHEY28pds3gAiW1/gcXv
a/Yz/czOcQlMDQOEw8roCt0GiZBcaIjaE9oF2GwiDNYdTB1t3VXgiFaqHIwSHP2XJVK6OXU5Bbn9
Dyf7BgzmWkgQAeEg3upFqgJ0YzvRkpmKgvhn8qBiRrZHOU/ZnbLFhpQxEKQFpiPzCmR6uzLYuIcp
TurfBUJvb8MSD1AEFDxvr4K256Yio/kCzTySfCiUpnpU2dTf0E5oHczKPsedhz6+I7PUnEEKD3Nj
uZ0KWdQkAt5h17isvalikbLOZNMWr4m1XHf9prEZhfw28dag6EqgOEELv95Gafm1+Wor6ksf8i9n
IAHV9MRjkYExw2jdC44VxlOV8mUwd7MPRF9x/QKKhQcF4j4K+mywQzwG8vQnwRxlG2+kdG1yecXi
yZY9hOX4OSEeclKLAobms3nnnFEOlTzFoAQdPDFPXRzQ3eOkcQRaeC2h9h+Iuk4bJj/fpUUeJvOT
Pd32eZErhmrGqwZ5/EvSlp8HD+rKTyl8twpnOzzEI+KcyMsb/NzFl4eMxqk78NZ/dzt+cT/VST7/
olH6kGfPhUQEQcWsV4S7sL+22C5LQX/HK8DVHPkfIvt71nnADTHHgT+AvnjMQuoxStlZyZ+wlw0+
NpzZxsl4nOXICLI63pvmPNdlxpuI6ctYUBWdgW4+tkYnWJwaBIjTQap0bnpIo7s1NOq5UF984ox7
H/efW9PJb2lq2qFJKu1OBGIP2SChLwA/Yu5pc8KGbNmetqaSpULzWcNZ+ZufxRHaWWu7xfjZI1lQ
BUPrRDya+oIjcXmxjdZNH9BwxjrZ7T6sEYkhulg4TZkb/RIi7mEwr33v+0dXNUROwRiwy0VTnzZE
aqFqiOrOXuXZknJKKhM+fJh8MLHkUplmDxbFDUo1hXs9si7xGHSjzf0FBV9ZD1RiAMWwg4ighS4U
MbujMeBPM4TLoGMgQW1lnlfCmJNhMQ+Br7CsXB/B7XksdDe0MD+xjX/FHDE8pQwR+mNSBHchTqSP
huG4soxj3RjL9pv2QX0Oatt88GQuOqOwH3B8s85OyMbptYxYsbC82Lq4j2VS6UmPMi7WlCFK9Zaw
oCkfmlrDtlDfJ4oL8yEsyhi7Uz7oV+Ksf8Srlq4nI64wS66OZUBR7hKb74MY4z18lTXvTqt7HKlf
8B1NMI6whs73Fcoh8PLAlyAQCxcPsZoXAdN3RGDl1V+IsfjHMQrW3Umz11SZQFMovINap424jzwS
jaPlrGbHG9ePWmXMZAnMTMdeCh6ngc4nvBCSdSDDVbACrkQo+8jBipBxbEQlk3+7ZFgpngyMHhuw
mV93mH3jgGGRCWH5Ppb3W2nf6AFun2ie9u5WBCKaHpxIAWhrerv66x5dvUtXDGN/nhV3ld4AjvvS
nQJ4OxvT910k//1Ly8udl3PBy1WSPI4OZtlQRNbinhafMd9MPYHSGt/T8Zj7ZRicpdFY5DDDwPqk
VREZJPaaTW0PqayjK8LLaYrcP3LCrRbHrKJh+LISkbvX5ObCCPOuDdn/pjM6HdI0Pl84aynjrY0K
PsvXK8NFeUoTYaDICm6bnx4GRcDy40t9F0DE408FDvPV/PGlrRxMuhlMiraBWWt5/Zvn9M2B2GtN
rt03Q1vSGW11fFufRQ7C9+kHEwvKkm+eub+23Clr2xSgkQ1+o3lJFL7J+0wxoeVPSzsn5ARFsIWZ
eA5iTEpXw5gfX5HlYgje9yf6184My1NtQ/kOX1BuF94HUVzW5fwvEMWuMtsdFN9QZSU8iE6uqApg
ylaNROFwQb9fCjowlonB+zqSBH7JHbnhhS1LaoSXt71KxT/bOATZNLa7KzgUEt8SF7qk1KYz9fBC
SotWvjM6EcOCWu+nOcGk+bEduMG+aKCtL1agnLf9eWaMGdkxam6wba5QNn7PRXtakKW8CZzX1AzA
R9JGfz6Ym6B1xMJxraOjHi61llsQoTnHwZ0g8YtfNB7knzxVBDaWDEcvcLuxE/JQUJ9v1f/TNb4X
7IfSn9W4QJzZ5aeyyksk/re8fxPKFI9ZNSdFHOe1cqrXa2v9jzUfcxc0OTlP1MUQgB86rdyOAq54
G3i/pzsNomYlZ8sLX/eQF5uNjFJp9SSOl25NX20oagA7CjKCR13lDsCdf3DyQGHwlkbLaZ5TgSYN
9/rq3CjayZzYjEG0IjIAev+lXQhwqrvWnnbLKbNCRgkoXRs5Pru9aQMuQKlS+o7Cx/GlPCCIfPwj
HvnNPtll2ko+nK89IonrJ2POh9M2/7zj3DoYZNO/IBF4GBfy/xqLo4WHN1EyHF783ZCaGJkZDAVT
y1c2S4A43pnrSXmOkdBFa3UCzlFYqKbegoZ0aXWrSWy0YCoVGGx7EGubdO8+ya2FLC2KkWrb6rdF
SeW4Qsws3FHjQiJBVes2l68Y7xZgQgavpmcuFMOWGh56w0D9fuDAYBfwGOpch8jgTb/osXfOtGxV
GBwVuxLMtM7tLhGNTPqYLYBqkk1aVTgScqB5HFcT9ZkUWKjHWN1lDmAmAvlT+PE4j3E8iMiIW3+K
XkJcYNrg9Z1hcVd487qYdC4jiAeGMe5FMrdNnsooepQKnxyCUaq9pzX8ljkTRnJNsXSUKfgASp4/
edTi4vwmMnFvSbS7x6wkrdBKb6ulJinmg6J/XnlWuX/sxx4z8FWoTrmrlSIKn9ca1YOG6eXXqExa
4LyEwqc276Hiql9EkpGUpISM7iKmMycBXUDD2uJyenP+i4hJdI7KPCxTXQm20VMmg/dxNH9UBDjV
Nu19CVWxeOk9pqNLT4vZ68ghUL3OCSDzRkVtLHZZbWd12rPwPXfHANk68ZvowoO5nCxOyJ0N+5pF
uCT7GeIIRuTHbL8O178JvdLzBuWs+Z8O5xZZnM4X0gzsT1DoRW4xa1sXadOJGEHHNFWMUalzsuXY
fjlTr7ln4t6vL8zZEk6RvhT6kyd7ht56SQXP2R0uaLCvsu7RlkfzNhrW+gWbLqdBA/8Arsgvjk1g
b0YDR1JkNkLLLdwxhyv2CJPjUioxu7ujr24LVFJarQyEmCbJD2m2mNPtgk4jJpBpi6LpQpRTXZ4T
SEvvWhPGYsU6I3kKeih04YxqSHzQZVjVsuTvQYFfrhG49xFi/hHtpPJABA6mkK+Q7oLyE/3UbgZf
qGRFXCoLXkzsVFbBqikXSnJP9ENSpYFKaSoZoFd4rZsOwe4BBVnObpNaAk+KGGN/pDxGg5ULAePM
AULSTK8tTpFJe6gDS90brPbkpmgB+R5CRRreItBl0JuFv0xY3e9ShV2mgJB1wnoAb91Vx5ovmgZi
t/9wA58dMzQs5FQxlEQpQf49tBmdSFG0JVRCVMhZfe+AZI3Nbl9SvdWSvjBfXh6zb4aJfkjzLt40
dFUm5rTo55zMhgBj+go7OuEGohAsJ50off7NkJGXzWYVfX+rypJxYHZzkugqTH6snVsiN/8OjSOc
VU2F/f2bGQySzd1QTywJGHFMr3J6KIFrYhxXNwDrvK7UOCwQmuKyxMP7nCNOI3UemgvEX8nKFYhU
8KDF+hbVNEmI9rwyCWptUjNovOrdIXV+6eGbDeW5XxyRLWtqnr9P02+Ycl6BcdjWzeM+uzSQ+wGR
ZM3ah7EREJfbPDGU2WcOcHD/Mfo2B3H2aN4R8beNY2orpmVRNLTdZMvcchSFKoSwz3VMCXFdIxKg
nyIxk57y55FgzHFfwbURJ/s7dOwvSele8lu0dAJKxdtLJgj6oYa+LseCmWvcXdvr1nlpi6BKQwto
9vJHd1MMnC8=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work : entity is "fifo_generator_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work is
  signal RD_RST : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_6 : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      Q(4 downto 0) => p_1_out(4 downto 0),
      \gc0.count_d1_reg[4]\(3) => p_20_out(4),
      \gc0.count_d1_reg[4]\(2 downto 0) => p_20_out(2 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_9_out(4 downto 0),
      \gic0.gc0.count_reg[4]\(3) => wr_pntr_plus2(4),
      \gic0.gc0.count_reg[4]\(2 downto 0) => wr_pntr_plus2(2 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => RD_RST,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => rstblk_n_6,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      ram_full_i_reg_0(4 downto 0) => p_0_out(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => p_20_out(4 downto 0),
      E(0) => p_15_out,
      Q(1) => rstblk_n_2,
      Q(0) => rd_rst_i(0),
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_pntr_bin_reg(2) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \wr_pntr_bin_reg[4]\(4 downto 0) => p_1_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => p_9_out(4 downto 0),
      E(0) => p_3_out,
      Q(3) => wr_pntr_plus2(4),
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      full => full,
      \gic0.gc0.count_reg\(0) => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \^rst\,
      \rd_pntr_bin_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work
     port map (
      E(0) => p_3_out,
      Q(0) => rd_rst_i(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_20_out(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_9_out(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => p_15_out,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work
     port map (
      Q(2) => rstblk_n_2,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      \gic0.gc0.count_reg[0]\(1) => \^rst\,
      \gic0.gc0.count_reg[0]\(0) => rstblk_n_6,
      rd_clk => rd_clk,
      rst => rst,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\ is
  signal RD_RST : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_6 : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      Q(4 downto 0) => p_1_out(4 downto 0),
      \gc0.count_d1_reg[4]\(3) => p_20_out(4),
      \gc0.count_d1_reg[4]\(2 downto 0) => p_20_out(2 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_9_out(4 downto 0),
      \gic0.gc0.count_reg[4]\(3) => wr_pntr_plus2(4),
      \gic0.gc0.count_reg[4]\(2 downto 0) => wr_pntr_plus2(2 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => RD_RST,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => rstblk_n_6,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      ram_full_i_reg_0(4 downto 0) => p_0_out(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => p_20_out(4 downto 0),
      E(0) => p_15_out,
      Q(1) => rstblk_n_2,
      Q(0) => rd_rst_i(0),
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_pntr_bin_reg(2) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \wr_pntr_bin_reg[4]\(4 downto 0) => p_1_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => p_9_out(4 downto 0),
      E(0) => p_3_out,
      Q(3) => wr_pntr_plus2(4),
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      full => full,
      \gic0.gc0.count_reg\(0) => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \^rst\,
      \rd_pntr_bin_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\
     port map (
      E(0) => p_3_out,
      Q(0) => rd_rst_i(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_20_out(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_9_out(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => p_15_out,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\
     port map (
      Q(2) => rstblk_n_2,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      \gic0.gc0.count_reg[0]\(1) => \^rst\,
      \gic0.gc0.count_reg[0]\(0) => rstblk_n_6,
      rd_clk => rd_clk,
      rst => rst,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_ramfifo is
  signal RD_RST : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_clk_x_pntrs
     port map (
      D(4) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      Q(3) => p_1_out(5),
      Q(2) => p_1_out(3),
      Q(1 downto 0) => p_1_out(1 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => p_20_out(5 downto 0),
      \gc0.count_reg[4]\(1) => rd_pntr_plus1(4),
      \gc0.count_reg[4]\(0) => rd_pntr_plus1(2),
      \gic0.gc0.count_d1_reg[5]\(5 downto 0) => p_8_out(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => p_9_out(5 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => RD_RST,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \^rst\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      ram_full_fb_i_reg_0(5 downto 0) => p_0_out(5 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_logic
     port map (
      D(4) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) => p_20_out(5 downto 0),
      E(0) => p_15_out,
      Q(1) => rstblk_n_2,
      Q(0) => rd_rst_i(0),
      empty => empty,
      \gc0.count_d1_reg[4]\(1) => rd_pntr_plus1(4),
      \gc0.count_d1_reg[4]\(0) => rd_pntr_plus1(2),
      \gc0.count_d1_reg[4]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_pntr_bin_reg(2) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \wr_pntr_bin_reg[5]\(3) => p_1_out(5),
      \wr_pntr_bin_reg[5]\(2) => p_1_out(3),
      \wr_pntr_bin_reg[5]\(1 downto 0) => p_1_out(1 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_logic
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) => p_9_out(5 downto 0),
      E(0) => p_3_out,
      Q(5 downto 0) => p_8_out(5 downto 0),
      full => full,
      \gic0.gc0.count_d1_reg\(4) => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => WR_RST,
      prog_full => prog_full,
      \rd_pntr_bin_reg[5]\(5 downto 0) => p_0_out(5 downto 0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_memory
     port map (
      E(0) => p_3_out,
      Q(0) => rd_rst_i(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => p_20_out(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => p_9_out(5 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_15_out,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_reset_blk_ramfifo
     port map (
      Q(2) => rstblk_n_2,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      \gic0.gc0.count_reg[0]\(1) => WR_RST,
      \gic0.gc0.count_reg[0]\(0) => \^rst\,
      rd_clk => rd_clk,
      rst => rst,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6032)
`protect data_block
77/1ihevXc1qsZgnWpMt58u+VATvWrBnSo3s4UW8Fa3A15p9ubLN9KolEQHsoXIPlhTv3lykyLPm
+AfZWgB7x0+Pc/FPQ1wKG8QsVRpxJBPzAfwFpGjewLbNiy9H/a1XrU9XPYh3IzSnfZe2AAd2J3it
4zhw48pbCSW1pIDFAXoIiinTAdaxSKc1a3+GEYACJ9EmQyhCYw88l32kmsklkX3MISxP3oSoFZlL
58Bob2rUD88pcV6qT481lzR2dmtqa8rfHNKg0Y9+S11g41xcNvAgGeuHewUmcMiWQb8Ieqh3vibz
xT0FHgdvc0nuS09IHOQWtJw29jGiwF06YMRmrLLynsnYzB9ECUVdnZGIN6RG7r/gejZsU173SDlN
O5hen6xMKHnNsI5g4wp2HzLT0e/Zsg6izUDpjDycEdawabKqqik3pnZO2vqUmL6lddjOtsJ8Gc7I
x65Lbp7m0bmq5ftR/cfL8mVxS0ctv4ft/i/xmP1TmRZTVGfGYS9jMHksyUhHLH4lp8opRq7UzkmL
K2y7pRxtV6UfZPP1moSflCuLgs4GiESkQdk8U1WKA98CMRVftRZySkOI3MuE4LYjjNcpOuotFTXS
8sQGztvkCNUcELjBCZEQYxqhVdbQANZF3WeS8SQyC0iUD404nZWKUjzQekMZ7qvmvcvnn9vaELxg
1gzO9kURWmRoX96UyDZGY8r7s0SMLEMd7mtMtGLBvqXfPyBTp6qsVLdiMCppMQN6htmGgIRZ3Fek
oA+L20YhcubZD8wKoeGmK8Kbr4YkDsTENgIahleV0S9Txs9wJ/D5w+YEBhxCGdbUlO4CWDoiSczv
4SN/niUGYwjllPXN5jLFtRKd53R0G+eYxbPjcvbjMNu+m4OYi9mmZbV8ZtCu5PHPxvxpa89KIhbn
BxncE90RrLFQZekm3X1DgbdBCovEkIO2oiFoAlwrMc8xKNQhwtyh+Ut3LNc4aga3nB0r/JAEIAdY
JC7FMP7vWAtdocB9cS/oNp1dq1hJTGBQg876XDAml84u6VHmAwlNuuT8yx9XMhy1AhczbkeTyNlC
DFMh/IAOB0BR8FMHFNNILlhijhWzhAVpU1boXAIwoEricFouwakylGJJACW/VVMdWW5CLhvg2XhU
SSinPLG9hlzNbL965G/SNcydFa7l2J1OuBf9bV1bf/YMRu6WF8zelU5NUSd3mG2sQXitCEmTvPIe
0qIpOovnQ+cnwjGK0GT8hzMw/ZviJripXoaxxXiJ85rInmOC7wwQ6a709ggwHql4sST4E6KVG8V1
5WgUhYF+Ti9XWO1VHSHZF+VdoNCSDVUejmiRf7XrThB6oGr3zT5EO5R1oYT25oKADRk16m+iIQmr
/NevtZ+6YVRgW97b5Jz1fhfnmQyepO/YATqmxq2o8jyJV9L3/4P53KGyZb3o4uB95jQv8XH02zKW
Uuly5SSEOaYWc9axgpy3Sg+lNUZ4IhFch5PeishkQ6vvUgnNcabSM0GR1OKUlDVyEvlnsa6rP7EQ
ZtpPaOtU1sHUo2AdYibC40srnrCchdoVL4Dnp623btyOn5ye78rMVPo+3Leb0V5kmKL+9tyj3omi
6KrEGD7O9UYmYw4crexpoSNi8gk7vlYKmzKkNs8g5CqUUvoHW0GpyVKp3wTpI771OLvfb+DwgfTg
ELxP94OsUPaTSZLqt2uaanlGc24zV2wZZwAJvjEEGPE8Pv+T9WJRCMdjLt8v3dIzuyZAjrJP8P1x
EJp12gtaTAA2dNIVQearHTEwXjiEQU7zgoTKtth2KMtJcQffdFnKG0ZEVck+VWg9fcyY7FpsBThv
4yvCjsEeMa3wZ273RR4a8Sg6VXT3TIApARITIT3uKWENu6Hvq/DCWsTrGtOrDU3t8so6i58BEwYq
GnpLJkEzPjwkogUIVeUekr3TsTYhUb0BDMbUY4BYpNXebH+OK0QdRPpJLx25Ez7w80xPa7Yktouf
zwDjDG1xLYDNdbY/D8kAcD7XbJUIY014CnzRrx/NpIIaOkxU/MwaNDTzTJfnRf38SuIcxGujcpvy
2f0SsAsCZCSP/8wCH0/aIRMnUQUZmVxOjy66EZBQMqHVkcTRxmjF9yRvBy/RLwvujq7NqHNlUFt7
JW2Cul8RDcuLLaZ+d3fnBUAlhX4BFmGEhNhwyqZYFoFC5cAiMzkxfKEin52C4kevt5wUReizhOoN
75zFaE3I7fwafqoWmejinJ+Kd4iwPbVvEIK7nmle0cCoeOK+AbnIe/a/6uutzqBL9qMuHSJ+QtSF
bArhGnDbax/JT5ZucKZ/uoKbsC2AAm8DR7hKJMMKfXPnnpdu2nBjsXZ3FilAajwVMOzkQxdyE5lN
/LzaMVJU8z5F1yhIj+AQgpGDJSHG70+jC5sIGGY6YNlIRO7yxybaExza4LxwgqwVv3Ysqbenob5p
RZZMIz1QgUGuIV9TgPZ3VtLqpiu9roQgt78jScyWAwy7vOv5j1uSNg/24RpzEmpfKYsSvriwIMfM
uXFTrSYrGxXu+6RcT8ZQ7myjAOwF5NvG7NhhrwvgU9HAWBMcxLKuKu0s0cJsEVVJj8QuUKQxZjxI
JqaRzzjqpIvnRswyiSWtmBB6oEzxJSQK31sI95bVjJXY1K5VAFnUuirKppoTb8uAQhT2oMHc2h4X
r0gGZVF+n/KbH0yGcPG2klRX/x9B9YSKL1OW+qAaMv43FVGEjD/fpLasRxPciPRrE2cM6e51Caeh
O4RsSpE6Op0RwGk7Q7TebgGvDqxv6tVDzMBImOrq3jHhN1Y8c2Xz5eMAt4WFov6oPn6p90YX39gq
1XLRhA+nJUzYg7ptwMyQv7/T5YFIP/Ysf/cr77BEb4SAgITpyMvDC+q6oWi/yok3D+KqDF1s9h+D
zklAU0+Xyi00Dx05axMYKjn/wJmntT97RRz0laCHTezLtKc2NuG5f3FE2QqOH+vuCRB+jnLtp00W
z7LFripHnB6N5LXjVEVoM1aYiE8w1bngGv33Mg/8RjFZG386Fi0uSEGl++NPKiTWv6APOJdqoM9E
KNRDUtiQp9Bo40619BB8F1h33KvVygUALgnGzGSIYZaGK6ICmnmFgQqFc2AyVQ8TVYsa/oFRgf0+
LBPPZ5Cm96Ui58Wc3+19l21VgHuq9whQ4fYU7KZWUEyBSPUgM9qODj/aFyG3fL6wGK+pVPb+Zohv
JJY6biVD+oK/6WK61A4HW2/+JXiPsutdK5niKnr74TUulzhSsOJxCRAcSqo3URmnkjRDlOVTdT0f
TtGNpOpoSjyy/BIVuZ46WuQpOyEHN9OqKpjaeJLPVBjsjBS82J2SeNuudgItM6eGhSowkBAbIroP
Vi75fWVAG+oXU4GDXPQ7L5S77zkU4e4sOktiRE0nTvwBhGPXUUp5QEm8grCgnlZkEyYoqSLKKh9q
zn8KGtwsex4oRJ62dB9TvXxvyb+ymg1rAJTYpx1+sihlGOVUlI+b4+ryhWmwIQ/IcDMCCuttJc5o
TVNNByk0yt0kER0S8hsjHWmJ4kdf8zcPF45QvjSBgFFZeD+P0HZbbMD1LBNBZaRbKIWUAJuyM6WH
QgJ0CZA8UqULv8dCKXDXosx5cwmUrT+aLzjNZbX/EzNoDtuF0RVSCY4x4kitRo0B6sDw/5qS8CEE
SeX5rfZ1UB8DlmyTLIUa80i6j+55DwAy4u1t408sXuh+h7KbW9sBw+mUmk2JXEJbdoWdk6GHmz2s
3VQnyhCdsyhztXBozGS9Kz64cqVBVRloI2/sP9VzH+Zpm4/TMcmSQU8w5D2s2rzXplKvjOWuVrEf
1mpw/kS/MB9Pksw5XElL85hN6e1FoPz16/OBdecc+q+ZP4gUi6slhAWdG8slddm66TJX/QQzqp6D
TFJuYMA0LycokYU6ulwzz+3WlSDgJd5N4wm8QYXRSDN8Dagy3OsWUg7kCyBo/3nG8jddPyToGPjP
ZWpvwaw+fRtf1nc8IvkzlLPuA5YBdCikM/OOihB/nnIrUbzQxcvyVbdggIwuSCaJKAkIfuv3LlAT
G0BtOfBcn2uPcGfhxhZyTeTgP/1XA53KNKrcjP3JvUaYGRTfIJwwlkeHn+GAOh/1vEfWyyRSM1Hk
XJ4itx/Ae8lFzbIFsBMBvlo6IqzHo2AUkEv+M6vjLMmhsa/1oazx4IRhzN0Djm6oGbZwNDPp6JEu
eThMXumZGnWFNg765fSqGqW08w/dIiviEAZYoPwNt/emaiNrMlvBywQJz6sAzz9iCXSyhODAS9ze
f4p+XSo+C1HCcSN845qSFLwRRyCJiot8lfoD22qwlUlt4iqCpZRgc8bUhOMoX8B1xC7SW97sOaSZ
KhU2fFYf9E0UHwZKiJ/dSeA/L+eRyx1wouv3cFaSbmPMHK5xVN0UWpy5Lx1pvv5v17ndnsa2uT4m
/fVj+RE0dhVBfxrq2v5Wpi/hvTYpiAsM+sq9NpZG3qzNQl+uFrqjVCa0NNOOmxgNisLY3RXmR27F
uXqR/KgBFXFiyyBulPx+9Bxi4RTsf9x6+7cJjdOE7PKDdF1XBMyBpLe9Lfj0HBhrUrsQHHj5ZzFd
ENyoyNZoiX8Rx9l8qIjVUGfeS57dpPnjmwCIS7ALsBpRyTbf/02MM8xQi4vr6uZ1njY/+TeyOsAl
VxfHtPzEnT85QibDM/UNchAP+dKpLlc47HPiUPaKql3l5vID+t32vB+YGrCBR/tY7jG71SFTWpaZ
lSXXFLoByGScoUFheeQXnwrd3Lewh9iRqa3ulX86wgD227zELP/ZwJ4/14DL8XsuRVo5drsjCH3I
7KF2YiFxCrEUBV+KInClBg/F9KFUWIepeKKIDB4dgOB/YHJEzHZ3C/9hccMC9P0ydse/+C3OVxXB
fjqH2d8yQDKFQ2WWn3b9VCdl2vGP4ng04z6Cq9rlw+TyW3pTgobXgBOyt8OfFHPxuHxvECoU552W
/06Tpt/BTdVYNuccciS4qS02uxG2SX8FzYQXqHX5ZZK+GSwNf6xqpGqCkeqVJZl4POHaSGIYrAV5
/ISkXJ/ctxUvnFkLRwz0ScejDefgyB8sX6l+P3msxtEkQlWuK04vDCshGCJr1Vg+l6v0b8ejke5J
ZG/LDFOARIipHSseYHNQStBgIOB94sdyLx83vye1zx4wO28dKkv93cJCjKZrHSudgpjOCfeTtz4Y
pPFSIL6mSF7K/cgLd/XVm4nPFBshHMSeqgj+lqivoSRv6lyRdtbup/GNJHE44o5K6a6WBOcSheg2
srEIG5Xcm4cUSKJNyr+9135kTT1EZ20LkpqUNC5caG2YPXZ3DuZ4yE+pYxG/kk+SORzJwrXhbAEv
sX5Cv8vGa+aa7kaQ/xV17pZyjZdLkJ6mE4BHHYRT+0EuTtYZ054FtxDOrYmiZ3nAYZ3yndBZBzQL
k4QHNs8xTOUObkYoFUZW7c7fc3mghujAd9zN3wZpf423ZZyEdWj0+X+L/Z83RvLmCiBOm9Hz0FWt
ZKQN7dyhG7m41cXEIcYPjv1BdJZV4ql6B9nFDz5gQ6D+erAehLMDtJbCRGrr4SiEByNnoWe+04oa
9XktWmTIk4wncJDIBGjnxDH2YMhYozu9w32s/ewkduJxz15vEB6+UEc0KmW9TF6kE2NmUQfQ9hrT
dd0SHFQMHUgLSBRrAv5CKERyY+U3aMrTj/tjcUp0bnlPf9rKbi6O/5SufHnJgSr3iVdsdXi2sF3L
lIL2L2Ily7lmJPQDlfsj2boi36/T2X3bq4mf/AnW/PgUyOk0kBSmuDTcDbhcUGZ0jMkLoiA+fHW8
W5suvnYZt5h/E4bf78C0fkQ9/y3pU6/jxrifBYet9ONgGSxjtQaHSJgk2LrBmckCPoBNrEUKlShm
hZkmae6KGhLe6uPaL2G5qXOl26V3F9pYqMwC2HbabHdXRvbVi8mbm+cJqSrAVa424B0e4qk/4tit
W/IVy8lGLSXEL+bTT/gDB5pLhVNZ4EKfp7Mh8hheUArKLgMRBjaMPUn0UshsdveVJX2IqYIF4QAA
rkwWmutCTYuvQaWrD9op9vuqFIE7QvpuJz+egU46KdfpxPsTchTFHyt2aZAsThqCOOEIdzrmzcqW
BJu0hULaHqTumrOUWS3qqPVfePRjgi75Z7I/hyB+IqD5K6UxcR4pTTZHH+hh3GKlYjXvUtObP8j/
ivGXsxE1q4tXx47iVKDHqGFkg3XgQLY70Xsp6VG/VQfhTU+04FnNMit70qigjyES1Jatus7L5o5E
Aky4iEVqAOJXL+HlBRis/qV9fN+kQZLkk+94vLENrS2J2lgwuliOE0P5WnrYVFESgVkDoKZZoBES
nZOx/E7K01A0zJqy2lw3XoZZgdxHhNS2rIxTu+moyIaD8v43/25TtaY4ut3NWDpcYDCR7FpXLafh
TrsbZRMnPu00Dwauqc5I14N27xdrIzC5/lork4bThJ1IINqF5HsZWHY8ljABppuixCqePQGWR5Zw
wx2cpwozaFINJKsz6DJtTk8AoAWEAxSbK900Vjd2NSbyeS1ZUJLCbzDPz1eSDcm6GxAV1dxiYS4K
d+xkPVN7EhGzrK8bTT9XPA+ZzpdtSR5et6E8CYEQ3sLr/f9lxLojA/in2hC0c0drgIdG8pcvdb8W
zt+OvE2prG7DsZ3SUdlkIQWUnKM0RUtcu12Th0lsE2Vrk/yx2QVBEKmoTAgPW5DcRIN4zit/pF6V
zDDaJE5MYBmU9k7yzGUUAggb7UoXCg4wETagyZkj9fg2Qz//9cRa/Ut7TMYEyJ+jltpGV8jup+Ac
+CTqYSN3et9IOagQ58dlSH26eo69z62CxD0xVbrFrmVwOpA6QEiPbIgyKlWrugfkqyaXAt8LTkuQ
ox6e4EvBz88iOn5jCO9HjnK1cmZRVIoydjCnz9wM7Cp2F4L88LnUcOjg9QbVvLVwGsD4pRpDcCke
8p6t42dMI8A2PK76UgBZlHuCvUHoL3VXLqLvM25WWcCu4ymKu89nGXhE6r7jUMnyX+t/HP5vTSCL
E4u1WX5NnCGEzx/dfRxefOvJHqcIKRp2EmJ3r6sVQnrrcSfnLxWnnPJ0r6UFar5cHCtK/4tV77BF
/SfmU56l529X5+IFHm5QqP1rpBruP/HSMiBSUzuHotmQleuYRXxQshCV1LJ5NLeC7sSqwZaLBCa3
/coq2B8JtruPI7fYUUTVS+tgS9wXouRB3AlRY1gmq4KxYFrOqoyz4BQ3IvSs2bll7Kpnzm4prcfp
iNEX8ii4kpAMTKUnoiqg+tKEVJEXDvZa7WvFfCB9QiNc0IoAJbWxMuBbhTSrYiw+bLi4bsDsehZ6
rz+tTnflDEEL1QrMlpFfO/Hwi+UlwDZ+eBsDwXHXh/BsOKUA+CzUqvW/uc9cOt3RJ3c+2b3HtpN2
h1UEOJfJfhOJx+D7mDnYfvJW1DqKpMkWOZPd1OI4VIyBsgBpwx145Qpf9AfN+klz46GxDTIbVS2t
hKiOW1HiDOHieT7+0COzzs0xLPfd8+jk2a7ule3onpVMGymzHW1QqlnauEg17NQLYW+Vup+RLM6T
n35gf87TcIi5zKW/8L2SmgpBKL9M1v2gmHpRg2KcNrCNCbQzUxT8mXabI904pkbERg5yE0UVULKd
KUYoWYp4TBUIcCHr/Tw1crzmiSNjHG19wfxAsk5X5/+sa5UbuKtWyKabbMf5V8kQYncqhKt8nDVA
4eMjyq/bN3CxwSDRmvuJ83JpaXNpcDHXNMfAOKjq0nzi4neX1CefgGRi1yeyzLY27ZBLSI70frDq
Mr1PsReNW6EfJwCgJ3yLDY6pI1cTEuqRW1sXXHvIT4hwYtCZeoWRsfTY9r6e44pf0TERYl2XQND8
HcoGC+d2ig4wDjKh1RiAVODSlkKschK7SXa9vXvm1kC9FiCAR7Q9iFs4s0EJroE9NM0LKOG6kfNl
Vw1BliR6ujCuC068yljXS7oFhMvVcFCIm3B8dGWHR3u4HU5cyWFK6iiXV8VnsduW2dzq6+cNSID8
2b2XSe9gB+sBKr/q41PU5TjQeUa1aWGWFLF+6kgQRzDQ7IS4yoA5cKjmL7uVgpc=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work : entity is "fifo_generator_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\ is
begin
\grf.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_top : entity is "fifo_generator_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_top is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_ramfifo
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1072)
`protect data_block
77/1ihevXc1qsZgnWpMt58u+VATvWrBnSo3s4UW8Fa3A15p9ubLN9KolEQHsoXIPlhTv3lykyLPm
+AfZWgB7x0+Pc/FPQ1wKG8QsVRpxJBPzAfwFpGjewLbNiy9H/a1XrU9XPYh3IzSnfZe2AAd2J3it
4zhw48pbCSW1pIDFAXoIiinTAdaxSKc1a3+GEYACJ9EmQyhCYw88l32kmsklkWceCPieIIEJsSPw
CkvOZgbSqkDUhTThr2lZizbzltTxRqNDYdhB0m0oGArOVclisdqptj/DPnY1gUHThiMLqEVxcL6v
+hGdy0LrIvat6kIEO+SoIX/Lr92tqg8OztuNkNW/phySW/PT7iwXHU8ovRTLOMqd37R1s6ZpQcuk
czjSp4Nvmj99tfAoWBe4qDY0ej4B3ACHob44u8FMU51xgUSLh1p3BOdtWYBbqhncuVW3EuRaHPz2
+1HUGmFklmcjAQrI5yJE3tX8zeOeuYDBn3kTzTkf7XMf2FVgHrVm7NP7iTFDa0XOAj11c3X4vNSc
03iBHmhYQFzyJKPoYRXT4akUluz75DYbvCODiECHnkrvgoNrkXIetLA4vnMp2Bm9htPJAq+hw4J1
2FDGZC3uN+a1GQx6UqfoclKv1S3yXtiJ/Cc6Lq8s76JkTPPuEg2CjjiuzDjJrKjbwOuAy2GdqlIH
QGXB/Bh5VUnldKzsxWi+OaLTEtPRT8uwW5jDXBy0zJa0evvkrlB9mYdD1ig2wF4JwGL7V5uQdf+k
TZDoBAhVouDc6L/4cHSCUF6jIkNY7fwfWOP44zVWolr3hWUN24as9ZzRZ0BgPtJPUtcLEsbSfLHv
u+BtCZwPwkxkNgfAEgS8Klmk2E/d5wv5dwbGWNveY3pw73hOQPMjRdOrvICTpP6Y+bpLL2FTs+kv
W4t1uSKHrSBnJ36capI5MjwSv4s8vh/AxqEinLKdaH850aFYo++sB+PycEN1P9fLvdHEssFFqPbA
uAzgmp3aQ1K3WPk3ecZQt51oeFgxuE6rRFG/5hmw6jf2dTSERb6arAv3q6PkqjY8j9b5iJ6xy1w/
gHDKrl3SfH9WDJLqg9PZEHy1l5DyuXtouMVjvLYL/7vOCIfFFOjZmY6kNy637+ar8YSiRAKhieBE
UCs0X5Dp0bPHtkYJfo22eaV5D5Q29Jfdb3LV55wErE2Y3wlJV8gmjHRNVomycFmzSpqjUMRCO/uM
WomIqwAeQzyUfOxDPEz7ixLwOWbD2ilJpNyugvj0U5tCmvZvaR5gOZu2YebLN+CgOM2KRFFqOjHj
k/kaSqtCmiYaw8K/sA5BbW38nnOTQjteThAqod1yulqO7ZsQu6L/s/uK4JDqSe0qgwUeQohnpZh6
GNvwA2hd+2iyscobA+PKx8piqI2CshqZOlXk7WPHUVcOJIiPre4PmNMgvtpDJg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work : entity is "fifo_generator_v12_0_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_v12_0_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\ is
begin
\gconvfifo.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0_synth : entity is "fifo_generator_v12_0_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_top
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1104)
`protect data_block
77/1ihevXc1qsZgnWpMt58u+VATvWrBnSo3s4UW8Fa3A15p9ubLN9KolEQHsoXIPlhTv3lykyLPm
+AfZWgB7x0+Pc/FPQ1wKG8QsVRpxJBPzAfwFpGjewLbNiy9H/a1XrU9XPYh3IzSnfZe2AAd2J3it
4zhw48pbCSW1pIDFAXoIiinTAdaxSKc1a3+GEYACJ9EmQyhCYw88l32kmsklkRrGrzQjo5YSdlDD
OPrFtHdvf14mHrVkZijU/ZAPgg79oO/lhRR15NzxL0bozYfNzSZ1mIKcPlmtgTNbSTkVo4EBFP8q
rJ8fgK4qd6v6hIWvzxt+BB8EKC5XZiEkVxEwRUEPrvwafNjO1BFyWwI/vrLVIKUA4Ljd7ww/fkV4
AmYOXx2CzL6sijuZXnn4k/NFBuvNBzX4q6b6VckHzBNAm3Zh/maO6qmxfgNaPx4O0LH/o2qCmonD
nhvEySqHInIXX1zcHqtUp/3peVhkAW+gw6T89pCWghfDZDmDCpvmQJMWTo4rKQsZUh2Pn9zJJ4X8
h00tCYsx4i/2t+rs6Jf2EVJcGZ1yHmRSH1Ww2trD+xUlVLNDsOHnBkMtljs2Qu2bI5ALNsQIO1uD
EoM+woDI+6JPCMhajmjMzlEoxZji3Byf6CP9VgNeW827Wtlzn0mkhxm0F736rjvrECUiNG4DmsRX
Ttl3oy1W8vLWHdij05UxoptfCGcX3wXLAtJ6qbxXtULzemZ5c5R6r0uZExwwqbXIsQL2TSb64cLF
ebdQt4hctRufvWrWAcIdrSEVh+viMNkq7/7vF/cBsZoHjgqq+sPEgbz6h9VlA/RgUwmr4ISZLu6Q
QIp+zKKujxRJ58wezMWvG6zwOWb+1VjCUvWpL/kDDxBFF3GfZEItGytxBLlmUKT8kpn4VoINwD4z
M3+Z5t2HK0XlCw6SQ5nJQjboa1axch4fyBECh21w+6SwdRqZQCv9kb8ib4KX0LujqxF1/YAaBuh7
Qfe4N20XG4+Wv9WpTT31XlMalBONKnRfm50gbSy8ocNiw39IJF3wg6wwTfq3RMavZxJjbBrlyNMm
MDY9NPWHcz0zgq9Bu2IAYdGTvMHYciedFvCr4GRMnosN2rZ30nBEnHNbyNgMuyx3M5Ga2GC2fdwY
GgNgGIrx3Xsk/Z4dPG5s5h7VMKpeEwxyQ/zQytzdcGuyec0WrjfY1eoq3+ss0UjTSA57wA3F7s38
xilSq7eJliZgAvb+oiBoneM39ewoW+/DuByruz3nvNA+pMr0siHeVZsE/bnzRA4BCMVT/ybwvZKc
OSkwYnwHJwoNCq6PwOS/T0U7L3olkoHZSxTEAuGDxyoZwZAU5clLhqDi+ynaZfRz9DkXGGzPyyee
4HhU5LvnZXM4GYJGhMtDMHF3adEGeIFSq4+vfxvtLlH43U0FHDqwr88M4p7UPRm+cWzg4fBrIU+F
1LxgJcMx2Tb9UsP5Mr2MaF+sYhKE
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "fifo_generator_v12_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_v12_0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 50;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 49;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "fifo_generator_v12_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0_synth
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 61376)
`protect data_block
77/1ihevXc1qsZgnWpMt58u+VATvWrBnSo3s4UW8Fa3A15p9ubLN9KolEQHsoXIPlhTv3lykyLPm
+AfZWgB7x0+Pc/FPQ1wKG8QsVRpxJBPzAfwFpGjewLbNiy9H/a1XrU9XPYh3IzSnfZe2AAd2J3it
4zhw48pbCSW1pIDFAXoIiinTAdaxSKc1a3+GEYACJ9EmQyhCYw88l32kmsklkSmRkly2qiw+RCXc
K23Gcr2nDRoHp0YoEo7uBoGHWCtmzjzVRhzCHAnYUL+uy292uVucvmRvcueNXdjVj+dfZ+5Ft3NY
U6lUAleohu2Dhz1a7J9jRjRPadre8UaLHVBHBNQYJCoGF1vKkkOavBOJlT4urOf689sySw7GFkWG
HCI/RCQca/PH663TL4gHdjAS983n0mpEWZlQD/3JA9N73/Maztxo9HjDr2QKFuJIi2c9aYrTWJdi
JDrQcofR9r4jXGex3Tkm6rorqY+eMdpE0CLXsHlUz5vt05GWUNLjuYF1bfrJwUXFn5gkJmOUVAIi
5vtvDQDEAODB3NjKU8cRbc4VrA33kDN1G6wLRWQpV2q2WcrL7RKRXYSLrmlO9eBMkhR/ThSh79Aa
dPwZquhGEvK/2jZ5p36gTDxEiaWWlbECz+Cz56/ime2JNeGPZrchVD43Cg+0w+K1SDcwoKnRLpiS
glYvtCvbaxTwZiW5xwkGItKp2oRq+f9GNxWO0iLlvchtygdHb6FGGful8WEEAskkRtSgs1bOyp92
I3qorRgKRvP2D8WF9JnN+r4pCcFcArhGt4MfbBsCs30Xh7pLjGLT6c2g2tZMDi0D5RMgyiHsG2vb
5GcUDB9PCU3kQoK9AN1TTQzXmwMkojhy39S7pDpATCs8MhUYZwqmow+7b03AweaK2qCjeqyvtJzj
VdGB3vZIckjBMD+gxZmckjD8iWgIHL4rtTbaPktaDoQYP7ew3DDtbw6w60SzD/DSrc7iN/ZnvPsn
4hgC2h3DZzG6Kz+cdf4hR5j8U4D2sOXoXT69c6TGkkDaL7anr78FDdhjVD52MD+gI0jEJOTbMr19
u0VOpJvcFt+vdWFYGgAp8qy6UKyP9WE6aP9oLOvq77iN4zH4v8nQEnFW5IxAz6LwHz1AanMHTQxn
7iN2usBsFqLNOLLiZTAgdcx2LiQb05dclwpx57U9YPrsBzR9yBK5GJMZVciLZK2gU3sgoMHjyiTy
VIXu7ElelBBnGA1zui76JFRVKP6tvUagcFs/zrCg9KD2l/3o5PszW+U2hkapllraGaQQy57hx3LR
0F+eA/soQieYQuDBe4Ou+PXK7+P2wDQWEwC708FkfYWh/ivqiNiAjbZ/TZGSqgGWqijfvYzeLzox
0DN3T/exfagQ4JwAzlWUrhOgyyr2MGvjdhsN+BVjTqaaZUCCm7KpCpDygvyE48b/XoKVhZfCmg2/
73foO/woROEscYGzOfgn6sC4x5vWVYHaztOOGc2+Rb9ymiACnYUCuE3CxRlSj0qmXg07VGnrTodj
krWC2CjL8JOKJPQK7k4V2hKZWJE3dFRyUKwjnBF7rITlKMQLu9n2bLYdsP2KgMN4Od+5JG49qrpA
N/HzTEB7Zhgo+J/CzKNeVqcfX5B2I5BXTIjkw/vwEIa/rLmzjjE547yu5A/z5CZ+zI0dlx3KApgW
/O5Xues540hpDY4DUFCXea+jLO8A9ONy5wMkgPhx90YkBCFcyChOeawcTm9eBAHfA4pDvx+4Enm5
PcKM4uXbClNyvHGLg38a9THqVUWz4CprzQU47htTeks9tWuNUtew2SG4wJkVQp6ypEclHJWfzW4K
bkl371EBgr+rYEpkdqQkt6Xoe1K8GBuGD0XnNeajvM21b+86zgoGKTzwRfQ4dc5pEOEDNXhmXTUH
wF+8lWLVWOWgKyVFzf+RuYmciwg4ghhWTXcNQL76DHKV5bOFr8MTinOl4g4Z5yT6lo66dBnZGfR/
uGG2esol/sfvbixAHguuXBk15AtslE0LgvtE7wEYQR8E7uVhnqcg0MDXzm+R6iyqCtK7nrlxs9XO
AmRYLORWRXUjtUIOAAHk7sSvOaFrT4/NDLGRPyDGvmRid4jj+ePbyPQ5qX6qY3txRgcoMlHaVVyD
A/IiR0SRPMnBV1kX9tX7F7O+dpUQ2iDSUu5JZ4GRYaUR+KfRgcYqzWHWD5PNR98mVwdnDNDrSQkn
PCqgFa1zvEm6x7ztGQGWtgMecIZKsha6/Xu4bc985QnIAdtuQ8oNgaUOYOJz1GuCC4zByrU9w22I
L65eDNRQXYdcj1+eerNDK85STl76pXIhEBj03kEqKPc5ZwtaH2HhR7yChdY8OtqKxUS5RUw1UU5v
DNeXm+LbRD99lBSdexS71/qQUcsWnIiu1XCM1ZimzY2pCfqDwZ7rVgyBGXAqwbyL3x5cL+ixzj/q
gkDNkci+adnh5BVa6AuvWJKU/+0VJFtl2hGHZyDWQNpiiCAja/A2Z6f08rCUPogFPSlZ8ccfbH3M
i1bUL+PoePLZg9JPUjQ5LbyARtiBqu2IkWhUWesc6XiV2Ugsn3eGg7zNCfda9c7VkND4IN1KwdUU
RTEYEhgrFPTTMjk0T0OjeW5/giHx4MkqHlA6+gZ83sWTn1ZKJ7BfJL5Z3bRU0hWhI9OyEcF1HOEC
3AuYlumsMF5k5bGXLRabzKSBUm1qfhGfFRNZDqTcaLyrXXgJ4dMNHeBpBQtZfI01iwsg3FMBb5Kc
a09ytvl4jZejBLfe0ZztjjnOuYFCTh+0KLm6ocqiN632bWge9UB46/l2FtSxbwebNS4UvbNkye3o
pKmXDLD7CeJqktxL2/hCc5EZNqGX9vwrVY9dH+eBUYz9GxZ4Y7hMJXqCuW5Skrcv91c1vGyVnG0c
plwqWsORxi9PCVZkAYyJBOCngp4kon2G7d5A9iD9BnDbmxNwt9AtIFqIKC18JtuTT5joh/uTkD4s
m4BpuOnwlOYTmDRwOmKyL2hoBAWM+gAB4vOZnM+jv6br7+05gq97pH0AiNFFcb3enYmnXvwW4GDw
8efSU5ut1ZCPDXs2J2fJpC2O5tJUz9aG/7HegvnBlN9N6AheMi23dIfAKIFGGtNBGBFGVKZJvEa4
d82mCYLLR6O1CKLGRQIOeO8E3WR0TCZVbfXZoj7LK2jBGIt6u70+PuA+LyjZGTeAK5N757MMig1X
z6w3MYiRzjt9FGInetTArBe3aEpYWDLG6AXdSz3omU8FZWSbLsOF07v3rajHd/hvw3tzrmxVJbpJ
0nD4NEwdlyXS6M5TBvnhQonuLLGEGSnAO3pQNluE9syLAr6N2aApxEnChY0+X0Q1/SCL+VN5UTaC
egQ9/uIsbE1Ql1qNnl5wdjvW7uZyj/b28rnK31yBP0fZCT5FonOVQtLPIME/KzHmO1E4p+URgVG/
3UBBmJ7aHlNMujeNGzf2y64klZKEnadK7g5Y6fCx0xYGw3EPpkUCx/tjLo1U3z8c9oDvLRCvv03p
UynKWuzE57y2HaemmOLgtjZ6qwsdfUpDWSgQCYMR25j4ZQ/WDxSIRDFDxqflUmFLBGdSxJHczx7y
dvK1uKwQLVW0Ae9BlvrjKXqjtJEJ8O5RHPIvaW25sQ35n6/hdDBwWBl0jJUeZR/d1O2MTBv6T3qm
VF6VXlzWBsSrm5fWylMryDb70SOQYaGbgbi0li0vagO5iF4PRlwdq+sesg94EMyn8Cxm+DDtnrxv
2PjNrwrxc9Z2AXzYNzEnOiVgKmp1OyFBd9woYaVI5fqF+WmOMBl5OEeqjbDZwoDkN/VHFuBmZKDr
WPeCZ/0LnK3JiaJNSpugj2TKBBBnRwP7y7BxRfSC6ICppHDVgsQLi/PhMoM0EAheTdPvhQR8GkfL
BWTTBRIOVpiTrpsgIYBF4f/ruAOSMyvyFTOJi81Z8du42TlHW8vnh8Mj9I+J5JyZgXU2QX5PJvwt
/lrNuoS0or6i3rqwum/27LDWKI7FW0tNHXmTXbzhNFl/fNXTugDSzwhtJ6ZOqJJ8uunO93iWhQcg
PY+N374d0DsIPGopZukWAXhASwfyPKXd1Y3kdShGwMQLqLj9bUMi/vVwA21//w2R2EKgWzBNzAK+
DaljrpcC70wKBOYlKmONDSLeGC6N/F4Ia6WtM+fXEzLhpUZjIgPvi2m3UKbFA2BKkSAuirR1XfDD
umvxry1vLJODRxeXrPkVtkUjlK5KWKv4cSvi1H02c/3SLDhKxXDefGjZYjVTYcPik3VplPjqSVx9
K2Fs0HMVCuNT2pdbS3l33HBgUSLvnRfHce/WOLFVkUHcz80k8qrkwVeL9YwXpkLEJRUMctIcQT8e
I/zUFD6PDN2DQtPd4DBZIE3yEqqwUfc+LXSHmfxqQNfbX707SppR7rcLEOXr4MSlGlbUic+HvWuC
AC5G/JjRUfwJkIqY32rACe0Xqr5fyP7dPowONH776pN49h9tufVh/2i+1r/BtGVCLHD3E4LSd3jZ
Ot0Q7jT8NnudCQ1e+QJG3CrvIC4TKlnm/Qapy/iNROgeo4vlpw1uYJhaevin8JFe0Y1Td6cUKJka
yxPNqbfMtUjU/tnCBlFTLbVs1hGkRl4diztFTvbjl6NOXXc45M1PYg5aO3AcnFtCWKKuXA5Fi0/G
L8aqIq5f8wbZ4TqmBDkfjP6Zin2TpGDAKgQgj3+peP08aq/bnAeiQkK2GnFVwGxK/s9R7fjdlDS8
hNXdS3Cj2VTp6f1HEiqtvWKw4lRhjoechR4ZwhUUOFOYpCMzZwsrXr6bhLrOgZILjEhMlUW2WhCo
qkA2C/P6y52Lj5ItgHmJg3GTzHcJfZzI28vvjl3OVZo2q55osBgyODFZtTez4Q9sNxP6Nl0lKWDD
ZyhYZPAn5lkaWu3F4AeKhgrMs+/+ZRw7/1Mtc3pKJf5jEp54vVEyQTvkR58NeUTFgRgdunEHaBiz
SZIEoUusKkl3iYeb5ybjzdir24qRhp/o+Z6xkHcHF5HG1X4ckeQVRJLuqD6aWzbc1Ce9f2vVwxik
Od5mIN58zv4yGD4PLclVOqWemKG+9shBFuhP8uxXtImCIxIlg1GDYy3z/Zfyo/x1uSW61rQgcV7t
fQycafG0QswfvceHTzU7XC1rckMKqH+iSr3Tb8Ps3MKk9BDIX6EMC+DixzQCetOoVu6piM3o29r4
bDVY8OmTkSoNe9SxDkvCDPf5UytJGO5wcXTOWJz/u/sqKrVN8GwMwGG6ESw8WRTgg/z22DH58zSB
Gap3LviZKlZoXWcEoUaVuwYK2xXdm8Z88lY9Hy3pogLzA8vuY3llKq+voIVu5Qb2C8ZwTlEa9ah2
O9WCWvEgKj9usFWwTM+MPdiHfSn43bsVaBUU+Sw5CJkhjNFwnlG7b1pJDKoz4FymVX+IAFi6Wtr+
0Hwaku2j5O6gxrQZocFMa8RIBmpeLNiuJqdgIAitd8aRKxLC7x7Jbq/ygY+/W7lSofFuWklr5X5d
j4BSl2iYpg4ERH/sBJQL5P49Jf1enCYLXBjlIlsXrEDoeTtTSL3CF1z6S5kvRHGFVamlrnfTRWgT
1GBlBbcmhtQnLbQ/Xe8NpZXh69KOCR2hHHWAwX07a+IFqW/FKVI/YYGdgYhvIU6pG1IY0a6PwBqv
RwyJw2JD5B0ScnN9plA0cdoO5ZSbYHOE+Fjm5G38Jq17YRCd4d+6MMd4X+aoW6fgzNZfgFGrFevM
ZT+0GZeDuIHrRrs03PilTuzXgAGXctCWD74cHaih5J1hodE91p6J4UvOn9VgoudUB4URGNi6DbUN
gMfooLHwb053g47wfcdVXiFiZisT+Sh4BJUpPRjdxjB0HE/Ct4A7n15+cLF9CamGIQ2ibUF1HUwG
1F2RNDzEELoRruXQRdxyjwHGXWDELhD2JZ6560he0WAa1KWcjoR4Jon68tdYhHUqXGeJuAY+KuAE
4LRRfj/UyGD+g16p4vyVgQC96IaZYNwXrxuc713e4sXtfQxPyHYYx1/ubUIHMqlMfUFpuIiImjHe
wK7es5shYfXoN1t0bCptZq5v0a2n+rnSoBM4PlZn39tsInDMKexQ4YESCXXENoPorZl0Ns2ZlSRM
d2vwN9Ex9ui+9Zz6a/RXTFvzrciLy3LkhHsDUQogD3wPABB7r/cRDUjDDSiLFaHu3VoRKpjJ/qHt
cEPRgQJkbzsUq18O/6ABj0edRnB03e2m1NUmjrRoMqkPszB0YqJPetWzuiY60m7M1IdtyyFHlV2c
/MEXN+eXONMS6H4zKe4F20ukMVgP++PqvtQYWoKyYlTVGgOLXYYaPE4/X9KXFJFLCHlZ+yClrDJ6
vMeSG2cJmdpMb6iY/BLfwe1htZ7NjwC4XRAs3jWhTdQz7oO38wPRMplQZBt8zxsA0380PaQN4a9O
DbZgTuKsOmEMlPBBmd2VldH7WYl3UAU1LpQRctM4KkWYm5g927MNotbXqUeX4wq5XvHqnrmCTCk2
wBMVFIcLhfvZ+x7TTRaXR3D953YEd8/+Pj5HowUXK+lg91SjpF7172ohyLa8GFVjf0TzWMp+IWXQ
cw5l+0XXsPIb0EHYTR06iODrsYy0BbEPm/WeCxJn1LEdzYP7tixd70lOc5lwvoI3T31pS9fy/XHU
Xs1IjgGWvpS7ZkbBBYA0Zlvb4UT/RFyMJqPC7vuhLwfQ3myQ2q0SAU0i4NRE5etCQ2iALjcxGjzF
u6ylJzTx3mVT/4o0PXx5HeM54vUO4nRWG9mWSSZxmrR95+xsZlt3YYtLArhdQI31hVjoegxlBrVP
EF7rP9nItxuu03VHazX2BHeHVRln/aCycTEcMK2c66BVY46SwNsAJPQQ9WCWnH8rM/OcGuZv/8sc
SF/8vwJknA6Dqdel2hMgxank9f5uhOmb+Ajd5oOnchAOYfItXpInklwDknLZenQp3cZOl73fljeA
GhnyULDhmJVe/HxI/9Nj/SNto5MsnDKdXIz8urpNN2pMkzBhTWe3zGVZvnSLH8dtT43AhtZrTxpH
cOWwQO94mG3VU7RyJR8qmY5I7G8Gl1XiOasrMJgraxLGT+GaelYhX0tFbK+T+pOz6pkCsfilT1Lo
dnrHjhhCHsNCzCXPxXovoCWFlJBSNd6dhMSCzCncQmVbiG0YucB4AQd9cV1M+igtaCAN+h1YIgC3
2ZHhfwY9eYAvPHaYyGShgLqhGXTLJC87rjTFS52ndlxFzP3TewFpai+W8Mrzn4ACJlawSK2VODuz
Vy6QZq+TKnk/HPCavxNdDDVDEYWtmnO29qb37vw1BxrCvlaOGv/7Xbv59dP47OL3JLn2eEAGtGE2
T0nBHwn13nqBXrAYw1mnG5tDjLDBdkmN2yI5bTCfbh6JNCtPTIKheou0lncyP8PwPHHVIA1K3qCF
HBfR7jJjZmAhHfE7Y0Wl/UBo0DvSfXPSBVRXvHie4mMfQHr3b0S1gY+EdsXUm8nBOHhnZmHle/3M
Lryf/SqFALCNq2ka3kJ2YywkieUt0CRN5a16ajyxDYfzB0nSoSg1XmklGxr/lSXTUffWw11DdnmS
BiGC26Q99OylMwauaApCkl7ZCZm1XcKgHD3xQmHkTpYMRIWJZnGZmK5W663Wcu+mJ6DVEmBL2XRO
YWijFEADef3IzGHo8LYCywDXGA13cP5aIWjbTurL71el4xf2wohK2B2UFF8mA0Z97QNs6+Cunp7b
H93yrOLlmj9l2XokjPlvY/uYlvObkt6EA4hCrjkeqWTX2kGUPfeTjALcVp55dz1yd0JL9YewEJ9S
PSI2aaMkSdORyFNv5kSZ2Q7+8+qMCIxJ5ceUdW7HHh8FNq1MDxOHbNbT9imDwThzam8Ir6Gr3Jpr
Bx+xtPuMdsKe5ozWbqDKMlTgNtgkjnAhPGDWW1Yvqb+/r/KBBtFt3/RYYSRmJ0k2cHKoEiVd1Tse
hq0rFD5qptgmS+c27ElT0pFDNWgOT8oqOtvuy1MMmW0O2q9Z1l/x0cJWs/ROZGkt6T6y43zqErig
GIY6vKFkKdGCf7J8boET5M8L+umFL4P30WAn5oUY/gMy5WRohaoFq6k4+xpOGToouwgNO2yhPudT
VvIyYjzLLTy3kLFDxmQM8/jtWHZAyYOZOeUvp5KjpdqDGcx+ezIXhvWRJtpHr+9b7eT3kM5duFWj
/a1hDNRn1klBaDL5pPf6kWIbnd59cN17PjEg8OI4z5SSyIQUk8NcKNmDDnhw9x8cij341xsi0Kbj
jDBsWjguHB6mBdyRN44URJTGC2K49FVToDiK8yYzlngufW9JshS3adVjxvzcbcohO2lC0gRn2uZe
kOvw9tIsfWnEMkvI7pGxahYJipVnRE/ZuaU8it9Q0OybHhPCZ/fNVuco/ib4uyGWWuOBNfkWf5D1
WrjnrevBteR78ceidiDB1DaOUwusiFC4xGD5nGwLEHcH8o8S5KaWMueauDji3jjgCPGmkAq9kKBM
SI45O3t4aZzMAqWwZcFj61RAtTOOtpyDdqxE0wFzmG8JxYucuJNHRLsHBjkmLdeMKx4mdLft5qwz
dXAx04ysU7zBKX9DDs/yLO38/bjo63xFXer7h9YK6akLaf3YSaMdPLISZouFhwTE9HH8UDRdX92m
RF5xZTmh0mHBbilK6fWkH0Lmvc/PHZZU8UiGusgy/H0odI2E7CdycXdIfuGuM3+ZZaOR8IkiOwXN
15CgqrfPdLksz6RViWa8PCvFN/NHTMNjx5tMeAJL83tOnYQ3+VNZocF/MqRlEBwB9DEFj26kesHS
EznYpebkJInISx23d2d/J0Hm/IzfbtDsC2OG6n6bQx1+U/JeIGL4NHG9kfyuYtQbxGWYrWhLHQbT
MG+DwbMHtAzYs50lF4Dm8qMD0UO7kcVFSzN4oswIQdrOFaU01H48vD99UkdIWONPphRBbl4h1/i/
wtvwiPs1bshMsh1ZowNbqlgYdO/feDgsDZh9+0qnNB1Ss5RhuClzNfmNE6hnrtjJEcUUh6Rzu2ph
uMUdMd6gRxDwSRg4idLq6OnohaKLQU24/aMuGOPrdPGkNXxb164oGdQYPgEzKzInlFqal6yaX1d1
hr2LvSzm8lNaa3sprtysuIDG1qGYQBZH804qdfP0qhYNVLZki9nVRj9vOGDhtkYr3W3KWG8JgcDk
vJBNUIsCI92F0CcfNRkG2gG47fUQIolmMZ6jrcuTBSjYw+vo1zkdpx3NhIqHuYBQHwluF6f41Aii
kTO1qC5QpR5NLWBI9pVQfqrP46QwH0k2bc/Kwqb1Ytj6BtgVqZtg1hsIp7lpnu9+j4jqnQ6ahd+x
Eg0+pUcIxlAMpqcDtibac7cf/ygWVoQ6iZGWm+DFVwB51rXN82ZQpbD3+GVTC/RqbyPl71ecwZa8
/wvW2PbbyXsOdOkGHt3WQePWYUdps10yMBIAcPSodFPtRaBOlt86p+SsV0z7BN0FbSRsyDavRFio
KPscjwzN45trCsbkdxZ+uwwQkgSbV8jPf82HVpFQCO7zV5xhBEkXoP/+iQVStYrh/LJTrbEezPmh
zi3GIiynvMspWT7ENLwoDEJmoj5aBAuTKhHskSS7Hn9XpY2tVnoYTs/+aNDr5qeVCqjec8FEsJkC
k0jsaTO4sGougWlN+MkbbmXxnuNuDuNa3lFa5+YnspjnguO1XIxp+FLtdepj43ehphJ48KU0qSib
usuX9ltEVAej9ihV4g5CBrgzQYU1ZuS/ZHurw5KvC69wRJWwdxEwXPNVU79hD/5kP/7Mpouwt2xw
r/ffs4IyAm82qYcO9+3e/CrlIur9bag8sNQTYU6D9GYMbcheBfuvtkKPEjlOs0GoJ5CmvXawxpk0
gbg7GeQy+15b5RyAIgDfTIYiXcBaLoc25Kwn7n5loxSe1fBFfKgXkuBxaRtA0oVRCj6w3uRQsgQF
3IkneliNb2zZyebp2v3bUvsjKOt643GeCtqMO5c8G/n0Nx/Te30+EishbquWTltZqNyvhUI/ESDc
moKja9zw+QqMi7spbOf9zkYaUu9AR5XLns6y5yBUkAgnlm6qWywTBlRqiIhXeBnrxSTi9d2tKpDb
cjbPWvye4FNqGEu1Yse+iDCAIaYubbStmVdId8Yq6cZphmaLyZxU7lRgLxcivj45Y6yx60a0/HrX
vLFP1P/jI6SoHhG8CDyEtGwS/EJI2AFlXF2KtwpBhxq0TkLje68qkyW9PCdQXhOIY+CaoA93lW94
XBNLKvMgBXagsO3U5A6ztqhZGQ+2oMR7BsJsLakIzXQiQIQf+kEwUE4UJRhDmmtgMdMsygw3IduW
HpYFhmRgt7uACMBMBQV/5IVRiZj/xbwiix9tb4i1seIeap3hUmHLoMimN0FgwkB3+be8OoLRlXxT
ctnWq0/wIdqUmVuBK+d5yM47w1wk22T7oAPLaF7arAWlWJl2b5YJGBeA8Gjh6qUl2kFxH1ntXqrc
5qWre0D8qblyFitHHbZbBKuiZ1p2BZkrhx0tfn3JxR67TsbdZ7nw4v4L/nRaPQzuCFHmVV8X2BG8
eMVqRht8KB5Ec3qhg89ELc9z8Pa0a3cYYe0mcCke/Dtl1FAXRVmRG8cUIU/XDyDCXtW0rBXwK1aF
JEPo9ZVDjodQcse8gqMLb8XwQJVdi/dxKNTG90g2o+Unx61fv5PyvMbqYl3OkAoITKdNJxSYozrd
HaRh0smCvaKvihwcJOyek3NUHNWvuAWtBb6aYxC584fhMs+GC31urmnKX2sBm6165SXhekGye7fi
w8Hsi4MxlKKai7OIgF43U3a1pd337obikdHQCntg0ll/eQRZpIJtznkPpNSYgHVzjzyzgbcXrsih
+/KYABsWdaQGKsyZvDnE52GFPGBBxyKSUl6hMjvWB7Q+cXx2FZpgnnhaDi3g+b2hNqhbTcyxSJ9X
XCyZXwwWTIyR835ad4snxve+iguHDpz3mkKSv58yUXsyLbe6e/KmrpUqmBl/44UjTcGmOxqQz6wJ
2FGIdA5NlN045Aw2SGFUFVjLb3kEk3QVdQchx0CAdfYxyNVFA2nCh8trrb8h9oyJD09gfDZtRiKg
VK+GWDW39AZbvELjOLAgqpZrgAZu85kXs0/zw4Ar039aG+d4+yrcypKcuA9OjHU3rq7JS+O69HTY
F6MzABDLIRZ9Obw8BdsC576xTZA1JAHfXDnAVrj8Zmd7jk4Ie2/IopDDN3HTzcoWCnCY/WefegCQ
MdnZuvhfYm0vJwtMNGDzBqdwUHN/EZmvAy5QmtfyMEh3oEStoaBpaERPobnm25gMsJWpamZneZk2
EyCScXfK3vphSI7rsH9K29iSuPsVKKf46y2RviZvQaJFB3qQzyVUrrdVWNuu/MTj/oexx3dnP4R+
2atnWbbd9PYuI8nsGDeToeUPKw1+yg5l3RdkuI4KSrKljAjn0+MpswLaZMiKzZwG0dmKDqDY4tdU
46it17fIrNrtCVZl+BZ9lwy1pm0/FnqGrmYvTGsXihfLvDAxOrwq/B1OUm9MpVz0aGxdZ4PtvFyf
fdNL+kmHm3OrzVl8xxZmYRZdRDI+x8zkll9mBcHELlL5752zzrHLGlCHXNKUugkOj2xhi/PofvHM
a+WMLLlTmGhw27OkkUQSMo7LtbxF2BuDaAFjiJc6Xl/AW0c+rPqkL6NLRHG3xXWWtIr9bvDWfUd4
6fy8jHmHHThvADoMg5PPEwOT3dQIVL8DMi09JOCL96cY6l2GrGvNc8mTmZ3LJgJiUm0JXwiEGyi3
rguehsPM+8U2NshjMSAJj2tz03Q3kIqvPJP9R3dzrlBLM7Ser3bm6CY5ldfKCPX+bAXRZVkjb9Ao
t5cuovPqPC3k/N8XXgbnr1q5CA0+3vY20Ip8kmFWUQwFuky3rHEcX19Hd4mdr7vouJR2kRPbRzkd
a+YLZ43EkvcKIsHpQn+Ppz7R9c3ZKveocgA97PZSBDS8iML2DbyqXE5PuUP0ZBQQmmeZhCshoFj6
dd9o9JstF5/izFGWkQ8zOoUdeE1IIAFkbkDfaJ4r5wKQOut2F0V9oKlBLx+SIKvctc+OUy8Cwbhb
H4H3anRjDKv9BBnp/X18Vr6sfqrOts4pV2AlVGECJEQezPdktnCB4qqz/2+Q8diQUEjse1qQfsaP
EO2yyLzUP0/gNsiA12o2W3FJc9Ln711nLD0mwszjih6c7C3k6CFCFl+Yyd9aST+Q2rKAOIgtb/8e
FfEVk/uN0YYg8Hy0hs+wCTh/pf7ZMF6qWQGy/QSo+ts//UtNe0eI0XNLr/Ka9C7x0ALnfV1EXBBn
AkG6fV6bNkzvt7q0WvfnQhWiT160cQKaVKmsN5KtINgs8Vee/72UgtBti2JR23Hd5klLR49T3wWA
v/ChN64ckWgfEDMYNIs5tjARveWzq/uoKMaD/POCD4v7r9BNkHZ+cAPgLck2Ij8azQ5a/gim78iB
car3cpnrlmzhFhPMBjmCCE4/WsuUJ+l6VfKZvLH7/5mUy2GkHv+y4GOPgLe7NwYBeDfSQP14/UVR
V9G5RNGVDZAoHkAhF0UdWMLcOOPi5dgYvK+KQ2RYmZuo1rdi34MtENpwQqqnRIkTuEYx53FN/bad
Cnd0iL/d6HJBDUcRV4zLq4XrjkqSvUPSKE+x1mP87/7cmkhxkukhsizeGy6tEb1QaAK1aozSVUEG
NW2nDzXYJH7WCJbuuVmCpKsA3Y9mU5puBs0IikvfVxbojglzpoT5Rsjfg5nsHTzW/5gQW5nZBM8N
Nv7dKhQHAupBDuPFWfFFncJV2oyR0k5NRhF4JplWhbhj5o+LF0qy/iwxxhPFH0PkecWPQCJ611Bv
o8iLubriHGmPjZuIL0NDh/Wt9RHKuFXoKfm3Evt1ZmC3bpHegF1lL94Ep75dGzhffyIdiqZ+S8Qk
dScVsID4no3aC1X5ADoS5dfi0fbg7Dtrm+mc9RbaGKdR6viyEuLix96FI+/KcsH097OIOrMoiHtF
aPh8AjOMVQmKEZ97PzQNAvfmaIXDqkpDoWBRFg4MAkBFjECxEg/6BBWkLRH/TDWq4GZc5Y9OfCG3
SWCIQQ9ea35kF2gnbeNMx2yrpLzlvagHM6QdaPRfVlu0LGlKK1jtriLp3jyI/gaDoUGGnTLd3bao
7b5hucRA1vKWuOWV0aiJqghf4i7kAHpsrTtaiNarsJRuwi3J/mvtE3nLyeJgwJJPFMi4tzeg4NOr
XQ7j9DIPWQosU/ubfmY6W0UhqlCDPy37QUWIqqN+/7uCP4SPk2ZrGyWMvEi+Ai0zGjEyRs8SDaBC
IEkYat1KEKn7RWrINSD3A5j34J4up4I9FwwuOpwGPZOSvuTMXKPTK1NmpkxtN0xzge8LTxRwVK0f
NxFhNCOpuvXoLkJwDd63J1t7nWpRKiSq/CLM9lbHbWVy6I+BJAT4IWUx6xw5JACdT9cFlJUND5He
/NdtXu2IyyyGS0CauGy9TChF2j8twZcQYw+IbdBC2LzX0TUsnyUUglzeQFs8z6azspsiZCx0i5dX
ood3DfqcBZrslYUXUYjOf6rrRFEIMBmRNtzoN9J445GcvvWWft6CxyqkQvdc4iJcpLAt4g6jdZNK
HqkCqXkkHHqfiSIQBcy7g1/IzbtURyErYQIcyge8PKHZtj4O3edgZTxh73VNqabgHZfmV9K2Tqsp
X8WHptVnSiYMKJZHE3SChNspcQ0vWKebN3ic7Jhab6M0UwWS5b/Pw5Vslc6TO6TV8tpo9mPpy6kG
tAwt0I2ZRTobQVb85IW8bIddbxHPCfswIuR4tyoysFnuBtG5DXtWaX9S6DFiN50nCj8bcFPAM98K
PO75Xo/N/3uhdCb+4M7Yi/k1hgjULmoHKphUHRjiouDbDwVKDuFAnU40ReQI1xfAxCgHoUvzHfLQ
JwL1IRHuzGZNFI7hf7/Q7OsxVib4cfgGhGimBpKzQNhRUAq8JOhttd9mKii/l7jG/7fOLtS/Pbhr
lEbYQboEwCbwouLq1GsHLckEL7pq8aycEly+g+YQtdiaB5DB15vjoZGS0Np9+qBkq318UeliDs7A
qV+Tu6EJvNALxC0tMlXPiHE3mZK7yCRZ3HVwnZnozD0JluXfnMkwdca07Dcau08cB2ZOzSF3BxO9
TopRg9TZwvxngZLNo+TjMheVdCnS52QzImeFQxXLjO+L1lNx76Ji8+VX0YGTaoEvtEuOdVnQctg2
kTDLYjn3DOh+j7ODgziRU0zpzPLFKIUR0fXW0p1gQj8OuVRdrjtjEEr1AAzwLtqQLMqpqVBvRLRq
yGQT1Ni2B+v8vWZA6H8ISnsVZ7+rMxs3lVv1MRtww9EJUN8CJGKkc/C+lVNgzmEt+cP1vdSoslAK
RCh7BOqHe8p4pO9ZeT5KOLge/Xgk4/Ltd7cD1eO0z8M59r1j0TbQHremQ04eNY2QegRprLpp3/ul
7QKgBmcBAf9qFpBjwMtaoePN1SwkriCwd3cbgRnBUOfpTuA7GXiTSOnNcFgjrnVCK2vwsp65WpUk
QKwLVMgQ2YxvD808Xt1h2T1NKCJl4pWnMdxQ0YsXhBRi2mQFYbZTjaH2riMaS8OjyAzjDNnuk0UN
FD+9bjtO2tI5JTF2mlaq2HZDy1OaFjnFKt1VTNbEP0l1oGtNswaxYTuk8MJqSHi8YE3TfEyNhS/n
zPwOWaNz2eUEEgnJgcR061IQndPV4fU6oYxiFLUK/fN92Jf6jhH/h2XHrE2UxxPzU8EHAfBH5Uap
/2tIxAhtdjFT9eIkpNFFb9GHlgMcNdNzKlCwu+ui36JFuk96uDqEwpr1ofbuErL/DCi3roADOd3t
WzCBLIZ4lbTUIU+SbEOEDscAIOzt4/oaFuiw9xNbYl4CHtVntw//GgpEZTlhEDVM3cCmmUtHmdCx
io1yqK/G7LFRhWaUFipApseA9hh14tbHRRWb8Epq31C94k8mxwkPEQnc8/+dUFmRzpIWak0xTIca
SHhDvElgrolp72C1E+y7bJISUsL5StOSKp3AhNwvZ6azvRmzhntewfYZyp2vIqqFKbJRmekgx0EM
Hy8WwV2TuUNYiqDWnfwpOxhIUK+0kSybKbBTWDyNdnQXQEqvdvhp/Qpf5v4mORn8TMXbagw5U7io
ukm9q0uSMWSzPuRcQ9trINsnOM/mfwUmVltV2Q+SSoWgJ547An9nu9uRwCTJMj919d2yb9xZo/R6
fVp5xyd2h0B14AVI/i3GELS6cpSstv8L/CP5VsEZh+0seaZgVDyE14kojGr+meLI1l7W9QG2poaI
c7UgWuHULaYS04v7VHTRln7NZ8BKve637LR+B7MXPqxCsJuRyIzaxohQQek5SQ9z88N7hA9Z7TSD
nMtGBC/zz3AeIB+XKt38P+UyOgilff0Ah0DNfwXmlHpxB/yt1db+n5STq+FTW6ToSczWxbYs0dtl
jwc/x/suqxgpclG4Nvul21k/XECZXrBjo+YQoiKxdhZ9jI5LC7aZHl8hRDtmEHFLmrD53HY78BLG
gEzExW4J9iyoW/7p7ARkDuSi0K8HfMnw5LLElAqB7E7g+cQzJL16CjQirqwHGW746yyEtYbYJcls
FKrpH4qv2k+VlMeO7Kiwp1/317IW+tfcav71PMEqo8BY9vnzCwIEwbvpapguNxhgPffiZdOtdl85
/jCSXcmCKIHN7m7Q4gYe1nU9S/grXVXwVakXyCb1SGECdLndVVYpXN2kEryxheyHJGPlDosCE1IR
GrzIugZ4gup7nEeq3/oYcBqlTz7d1fKb15lEPg1Vq7ue2pcUpAPDWOQMKQbYDxmArE4Yc4z5Iz5K
uJVb19GWzFIxqyVS5dHsAszh0O1FFt8v6YdTWQjo9eZtelEKyi8xOMNrOzXKQyB4T7hE69sdEsEd
WiGyXb3Q/JG7wNMD5a4Qd4MA+usfFR68Qpfs29G56+YyVbM0eFI/StaFSa2Ez76O8AWmxaAHoQOr
779PCX0Q/xEscOM8TXG2Gxdemx7pel9f48RrppxkfHqRAx/i7vFyh6xSr+nft8B2cc+58hx4FjZu
00IdOynZIu4C7/UYH9zmv12n9Kqbra5DDHWkOkRLkDSuRTUN9eVdYLNvSZsBlVS0js0EPNNBNjVx
IQbEhBsF7RHr/OQF6iyD7WNCU/NLu0JOu2R8ydcTF6TlcJMIOb8xjke2SglehJ+4xmTHd6nSR2tg
RlSbVw7pv7uUeiIHLUEayG8lxUeK0iuodGbKcNaiTY8AG3C6THApWjkuqcl1w9DExHepOVEOczcz
BNz+mjTGipE0MuHdDDmWE7+Kk6pcDgHvwlTfIu7vpuZSmUXplrWywbMvgTI9aN4qh45VLDbUKlmm
gsCUZc9qjU14UTnmc4tmCCcHY51a5ZwN3hsBSO4XjmSajOMkaEdoKuCJMsnp6hINLL4IMOiwhTKc
LcbNzi48r2jNCUGWrUmUF24AnlDi/rIjiHjkTTlIYIAncuqtgRR70lagoEpMmSuQV4GvXOvYPunf
ZOYavB/VDGgSzjvGbooi5vk4YbRrEiSZ8i5R3fMJceNBO8NNyLYK/kRYSiljgJ54SsxsJYlqXMRJ
PfbB0NrKtC5h+u5d2dr6dLducgjuZDY7Uh5cY+ND8jN5zsvdT27DxSMR8nYy2MPF2wWnMl6AQkMD
BfmvcKxSmTB+FkAugD/qsi33ZN1LjelgW2K4/fnk+36I4lvgiAx/FdoISysQZdrRjJD3fBE0Bla1
fWUIGyoyorcZxQbjCMVY4xap5rJO2f2BruS2lCPMquVEntHXQGtDu9ePuLosRsG/y76YuDPF9X4W
FLhvW4B/FjWSriN/btxBiXVcmZmqCtaD6AK8YYtpUXy593AfKNZnSL1DAJVQIHv5dGmIazBeQa7o
g7rJjlLoBMA+EyKcH00ZEguXL+GllzzzpOHgn5rwKE5dit7KRGr0xuBvP1Z3vejp7E3lL7hm76LD
wMh3X3jev+MRXqnW83dSMrkcxXjf7/o7fz1wE+qH2wwIvS/aGwEKK5nRQFWbVwky3fhVswUW/Hlb
yLaBqrmp4GF8IJrcVUUOhup2WZKEAKvAnT4yZd6DmR7q5qPkk5m9qJAXRIY4eC4gCsNZ9DRyK8sD
wXh1WWt+YWkHbjdotB4erijQVoo1Gueu8kYaSRkeg+R8sqMl7gLISvrOzKD6WnyH2zgerZTEPTBT
zHdAgoJ8OtyWB6n7g9ch+d0DfQUbfartQme/xiQe61r+FkuhctyDXoVkXt4x4mxNOIx6Thx7n93x
9aq40lSe2FleFN9/2QAodsaO+30dir1qvoxkafJ7Nb/A9qPkhost8b/QehrRHuvEPoPLCUEHKOxD
nad8+OUr8Crbq2MOdNwaN9wAdJk+boiHrSUOb8WQhnL95611Q727m4UXMpljFYzj3hHgIR/4Gie/
DlXnHxpdcguiNe2bumRZmNpNxhyrKEP+3pyLwT+PmMBZ12SdnczcPJE5AW0RMnOJdcAmdm9utTAE
9HPWemk7d8lywMgdrDoyzF+nOfZO32KrF8qRIf52xk7K2gF9Z4oHJIMFjoEBsm09simi16rWUZfh
IMWBxz9nLN12A9d7z+Tlz8bO2GBTD1VPFPQHasm9nXpIx9StR6v/Oy377zHrM9FrpXSEjSQDFMjv
nPXDEpUFonc3GA51B0GWpCl8ZyOOY/qJRhubZss1tzlvYdG4Uo061cVNvpa4P/vlNx4yO0O6wVXr
VycrsPECgn+cejhf+DBHjeXpUIABWdDd43euFqits6EvGzHiRH31to5GuHkksDWyq65+/p7rZ/C7
vG9fPC88/ZiK4uow3EEkd11sgdlJqfkuHZEnvYgljr2wcAIBKUkQgfoGVwDAURUnpXx7VMHLMHlM
ICpymO2vLs+KpmxxmKjFGtt13njENcmFZBGJkJXGSbt5kbzpkskTqzFCFq0kEl5S/bdJJIuahCiQ
FkO4w/L9cxrWVmuRmgBsMK7giOHFtUihYRvtay6fCWFVfZLhwZyXd3W5fYV7hnlA4k46L7RMUqt1
RheEW5rf3Sb4EuwOTOTQiP+MRPG1DuujFlD3MByW6Kw9p/77YROX27klmuVtGcQc9Za/U1UkxDBN
y6OIBioR44Lrqr5dNnGV6c+5e6/CEdSdMmO0R91KVQz9uL2vwd2LKon/28imCMozYnfOa8bml8dd
ijPpjALhij4khCe673clqnZGFkNpkPW6Z3CBba+7xr5g/NmWFKXMgAwQMSQKGgZCdWNWvrKx1KxN
HNd9IXkYetVLzviEmRN2pQdTW0XbxqXAiEyUfaySRpkIM3WTCUVBlyID83fHTDxSbbpnul4TATFD
em6MMfAXrbwl0aWNHJLLVxt4Oe1xj8ndC64pJE9GSVJxNdwFyg7qxlV/MXe23+OLg20dA7plH0DU
7kEv4qhCQaUZvUtgM4bEWscb56neQ5aHCxPYHtKVycDSW0ZDxvBxvSC8CHcF0gSQKZnEBShql4PW
xKSswvDxefZXKYCjhWdiJJaDflQC3MKy+vwyYoDIIFLiwWiYk91de9IFdN2TPLhwAcgkt65Pcycs
P3AACuJaMTEpb2Y4uRbj/WIn4RIWlmZjtGn1MUQ+jrL8OLMprecSGBhKZv7p39GHiN4Kk+lLrXfP
olikdBJqTYtv5zHhGlkXCe3CW3wrgGfkAm9QR/nOWLNTwSRKzLtp3rgQtD0l9EHngufHdbJOhHqg
RDGbopVUWXkCtiDJYKoBGAIh5VBQyFFno+4RYQ7EZoGJ8v34rIqx+pDny3zcMuh9LqUcMm0mV/G4
M63/U12gco6BnL/YOU9oVt5fBLS/Xv9XMBCGPyF2C58XwUEqDCdDew8whUk6fIGf2hMyze7FIvnQ
pEeEw82tR9GzedbuNx/AtgGFl61BuROP3Vg2kuF985a+lxYDnkl8icQjoLcMrpQ0OIIfk42Kf6nz
pKMWBpRlgcQBX780gs/biNs3e0Qzxry+HAjA9osSyXkhvZHjShBgsvnSg2G17xxUqQomQnPF7CpG
zQSfo2NkGD4mN4IU7ogQlkC51+77kR2lI+I5O+1DmU1bLgJlZtX85eumOgzIBiFhDLYO0H8d25KL
/xy7c9wGxFLI/1fwwHTp3pKwEDsfLUOlSylIYKCjpPDmRTqdSctC5YbPHdgoJZkWq1ghFrDzo431
fCRCLruX0P+HRLr3W0TRJcf1T2BbkLen1xdQOZ9Qm4RjpagpRkjCVvmC6iPmH6EJlFUtCF8aGDfq
oS/57kg29x2U0mni5PbljrI3xZ0qkK6pmM3w1aU/J6IAvEb3r0HiW1XmyxGFKFkaj3Eavv8zCrXA
z5aKwIW/TzxgyMQp9TC+ZE2FnYgTx1Xvj2ndf7gupUYePb+TlEAq9tdct1kAgieDYyiKNwj3theu
W/w2P4+St88qcmW75y314lwbQ9gafTJwwECy0kBYkANJhHwV8H1jbBVMft8i3ATSjjEXOZmlVnG6
MZX+FpAm9IqRMVgbe3RrE/FyinNThVUe+j8TzgnV5Nl/fHkJGwTUqnd9r3Jgp+WNiyY+xeE56Ugw
/rZ26U72A1G+Zt+ffqL46JXpKx8oAI19d33/ihWK84kgURqjPBG4JNmwQqf+W0s6mwFscd99O8P6
pxCDBDr9wOp25h//+tThLZEDqEox/xKgO2gQ1pnCTpdjV8DOMPeeUc2Pzwa+HQGXCbyziC38CaFm
Hoj4yeubOyv3L4iAWdUII0ZTa/an8XjmLQ84F92PoAZgdJHwOEvmKZDI8gmH2Bcwdaj6yD5R3ePi
4RoJtWI96nxVmimZ1s42CRYeBHfvUlaWTMVXgZvkgPqWbJR1At7U0Fq7lRjECRVRfMxJWRa7TlD0
VLDkA4cXCLxgV/1yEDVuvk+aMhqrK5pKs0pzpTEnMUjk37zSwzYt7SxznwmbUumhvI4c7UG9WeU7
JV+nve+gzm85JFjqg6jCrHfPLpiRBi6d9bCSipagotzyA3rcaIUW/26n4xHX2xAYOgnzWkNCTPpF
cRMHMRyzUn6uZp5FdyGDEi+caQ+R+7kYwoRe4Y2Zpr2VOAAd8yMkASlgbtlkZWLs3KTRu0567KEr
R8XCWciguJXjjyzmGSYwSmOEmDKQpYTNV3VxOLbaLzoFE+V15+n7hMfvUZjwmgxVocR02VCMOe0z
vcDmw/z+qDzol9JqSxeE3kyDv26QTLm6hcEuqXM3FfYBrUshBS1x+EFVK+uHq2YFWZDk+48c6iYp
9Lb/JJnDdsLM38NVD8RH07Ds6ZgfP14heaU3ZKeSSodzgOLm497Hw3yjOssuY3sXAimbgIJDbpCC
RmCZVFwg0Z5Di77W7U8KNLZhE1CBvCyxPD4jAHjSGCvIAUmBFtRZ1yyINRnlpBHcMMBU42PcwzJb
ZIOYRuibVau0upqXA4qMBEDmTlHv3Ctoo9evw9tBESfIwYEOO6XwEhEEuNNLBh3kg6etT0+0+GKa
eBGTgZ1nz24+ho/Zzk3i6R2FMAczo3g6rrbBzlzyfQS5SSQlHX9TMZKVtGGtMUmuMZvq0FRaN1io
IkwkMLFEv2ixwfI9sR4p6Z0AC4Q2o06wRyTIpKq5Yp+txJhg8yDomKfeRPMbPKEOj7ITpY1vwZJH
feso8SK19gHif7pMSDGazssaAZuDImpDE+mzHeaA1C7QwkeNamDoQT5Fq1CFcAzrek816zGM6SqV
cvTeQfqpjMKhSbhOTY9t+hykoUPkJrsOgJ02+L9ZRXQN6ASLmZC1uB/Wk72ZtQJ5C1SdlrNdypdj
A2mmX1BR3wrTjwT+KSj0Zo4PnEUBfe7DbJw6Bh8bLQ0mIdCl0pUO9xpQN8eSZet1cw40tiSRa+so
dRtDxOq6jCdnY9X+Jc3TsQKFliJM1ej6S4hHExBmKVfLL8eGUMAhQFGrnGByPk9NkoiPWccyBqcs
1h9kXaRSu40j+0TxCEQ7AYkYrGr6zoFQV/ud6Pk8cBMXS7JNiHR5QVnocjeI76MtsHw0ehGPPbB7
RteF0j9M6y3K3Qc5rkEeJnIIE4Q2to60hyo4ic1L0/mlNinN1fEPgyRNKQZYm/eUpasJufv/HLtf
i5V27khhBNdNM6mANZwtMQ5cuYcVv/jUvoAH2umvzzGGRYSD39aqCHD4FzjOMQAjQH7NCZh58RI1
m7Psgn1wL+Jg0I/nGuFhk1D1ItI8GhNr94iwiqGVV0k3fGasJARqpNDeawEuMCxVJaaeyzWbC20n
y6T8n1gAQ531bebrA+2ohjEq/udhxEIX1h6ZEDN/hmDlwq7rWwvajIT6l3L7+SYIFUrl9JcO1oPY
IAGaDbNtvgzMTnU6WZ/1tXTuvi6WLqU+DvAC5Pvr+JKlMh3jRBvohCqvUOKOI1ZRh4lLO06dlDGu
Mnmkyy6zt7CUwLQvO5leUBa7AfF6zrnW5l00Vw2NU65UgxZ4OyBxkOTakTmPrN1VaKZzWoJ5Y7i7
ywU3XPAVZQPhkaSAlKmIL/mzX4XW1OCiCKBJi705byxpgo/HDSJEHcsfbaD0VEYrMmGG7g+v/eds
yoKGZSiyGD/HhoiTxWwpFoW46wLCqnRYYHACn9PgbiWhvum/uIxMMG7pyHgG/dRkBcWhbMurB7Qh
okBkMuP0QA0nOvAG987PdW32OvWsgHuSRAegdEK5iA8bWuLPBboi0jrEYCND056GUrraegs6nBhp
1Gu5vqMkHhAcjCyQsYplSmw/cV1JS+3qbH89ZTEtcCg6H4uOcARmHXqtv3guQeQr1h7mAercZZbb
03yFcYaTtfY9ufOydoZ7BQ2b4F4yhb94V88TLxov7Wr0C7UWuOkHUx1ubC0n+3BfEzjlNEcDKmjS
Ut2hIiROb8aJgtoKLq0hG6ccA+QweaSTQ0cpMrFce1mw7h7rehbFffoM4BLerH3uIrUKugUOt1Nc
+5hf/spMk79Je/VGxdI3yLSJLBMkZZDQBOwTHQR2vW93m8ohOR1NkQ24NN9tL/tl8RaKOYBhhpHr
8pEXKcmrmtMJlips7V3X7yHLG5MWlFkDcE3qzahL5PsHGBEN58Naslk0P3qEbdelf1TGjppUQbxn
ywdGwc8mRXr8jagVs42PA/SVaYQWWZ0zvuRFTAMUhD41HLK4ShucF8vc3mil8BP14aM3ieS8mNRV
zYSq4dsBI6pYdR1iU4zwT9ixm3Ce72qobwQJe4qesYRfVNzLdmp09nZvZZPSWQmAnyjCHRbENZ0X
M/oOFebnr6SC3UvDbxhxrXgqA57IupJgCmHZa2l9BorCLYIYDq82KvJOfFBPAutKAiOdkzbc9PO9
Bx2sgPWq288/ODQJZpTWMz9pEiJF0mNrr8RqJT59Gw2iFDlsv2KQ9bEdwXOkM6JeQWz7Bu19KMO6
jTxmZ4ynqq+aBFgQ4lpIao2HQ91urqe7piNtD3ECqdNWcdjjuLB/ZloZ1Q7iDYDIDB3AgKGM95LI
QJBMeG21ZCN9AVRWYhSukqRsyhJob38xpPEbbGECA5ef1BAOQ32ymezCGhGd/qraJmkvnpgBbmj9
6SHksyYpdKyVNuVI2aqmIfCCaTiJHceqOLeMJiALWUgtcQ19iVGEWblPPAvMjExRjoYvWcuICYxU
++tlo8ZhN0zksY4VTFUKIV2RJme70USPzBADwMj92hvLOLo2VUrf9JW0hJACce8YzZNpxesbdNcK
wG/OCeQ2xJv5TfXxykRpvdR8/8PVTEmnyx8iPgWpj11OBaAOL1YkNOCr/M++2ijVFlsU9xUqDOci
eYN33kYzVlTptkjKJywz6oeAadQ0nG8TCWYMPGyXfWmUJdkgXhwfTSBIjk+kLeAtltd5woTPxtAf
LAeVMoTAiCiGcZg/4ZPI58fOZVDoHswRQ6IX5M+kuSgKrMPVYdO5XogSvLkKJZOhAVM5RcP7ME5Z
p8jbCzRwwpi1tzvaesR1EavZAdS33A5FDxiiHA4W4BCnmP2TVaZtntkLNjKLXJicuOk7T/3D7a5z
1mgWhh806noTEhJgYa+RML+WK6HZYoxKVvYDmUUtOf2ZOGv3QHe3ZSZNq/iaN03xetAps9ksLs3J
KthmNqORKKfYa1wIZ7kJkAEPrjqNgMFDGWJ+egLvGH0UhPDEr+ASRSIAZs3QiOctOdlvyIJ948qW
oTwv2a42WPA+JOmLR3/b+NBj9tjuEug/Vh6E3TnSQA64MdB+vYaL5mUecWSPvzcuYLo5j9gwoU/O
UTt6ObIwyVvnet/XjAOFR9gBF6JLexlmTRVJdwLBusp6vA2nzbp1rF5vaUGe0zA8kOHdeesMKlsP
5gHeaKejUuuz1QUMJMg/80Hc2SOzBfV7Egi0Uyc/ppEn8CiNTAaEXAawTbDzlc0ehT3JBsy8TQrh
cN0AFyTcLaFMXONCVvriKRXJ2HuwayREzuPfYWpeN2k5ax61tsFSW700dp6vuqZgD6w0w2wfwEcz
sEGgykd5urrzlf6+WlkfogGSku9SHC6xcl5ZKog0bxWkcLPDpynMjIWvfwK1E/evEEEjgWvEiYW7
ym04Wwtd1yHjmh5N7NGjQ16ypOrGkcrMDv0n6fscIwuMBEBxRaLkX9Fmm8gAQReGH51mAKopq4QL
DO77dCjU/vB/rVFYY1TD5CuRBK/0xRFdK6Mj3RLESDQguM93AN/C2tU4ZeMSQL/v59xJpOVH9QcJ
wXoSUrWcja7UL37oDhvnfcqOjWtpp06TVfnu4HsYHPcNlGsTWMFcgtqawoORgyYPWdLOztgaELtV
lODlCSLMncm5bKXoPfcQ6bDtJCiNQtinxeLU/yUM+e3rJUf9IpXwz2WVboqRYQHIFxJE4+blVBFZ
bwr04M1z0DvfsDhHmmDvi7UkbN4h1Ac5u2d9Us7FMtQvGkaFKLbM2z77Dnb16y9eDD01cd19QfrS
At/EooOUY51oJ1m8AgEB1XWPNYeUTvtpROE8qP+ScfN8H6f0hu8v53HbKKsRmVLVtoN5eu/Qe+dn
Xol9Sg3UqkiztDgtoXOIBsbVhXmY3oLvJFNy4soovYHRMZxOj3pT/dSRELgYVH6RUizttLSs3wOo
tI+aJKSkbLD3+U7/s8dQ7ZPvOkM8v1AmkMc3C/fc0Xa7mcyx/zvIdq61f/IRrS2ASor0iZ/NgEMc
CrYhGkIyigWwfA2oPccOQWhlDkKzWGdcGO7vvhBI0Afb5Nd5sJUjhNFbSv42i2FoMMAx605v/NGd
iTw/7xMkrT9eZ2qdCJc5cQnM9+LID6T+48iVOkwUnOXroCBGfAWTKluYcaL4kWBmeqPnB4b0POUZ
uLBrSWYVgLIvo+iF3LLSpXg3G1ShD874YXhp1mTGW/SZ/2HEDUgo9HCnycN0DFTcLMhh4OdXK9G1
jL0KrjsLRb/8yNI+izrPChIUqbDfnrjDMwbT/Il0ghNevGX+EfA9EtqMOytZfT6mQ8Z4a70kcruD
0HYooGFbGwY8IzH95ZTjBTz2nHtbkiCmRE5F5Tc36vT0RWNGIk/uAmNUa80pvWEZInDiTo5gYQ1l
TYK/2enRHCQZ1J6jER1nk/sqRl09KOoMPrCUDbVgf9CFX9xwKk6xSZFooK93G7KzivbvFWKEjoJ8
QaUeTnMoyR5j2cNQcKq7GrNvCDQyX2BouUFaBzuy3PZxTQ4vGsrREfpgiI8Fno0XvgaNDxw36Q9s
lqRr1f/FKmj/6f4w5kecS3Tn9lXlyWh1coGkxH/5p1Org9NxZjFl49x+7FaYwOSIoX0WYil55X8Z
imKAYDZx82sVfU/5bg0QTB/02aBp7OgJmwoVanQ66Jb+pX+/ebytazVxqrZcBpnOVyC84CTho9Qr
rl2Bl2n9pHKkDrBKAl7DOqVBeoeabYcuyKbo3H26j7WGArDu4Iw/xg7wB8J37nP6VFDeCRqyd19l
MbJiMkIRV8uFXpOYqYQ0XszSuICaAxu0ZpwePPNCZmCTotQt5N2paaRlZD6wTTB46HuLZMPyddEP
luxGdXDFtHXUQemgiwscPa01kkadVD8T3rKLBvFG6lAgx3sy/lUkFDHSFHYL43S0nXajEP5Mdmnx
PX5IfSJ2xzrrS3u0a0GQAZGMdFmHW9lnIBrmuaEGfFM5iRK+C4Cnga+srvAXwFgouBTDKT3SuGFy
umc9dLh9xes++rx5T6yW3Kv1J+ChPvs5KSJ9DTypWiSb8N7fWjoAJF4Bh2eDBNHEAH5lxfIuc2qp
DLRDlbzfJDkYGPVObVmNsrcimRXK5jOdxL5pqX5F+sgAQlUabGJ1xwe/H8bbCw3IdmgCAdF8qyVw
Yea7rZOR51pi6xrIUfKae6H4vTnf0ElZdipVh26xVARnehlC7Eu5ZupzUpeK6o4iZb6MTMgvEBV1
27vyp/BrFOpOyAnpvbHroQmfuHNfOC8jLgRI/1acFv35mwaQ/DaREg0t8HdkdAZInF3c9pCxOajT
Rx83/autyJN6D8CJulqa0Hd8Xyg7EpPHF6fzFamUhrAqBHChbloCvnebhjiv0DYDC6z+LGKgr9+/
eMGP1vkhIEaC7LOzKBVn1NHTQ/QIF1fhvySSz5f2qM8wEsqgYMgwXoPecG7hD0c5S9PO0Jn7yBZ1
KUJtYDnmvyYOXI6hgACHNo2u81qrwy4QgNXMkBt6LRsMhMWUa71TQxjD9JqkEvO+z0SCFE+YTGAF
MIpQZPoamZqDSDwGglOMABtA3v+/uvyzMc4MOm7BxGE1t0iSx93PpetQb4Afu62lQBXWqfiWuu7G
eTfou0A0kbcZPIDUdSle52hAXIpUvR1Q/N3/BmZ4UC/lZFkFT3GgXxpR1L1bTXvaKYQZKeICaXEg
tl6RJznMr2DrohHn8Vo1awaMP67kGrX05vmWHCVV46Rq8n6wxldTLNJwNh89Kx1zrjpNRIhioyii
H16Kmr4AorrHY+VocxRS+SqJF4xbCNOOlYvG3/oNNLio2hmJeYmERjdFzxmMt0ptgHIQi9QN/B34
xxCRJN/e6xmgw6Ni0mzmytk7F0kuAaiFccNCf+mpUvMkrH7leoRLoZ5i/K1p20gYREn924B8mCqd
VppWR41Sx8nDxmn6CjZkNWicByhN1tz9yULOeMWwasDrP2DoBHvET8SMqhiPkF7NY9AVmQOHaZC2
qMRHeQ4jmLco+/Sduup8uAN3da10bZ0vMwjmGMO8HUBnbXtFVorNaQgngg56jN+x1jJgKQQCpE+Z
PkHLHn0kI7FHYf0YgqAiU1WlOkX9/hMdZf94LMtWb4E69ZHvOzY7rQCpWauF+Q7LUsRPhz9FhxUp
FtgUabA95DucMH/t/GbLYSOyFMYExYLxkwPP8AiDw/pWNV4k3y8RBGS5SdtVG8Vxn6OoBPAacZ0E
Hrc/ceLq40/CIDJKarK7C3zC4eXzXYzGPNR8GV79BBbLrYFjGXb/zWQR3wEwux2aEUyexH1vLdjh
rbSWdSoZElRtRoU1ZtQVg0rE+O7I73+GurgPCosfc/7ruDjV+SVpJBUZ0DsTbz5/7Y24VzYlvXAc
4E7fBiTs2EiZKAFbxkrmNXIjdmTYUIzQ60EMVxareMK5Vb2rAJB43qCMo+dCIoHHf9L7hWO0Buqs
G6yEo/G3FBZ5BLu6y7POYrMExHYHUmESFIXFZ17BhLGeiDBVh5YDg1dbJXzozeLVi80qA9foUhPv
KtvsBXt2G6za/P1dOhQ9OgYXX6powiSkDREIFWnkCvfSyK9h7kqRbNYU5XV7PF0vvKP4I/zeAqLu
VSBdcw+1K1LIU5lzeVLKUhonSED7VsQMo7NFeUnq3t+zBPEoLq04NjthkjB/S+WbHfdT80abTVeU
QrZQzdyjX9hm+GqDkfQPwM7wiX1KtW5pZrVEmIDDH+FIoua/CukrlneUll+4wObjuY75j6vosPBK
c3LP4nyrGjhQSsqp5wRr6E3dJN2HmpeJPzTGqOa8XL+nUJJvkbMPMpXUXCKRmCwNPMrBMXs6VOoM
TWgLEJNYwSChWlovTMe/zZv/CbhBVIic4O7mtNl/yAFaK2CGX6hrtIl2GeowAxplJtTdzCZn49Y4
nX16V4rf/IvXX7zUijn4fmSSdBWBsASUeO/+jk6h+ms1y025vi8e8FQ8yn2uYLOlXERyQzG/8FPq
g+A5oAGj52yxlsRDTzTilUWStFWik+OGHIsxtuf8o5DPsFMxQ2u0+/8IX5YfixUaolTb9iNvQo2o
5bIp13uYVWhpg69eH/oxiUhjuLTbc06LvCs2pAF+B09Y36cfRghtr3qUVKLyksT09JU1sFmSxR0a
MpQ8B4bKJtpg54oK9gdifbX5hujhk6h6tH352JQ1mVKB+tP3P9bhp3sr7Cz/1cBMvPfrFGg+Tev7
dlT2XjrGV9oD35g9vGtCDOGJAJ6dsJziqdSI+rBGSe1EYJdWEq57kk6rtS7zrFN73rhZCNc3KRxn
ggOwmn+jJF6l2dewwECUOMPl/rdu/OH+NO7AeZ8bdZZ/zFuvlZxC3UqHnleJSoIodE/aFNfnf/Mz
zCRUKRorjM/ElMktZ1tLuk88XUGxbc+F7zI1Pl7edYO2cxD/TP7dkVHqNKc0A6b6z6R7N+YWY2Sn
rUY5t0XpqllkmK0ud46GR5gEv1pn78xI8pAB5IH5K6vAOMLBD1FXJTSLjn1qo1s7JkkWFSONkJBz
sxbxeHnbbX74rTQDYETJk165vSX3FRwxv8kkAWRbA2o7PifaxM1gsj7MkMmHK6KXf4d8tzmD5K5M
01+EmKoOBaasox+9B2LJfvlgqLqyALmWkRFF5DrN/UZ/BnIBn6koOEOF4HYdTCbRQ1TNDoeIwKtz
YEHLo2Puz6KMITLzPNJjEREcmHfg891iuT9fZmj3goq+lf9CSkQQwkw/iAyX4NOh24/4v0AM2+GA
ax3dqe6ovS0tupPaQnCG8oVL+FI46E+TT6C+dKL/zrx2G/MULOJMNJCz6ibQ5CmMzystVvUS8DI3
LmDQe3JplXND7QNyqG2K7Ff4ayy7FK8FPA4Fi2kJBC72awAlbKEfzvF1DJF8daEyV7CevxbSuIUj
tQpROU2rA/IMEpkBiiZyIHZqq735jUnY2N4tEyfn2g0jmBbGSmi7IqW8g51JyX0YbBsz1U+nbX/3
sYFluRG+jz5VgLUFdzok7sdr6bZib3NqI3QE742qlM+Y2pjsH2TRwoqtf5yNde0tLLnOqJ0idCLV
A6q4VpPxfXIzlYRv1zAojH2KCLNVHGpNuiDg87x0Vt1nt3wyh0x9TPPlk0nB01PLkVAAaLm/brBv
ii1hToPhXAdhUbSpotfCMiNRMl+48Ip8MbypNXdoh3bcQhiC8blgQRgUuhSA2pHOux/HFUGVjvVW
wkuikLVqzQkiVNneVbBkd5H5kgKp3b+jQCUSLTAuVn9ZNGpxsUPu1dri1YkObYqwdBNSJHozUn+p
q1pV6NllkYuxBY2kI9lyffLWnWOOVCuEwzPVx+iFMfDklzQYx/TVzBmuvILZczGz2vaKe/8j0XD1
7B3YtlRGWPrLT8u0ICbKp+KcaEF+9/4YYSebEBVVS+Dszi2W1SzR/pUA1Xe3opqNsEpb7UbbfjYZ
Llhy88qlTtC9TXXV9qqaqf5YMSe05CEa0kJzxYh+rO7PLoQCyc+fcHBruZcx3KMaLVc4LW/80lRv
hTR3F0YX9WhuKISxX5IkWPxlwys1cS4YiW3SwBc8gFxTvPCjfZUKN0/4gv1YETyZG0WOsAPBpDn+
75B8Vh3AL/p6ZcNZyY2O/fqXz8BGCYX1V5Xa5mBldkWxCzK85YOtwS+74HqOd2hWu1ctojhYXHsl
CM8QHDBy5OeLPWyPGFsXm+7QlQtb5I/B+58oK2Hk7H7TEm0GS1vT3R2w/ZQclrMgAYxoPO7TtosO
G3EvAKBh8dzoRxGOpnTsacCcN6HXcqxTLTkryq6bF3KNsDEVjYIsH29dEB+OSDQK0Cpp2YAQqrdh
xAn3UYO864Z3tRwRbG2a3ImhvbMOj6VMn8ohNF3RggvKkIfr57XiFojbhkpJ6S7DTocOM0V2HB3x
dsSI9E4Pf0tl/+oLmDyupehAeQiqLyaD+UYt+EDVQBU0ieWjtqw8IkAeF4fbsVaoetV8rQYw/gBI
msNXWfUhEAZXywaNlE0stEcHHNxoPUMTEQ84ulkkxt7lajJVPngmRYQnvuPZTBWGRLEAgeu8CW3+
sJ/ewE++5MZPuRpUVxvMoKes8qTvDtwwPLeitX1Tf4xMrLJq9BWLYPHtjGjQMIE9udO1FP3ONSPf
3jzvRcRujaEIc++qTWVTOfVYNoRT2gX0SWVZP72nha6HQoLzqAydpAABfCcxq7C1xqC4oufw1yUz
S+oFhTNIrTMP4hJAD1fpOv2NcIvWOHk/OivbFljnDJ4dfZfDRz434M/VitwYFHuupHf5YYTBOpJL
tBrgjzv9LeIf53tBhiWrvSn1h+Ovgv5DRnZtZKI2m8n91a6WfQ4srQrcvERDWOsjEAClLQj28RDA
8Lrbh9FV5yiKzT2ADoryFhA2ToO/Df3NSZkm3mWAOWn0mBqra71Cv6d9u+QRKems6oM9WON/9GC7
O2FCaRMLLlKlyqjvmPTfZceEAbnY1kUKUit2R3O/U1FF3bXTl+RkNGPXNNdyUig4NcPQfd0Cst1E
ewQ7VRn+te2G3XGQkuc7wUCYqX5mKfDSu9le+4SNEP3ZsEZ76qAQEEnBdz1FmI6Y8y21hbGb7QQ0
W73QUDOJJayTUZzsDD6XRle85+nc4VsW/65UVQss/E2Fo8iPjTxdasNNEWgcR6XAlq/fBO7QQJwa
0V11ceJ3uv8Z5yVJ6UFOnnPEt6sqInz1fvi9J/Y6tYjhyrEW8GT9XDoBJ9TBMpEaLnSvv8eoASVc
AgKGg1ranMLylwSfmq3kxSP6woE+vtXAYyg+0c9EsnbIv+CGW6/EUXanUoecS+i/iDKfp381JXCh
ZztF7/wujFXhjw9R8/rxLtS24pskg/eHUfOKJKWvdhpDK78Y2Az4hf1UGcthEld/2AxdMZzCXxa4
L2eiTJP118pqDuQ+I+cyeNKb/sPP+VWcV2/bk+jgnr6NavjkuFCy1sDtWGS4qgR6UJYiDqplTY+u
N1zQT+CcAciOC7IvAuDb1V2YnyiU+Qc0kensjYbHJBwBZgzjIosnqczBUI8elf4Oz+ifg9sI/IF+
v+gIpN1D6npAI1fAhU92djKsAV/aCItlgKrSDlt98ZokGSXf2c9P7z6w26YzilwVQFZOw/mswrVC
Yi6cR8AiA7fd47ENijRGuPdTxqdEZ2enyujB/cwCe+ubRpQBV9ZPFWHoOAmGfumea4HwB88Qcgdd
3JLIbS5yiulP5CFSFTbRG5cwlvTxLXIZH8RUkE4xdDGax6iJwQ1PSQSO/5XQddQ/QSCyBhedxwub
iUamcprKSES4usQTDJNJ6PU8/EkILs4Q2HNspJRaIjE20Q8pBYVI7rraktvohE6xyXjA7td38Hu4
ojgaLCb9Au8rnRmJVQOJyAuMmNe2T1SNL598K6wdPTBShFle48mFobuz86pWg+P7skNi/WaCHko1
hcFaEFKUNAlDpKrrSmlFdN8c5jMqfJxAhEabDzwN97LP6ZSmhmlPE7ETMIsBW5QHLc4qlDmJjGlo
ZhScL56rUgxkeh+H2UUo/xXcQSPpB0MQ6vqLgBUbUx/J7g39YphGI5vFOyiPKqkyUG2H/XG+ErfM
TAU+Bj2ZNsG3t7WDfJS3/ZskYUgZ1fht1oYhvfGUJsmifAIiC0kL2A4/bOWS27Tcnv80dGJmXe6T
mxiguFQeopIUQyB7Cc0tdzyCKpKDn8P1Xl41MlxNx3bpOYWTBf/e3r0Dq0qbr1KfGgWmkcdKaMvm
O4NVsVZ+1mJssbc2pkyphGI5w0lZcVYRdP7ll8eErB5xZps/jC7jAXfHlUXwRXJ8uGg94k4OqGDr
W2+xX1pQavM12A2gFs/FDDcVewMJCCjqAwx+WuNkjzIaCJ6eBhezgpCCXDn6o9DEQhwx06IFCF5q
1dWcfNjqbpynZyG7dS14t6XGtN75Lgk8d5/N9Qko2850hSLe/HAfuTt1eh7qf+gPlJKwtAo9kwcF
S3MC1qW9Sjo2E+Dod4MEMpyVg43xAKwZZpGlJdxxOWymhZsd2myfVm+aL9ZE+tPHxiXg3S/rQ2bl
t1pWy/Zj4hV3op9/nx+3vez1b5gtrMNaOYiCu2aQRiNMZM5525W+6zKgRf0XLpOyIZ1DhhGEq9k/
MFxXiVKI5Ib4APOuHbKK8+Nxt4UW11Tkm4EstGWytizAadPOfalnmsumG/e63W2MLq3Ao7QY8ZgQ
mwD7nQiu1f5Os09+BCCBTYu69Tw4NeJBjamgE5aY3UzHOCOTAmBpGxxZ1f8iV9xnsmID2C6hL9ns
DkhlC398BR3g2/uUf6wa34fLRHriSE1e4cFWCCe4zBv22NdhwKbQTo164/kOegRlFvhYgLgjQb5y
LBzFyaT7US2SyJjQc5ktBM31fFNDZshM43J9x25+YKYU3aVEg5fPnERYcDq8ArkA3J6b3qXrY7zw
3I07v8j/Z7EFOlSswQdcEiKBWo4oihOUxjk7Dd2JShH383vJ9BZ9K7o2xsmQzFnuC7RdRQVo1Cj0
+tK+KUPFIKXzh/7+/pE0tyXrUV89DHke6WgUBMyGci3ClFRCeVx5ww78pQunsQl4SUDhkcIf53rR
i4jcotsrEdRwkzNvzX0qE3EBdSNMvt3GqAWsBtKMQAQHSOxuMbnGKASU32xEeFCVyufOisku8Hda
HNooljBUsqkOSNvAJL9Swee4ztXWIntEJw9/ZcC32b0r6O5yvIEIyzBj5KhmI57LXd0Fn9Xa3Oy1
/ESh276KqKKBSIVGKSSiLZ1rgMJfKTzFP0Qktq+oxb/0xOGRxkCzH8BI/hb/1KPgQqCs5uYDtxRd
lDqw+UE6uz5O9//H6qaopYs821Y5aJgtAJgxzmxmukwppLikMBjqna4L72fRC96kaWiMWqJPz1/v
U3DvfSYpHnMbwujhPu/f050PeqM2zA6zxQbSth/LYqKhruq7RMcExze4unn7LSX8KZX6l/nc5oKf
dLz8hVidzUZAFUcOFoLS6pfv+c9rGobv1o2IxAkq1s1Hm+gLnLhokchqgkIKHCOKVi6VNqZPlTMP
mbe5x38Ax1qXcMj/s9XjElcL0MfhV/sBMTsrIo0pbIeBc2AwQOHLOMPAwJ10Vb7vHapufIVBAXai
zcFMkUcVDoxGpt8R+ASHmWCP83vToZzm5oWTru7siSub/MVgUGko0HX+/sisAWuXmppKsWGJ9IMl
JPF+Y7D1lNVqNf6ZeHl4i+OfsEVT/9q3vFCcw40OUXhEevngZq/S+QvX1jazAQl6AeMWWD+TIVAm
sWGRVVgQXOKDOxlglTPUWGB6oQmZpVSjH+bKBYNbM5mlzuxXbUZvqEOkFRE+BKLgVY69pJn58APO
nvrAtZEsibx2bMPUi2HMjGdCZeD/qv/ktA3a+qQDggXCuQoV2CTfl1OkZAU0sO1i5Y3o0YN7BXW8
pqpKQ48sx12QIjmGJwZHOaoMiIBuZMfWdPez1NVXksHWsd+aC3hQqMEgL4qgd7FHVjcKQvuBJ+a/
U+W5bb8742ZEwxs9+f9U1LGGMAVbGtOQwb4zEYnGp/tuGXF4xlc6m+F9VxWLwQo2m7Lv+KOz2nyJ
rxqAbE+dIHHWtgG71Jts1qTfJHTgXv1fTpsFj+Vp0WkDlZVZcxeoowZG/2psb5hDBE+kyhA4tuqT
Eioetva/PRBA9oyiDs09JyI8pBG99MiqXkNkFXW7100RFuuCMwyJjYMxQebsVtEA+UMl6C6IUtjH
WIQljriDXlPk/vurmSgkapRAuIQhRWtu5jqf4LuoKIFXkVNA5HUaBrBW9LCUaz7g9G0vNeopUEL0
jKmIVH2zs+0NsrcvNJRWhJmHjZcK2BEaKBIZdAw/fUV2a36zSv4muFc0Zh4Ok++Ty07GJwGC29Pw
eIG9fxVEux5MChDU62FF4P/uqgry8LNc1JIxPwHYUGSYs5TMQwbqhixGUixrP1Fa3DTgf6AKzK7/
7Q8VmO7j4YYv4q79AdNsfsrBOkbOaWgn/Bq2fkZiBLj7F7djsVzEw/RSxFql5q4cxuvApg343c/p
BYAQsHc9pBOQZ/N+64LNfI3MZ0RXG5qsopPw7i+1009t8PtaNMCCO7dMi+nb5X4EFc1R4SBFcHkZ
Z7S7pv8wZZLSEs024dfNiLiphyhc3zBlgi5YLCaBDYmiAYV3eY1WrW/RRbTSrzTbha+ptRZHf9VT
TFMNcMtw0VgvO4ZuzprIxFOvuOtP5UMt2k7wJkGN0Z1ekBci6F9lkKLYWzlh3dVoZAUn4/ImydZE
Mk1Q5o/F0gamhecCOH8mSHOurmkgACaS1jccPz1fUBqKn/PbGqGottcBINXUUI+U1rLIr7hKz/Jr
es25IUXuEkqvxSiVDrCsH8Ynn43hZHYIEVg+yZ9Cf2265+DQ1FS8UPHp6RdMe8T+fIYzUJEtPAGp
5w4dZTb/+KZwEMJzPu/xiFv/ipn63k5DzC6Njo3D02mzb/fn9ifZVp9gTiZgV1XsVhvvYGYclIkY
raQ/Wpo4ONf8qXG4JdYRjMFs0MqVrz2F5tm7N33nFT2ULz4bbD3pmzfSwl4w61dmXGqIA60vVzpf
3COP0ffAxAWJ4gY8o2JeMNO4XF2dlXLEOFCpGtT7vYxXal0FD75DvOVWcxB0FK0xqSrhZXU36uJ6
1MJPnQiDu37IgF5zhkv66LIxadPlEIs9KG+OLKO1fJW+1RYEkHoFxxj57X43T/y3VDLXM2ndVHif
Wjl1eLK3aRAwLFMPvcXiG0nuDtcmDjOLWOybUSeR2cVsCIF9WR6WdxKmp24Zs19dZS0bNutOnGxM
gaEl/rYyYI9pGIRoeE5/yCAtwxPFNmV7VvEJxbyXyu6EWAk4GujyL/QLKUPJ+nInkCOGgi7aVKrO
Wvr1X4SJxJ1tlT/CLfEbCVs2bP8X8iuLW6RTX4DY2hACa8+z715fBwgTzgqoaNTcduZi7f2mjDYy
Y8nLpV5EEYezaXNFQoVVihgEdkvqNDILpGJK+dbFz02UzKpf13CsmoLz0luQ8+yOeFERrxd+HU5a
+mxTh5HQDl2Jk3tbURyXSHx9MVP5QBKkw2NIoK1/jW1JvQXHiRzQ5/WovpBq2KR2AcUpQ8WnyO3T
8zdEpKwK6/rLG7QKZKL/ic7CLMh1h++kGwU6xb8gDQBaSwfFP2S9Llu1h8zoW+T1gupNft1iF5Fl
zFKL4myqZA90RDz2n1Rf79cd9754AavGsNf/TuPv3iPYMHDQDOyiuUtrXibXPXJkztB97RN5wdon
BEuPKubPtC4EXEHh2un2vu3QukyseNHqSwLhyrj100H1vX9+sh0bJOwxG33K62+ZfFaf9+05OcIR
tO8yOFiWME4Bs55lusGgR/wKJAU4q9wxPjzMp4cMAUFmm/7QsUFdJSXvgTjIYA6puKUeCiviBJ2F
5ZGa10TWI2evsXuxYVULe3/y0xarjPh+TYIBggIdgZx0dwTAKXtuhB5iHyq9RUwIjcbpxsfhy/e1
fRXxLPpXaIRnyzGJ8J69E0nmokuHPgnOJW2Zh966rWLl3AvUfR2qPQVZfeuaFuT2ajIJ0aZsL7Xo
DFJMp32EnoSQGOfdBLnam2Ud/KpqsrdHRx7Zwqt7FSNu+9q3nuH2xiB+vz6jeLOlcU8ctivM5YnN
bXoSa9y5ovqi4zurcmjFxF0pZxwM8swqjhEzdD+AP8FczvpVQ1x9wzESCNCaDF0iwsCimdeUQbcs
okETsJPBUSWtqyi9ZLAlMtpdKiC/Y0jWiB4YMbMgm4lfpky93TOI9x3S6npTNQjsinCyAGsckBFo
r8UqqFwmzQGy8xu8l0Mnsyf541PeVZI9M2p83zrR4fo6g3+hSRdthkaW+//3AhCocf5l2lRdLJbh
VLs2Ee8ntedR0SdwBiCxbDU5yl8MRqFsOkSsxwnu+Ij8deyOTabLtgy/+OgFbB8np4v//jMsz4v9
NNwuZnRJq+LnlLlFpe+G7p4oUS05eVSNWhmKx9bDi2ZWKjNIQt+5bS96aNKlqWex7KemNUB7g7y/
q6ARUCtymcDxyQRQ2af6YkbijX/xOO55qZLXObRYxSmD4fnO6QIYoDLq+uzDF7UsycVy/K/cYHl8
hfGYXcMEUO27Qp/Jmtcq3M5OJm9eumuDTm3O5mriv9lHJpxhmQmLbBZOWwyMeYRZgaI52LW5sz7p
EMGFE+M7d2hAUu8R/T0wdXYmEZ32c4Ij4+6lBT13ugeCbjYttT4SjQEcRBf8Gm3hwKozbjIPN+ln
49I7lLDCBaYpOQ09RSEdj/Wn8uJpZMdFeHkM3ECgkHqh1L5WT1EOnBwC9CRqxjrSCK5pldmBWLVE
PgVrW4kfWZmykzyjhY3Ew3gbWK8fmfzQ1+RF794mfmDa3IVNGinxpCdyNMA1X2OFNlKj8B7/kRjI
3FNEzxlW41/gcqhP2ftVATL3bbfzh6J0UDWIx0rTDicId29+z3VgNrSOsSwl4TLAXzWPeBWw8Fb8
Di+V/balH+eQcSi10PCjAcbQ+IbewZkrBF4kAQZP3yvcM+gKyiBW+z/5kJI46ij0K9IVozKDfuat
qs7e9c8cWbcA4usxOphUgwj4k7Qss1nz26RqLX5Jg2ucBEqOU+XmMU7keG1s0i5p8ZxP5sBLeWnF
TGM7OyGpLywTf4Tkj8u9TrqjKFKDAZuAZXuNji1h1U54iP7H2G77pCYFuGqDblRjHNi/TYW64b/F
gmRK8TvbYYQ5oZ1Ep4cwOR9FkmRSSCQACOiHCACpwbzFBrUfhXB94csC1/LPnf1K0GANZoJwZ7/F
2xqwE/oKUjGFstmYmisXIxJxWCq9fSrtJPDx8ibCmsTE94brTE9/qCFhF8iDfDAHaOEd4nzNG5zw
H+gMoUzbhSiK6znubZLhQn3n1XCJ3GRu93WD2zb5kpXRhrh8if6QHoYKYnpFi3rlaR6TdlEFRCKf
b6bo+dEOapty0816FZ0VY7XIXWrsQ4bqQncWzaOa1lCGBOzuypcPkt1UNY834nr2rRngsiKR1pDg
HzyQweMf98OhGyRqzsrtdZNtOjcSZHmxHgD+ZTybD21amQ5QAm8XkEeOxq+MSW0IH1Jd6EBX3biV
6+DDtgnEVUry5C/YHWXuASb6b6wpyBtO5erMtVNN8nII8+baFuYICput1bHM8usWk97P4Sze2JPZ
fyd8iKeFyXltI+FRvuBy1/Za3cvBW5/bpAwLIxQXqrhmvuXq/AeYwPGZs/69joOGeneCV2mpWGc1
CpqaEtIrUp+fwONgwxALjSPZ2ZEuZ62F69S64GtN7aNc2UD5k/rhqGKbR3S1LUtHDfdhOhZ92NAj
j9YJCGnPSMHheN5+4YRy6pus3aIq4fNshUCIaXjgc/z7xtUSXJyxi5NPR++lRPPmzxBXoXXcB88A
G0h1gACeYGmVdNCGoshO1090E+HFwejKxCiOLlrAJIAh6bA2CqBOjuon9iYOLnukVM2KzsKFKXqR
64B3aTvR7EfZWeVxz3dkWvNxCIaA0oM5IOsRdcN6wH4S5FobnmJIZwsgDXDM2t8IO+b9O1u/JX3L
mII+wOuV0F54E+z37+tJXG88lwkp1u3mvocmTVmkHQAaCSkLnfp/KYCZi78lUdwwUqXEnR2IGkr4
A5VSyqm9wkyzJbV+XgnzWr4BTMt6NU4buvcGj6nYj0I/9CXA9NIptfQpMOGmn73sroIQimxJo0Bj
HYGuMnLWTZ9hFTm7QYeau7nnTtJGIHeLfcyJ2dWUX2jTXmNAfeJt+jt+bsSAvEARYPB9yTiMFxOy
vcCCeA513IBmweFZsvtjs3PAJw2spFeC5i7F9ALTjTw6FMijLNUpCd7D0r8lvhOJ/A3htbGF/MsK
l6vk8mhM62QE1bMJlc3dC4blGhqAURAeoFPPr4JPJkkfDgYHrl5VK+6f/+hq3vRyXMhFvZhD54jf
4BITcYX9cVdIFf11tLgHOex5L8TBEbtyTpunY/pBFImdOhFQ+yjKweN7+fp1QkbOs7wsU7dhlTo2
1MG1LglMxEWXFwln5R+6iefvClZBM3vKy1LeDNaTcGirDa/Gnbf/ZhH0QetyMEBusB+Aebg0IdCl
o+aoXhS3XMXwCsSAMQhIq31TS8rR3bvtwgJ8V48WlPef8tkeAbdKZOH+rZyknSSzqK/Opz9yZpet
LPnB+fgp/4i53GJ31WjAruaMB+y6I/rF9kdpmLtHsW1HJm9h5KTjLuLpuZthxFakN9eFDfgA37Ui
1CO7e58ofQHCTHIIi+UyDMBnFIzwlujNak6xLp+fFgRfokTaEvCYHcTaprCLm+/yz0KzGlc96Xst
9ufPpMClMY0omG4NGOztpG173U1dXsH93/ipI7G3n/2HfF9bq73/tLV0/y6YcaYwPsuQeX4ba1PH
8jWRmgCG0QuJJ5Z11ZzlhnZUuCqs2VxIGbhwmD319XdbrbPLPvwve7E8dzTLDwsIiRXjrwfTIOCa
TgnDv/AS2b1qj8MOVL6A2J6Tt8X/YOx0LVteIgqjNv9wqN7SkVTFPBF8Rg0tppVXma+4GnEDF41/
LyUD7RdQkAzvxQntlNdpcJR9avWITLKz5KslNScT+S44xuuj1cZlahJynjFlzLxO8bQaU3R7V5wU
sIb5ctXhbiVLdCMicz4msc9wCaiPdy0bOy6VCHuSm89YEKr6J45WPTGB1fGRxh5NWJ6cOJR0cmCL
sgJYKVxS9kycs2LGcC0qHwSJMtVvMfrwNWWEqadITjCseV+wwQZiuT8HcrE7ct80A0BfslVDCNEQ
NTW9fM2Y79sRI/waF/i5fEihhiPGfOtioAJ3irFTLISnL+jGh5jiA3XjcHxVQW5nHa5umYQeVMmE
5IgH8zTj/P9aqaqsbOSvn7RRCwUbOyRk4jwFxVsqEcDqR1CP/KaRD01lkDi1QjYF9mECWgK0a8qO
M3UlbQHj21oCSp3aR8pPGIJCsLyfUn4woJnaCt4AOFMBg+ljLn9hp2duvMpcOe7v0opa8oMghplt
RzFTl/Mw43RJl9bh8JTHKD1ri9ps3KgYkssnrfXYZ5aLv4iv195+h/WEYi+Kq/wPEX76BZrfRxjA
2Kxgl2pa7oBrZPWslE5bwWXOiOhwB7GLAh+FqSgH6Zc6hAbnW+cWxFKGxyYUJYjQ2LtrmK9j5O7j
ih1Ru8TrNDlttAIj7i+wvZptIdfdmRV/hDMPErCP+az/vYmkK71uJT69sL7jmGUunJfJ51tBZ69Z
oO/RPZtbmVdDfSm0GwfqMpH8MmkKrFlW3ZJMBDYjtJlXGfS6sw3AliPNwiHpa6LQu2cLd0lU4Cz/
BOoJ9LUkchi575SoATgF++v0mSZxCZgIa+cJq6zQ5Ttc6/fmbQEyEA/BvETqO001I528tyXOYeHb
2kuVKolP951+yumTWuiCrJJ0d7M47TMVME6+EUpQaG5JXnbTKPqH9ZVy9JYqJ2BH54OnDKHNiOu6
Ip6rFurS5vTG+oU/o+PdhCf9hZM2D+IG8vjrP6xnR+TMDXfa25WWy1bGN3FjOkLfWV3W2g2QgjVn
fl1uQBnRYe6F/d8rfS4KX0gI3rAdRhRI4XP+f4T/vfUEKmgdxzCgJAxXTrz/43qlw4rskOQAo5m2
WPIIFWnh8xRqMEUKAIj5CaEkfrW0Z1pA/Wk+2ZzGkVwPAE3Gf+c5n3TtoakAaVnXhxHvPdKhOW5M
JgxBAlwtj1CIOeiDV5TcwjJnbd3pj/nwfwG/+25D/EWJOhXIzwzBte1/Ebo4u9J+ncwHLptlV0mh
kKrVaeJ22H3U1hi4gYOhRsitUcPmyqPPoVf2vT1E8BaYMVn+f4yvD4aN4/ffmfp4v8mEtvjitzEa
bAlt+SZZw/JMfWCA1zR0cfywwRgS/Dy2D/a3xkR0NiJZaXlFhHWvj5JheAmWbeNSZ1fJUMCA9d+D
anhrGZiectVhHGITLtL1bx2CCEyF55KivYTSG+UkkzKW2kr4CNtQUwqqJXZNYhm5DD1n+Napxk89
TFL3+sxU9232vVItGkmkM60jYkujR5MvS3+rW2VayxGZW7I9D/7b85CwMpqqaEOdLhHxJAgZkbex
UV8OfEJGxMaK09+K2ieoNo4RpMfxMloHufCk0470E/oQGY+z1KUY8WOtmTqvRpFEHot5TZAER+eT
jfjsOZQ2KdK4hdVIhuPsAJnuUEKITD5V2aNujZg41H+t4XJdKIyQNZ7diAvl3RUgKtbh7fQ0/cnS
X9fhyCge5KllcwhbCvvq55TTtAWwwZDnrETa+hW9JTGev3BwI3taizrrwvmh+h7g/HSPR19B6C5F
CVs2VFKC4Koj9jUqFHtOCEiETdUoapPAGjxoyY3X4W6M0xgHXQ8XBGjj7dFqDzR57WkWUasgGiBT
3adb1WzznY1rkRAq7VEB67vUZAGQGOjPshyRNjygbx2DrYqhM0vMzpd9hkScMsLKseW+m3K4qOWJ
Fv7/oUIyP5DJnYxc2E5dxVcT+NEuht3psrEPWSJXpnCevAtq/MRA57vo87yC4ws248gl15/B0e85
lEqIUOiz4B22YJZ4EA1wjaTv0N4w4mFJv48lXSMtYv2H3/0HwyeT3rNjUyfvvWq+mQyxJw/7hsPV
Vz78XxiYBvOp9cJdLIFx95MGoIDQBEJPLsrA3Lu7R99i+zfljv5PbOp5O3jjXZNGN6qGiFIawXls
2z7mlaioC9hRAxqTmxE01AT0Er+wlSmWAiuUP/LNfGZdcAqeu3X1R8ksSAZodEr+pJZdi0LUtbqo
scYJPw9tGCAx/vAxbLc/GUacwR5ZyPA0Qw1Er+GhwHlvphafSYa+3EJWhUuPu70gPmQjRRrgNhmH
k+RmB0PkycIPnm6F15mS7c+ChkickyOLefBKho9nQNfH5xVyIfar8JI+o6Lrf/WnqfOXbl+xoyWi
XRvbMz+gLVGrdMxmI4DCuiJCloopCiwX6vnf/EdnefkRAfr5zdUGQFlVka6k8eJHH1syXimCRy7S
XHuHbpc8pXiVQm6cSBehzbVb9SInDpKMpIJIcSuwPDTymo5LqBh3lOnKj8mHzWBqlbwNkYWGgLcQ
LT4ppTAydjorHMhhy2FWwA76ScyKdHn4BIE8pRZ5jlzplRKZxb8UrjoGrr771qlz1NrJaDOtVpn1
OjO0RVr6uKWlemeRgr8GRZoWlvQwPplUJb4KvfVmZ8rquM7uSrocl6YaIA77SK1ehk1CbD5MB3+L
sTXJsMsL5s6x4/LbOsOTzIQDmhix57U+JFJUC5uuPB8BRsYCwCQc+OVYQFQOzS8POt4Uiw1B3V06
QsAkvVzxHX1vGc5NUSUxZRd263IdEsgMh83cpwBc2lMs8dl6gWtyzpYi082J1eo/41KKsq3a57e2
Lqtg+6woregkvHP0NkfcJhuy/OPs1tXXX9Qw0C4ddg828zwteqhKn3hk5ySwcomh26DZyG6VTt07
v7jU2R5dbzQAJ5Q9UB6r91w5DnylUOwM4eyJxO2HSVwWe8YBAjQsKpt2OpA48usCKsW5deCCGSUX
zk9zFHe6tWT2pEJo+HLYmr+9oWTQpN4PXCMtPMvnI/kUEopjop53aSPBPxzko7X74PkfLlyIppLA
nvV4Sx8t7lSFnARKJVzSwPumm52d3rQ0P4edGqZxIhu0vqsmpk/GcuWWja64HolLtRKnKlLaTYYe
xm28XYACF2MulEODv0HPXKBf1vNvhSAqDqFyXhiJYYcE/SVeyCagwSr1kKr/Bf689hSUYneO3owF
JOWQct43UZ+iWEfLp1htmid65X4ui4S0s9cb7N8IORWw+WjkO8G361QV3pzAQe9g2Fm1/dWNYhU8
CYzbKs1Ga1Yh8NxH9crwnadqfHc/x1XK/cTDsjiAWiuodNFSWaCJqXArkdbiwR16/GZleiUQKBMr
6YtMBGRFtBsdHPxsXXs4aWNdSygU8+c0d1whvJnsHdEnKl+TDzq5onewqQNp2Yvj+hHOUtGJTSQd
9/NL9LZPtRbwRBIrcMQ2bqq2ujUqG1/ELyfhjxD2M/HF8gfA2eMdsuL3R1y2Spv1atVstMbB+9QY
NEsOCQ0BudS4AIBAnfmg20ynKT9rJQAVB6RMinKLjRd/BPu3YWkmxWSCbSwt2Hyus2lUAC/lK1Q5
CEbnJykr/W3ux3GyEg8E2zP116bdYQHAWN2LzQYuHqHs8k9qgdPN+I8DliynX/qvUyx91diUkTqX
3F79NJ4Pjd6EdkvR3bE9tpLPQ67n1K5i3ZHia3aR3vRzCObJS3h7Sr5meMjFIbyH6ult6O9dtRW4
jfzw5E72y61eG3ddGmGq5FM6sH5Osww4AS7V3FXIXTm8gJv+TcZVxspAmyhlsEgqSHaT5uG1H7J2
XSrPrMf4scDp32jqbbUWh1iagQNoZrv6eAKvzWCaSUCmtXT8BAq9Rpq3kH2ck5O/E0QGNEvizCxG
xdcMgD+2eZOFe0Pqs8nD1iDi7v+zU0w5vVxNKqP8ttuU59WqKwToRl9oAW5Al23kOvRjGYIM3W2Z
SHpg2juYus4lIN19+lbV1EGeXtPZNB1txLbvBwA8nUpV/8VtyYAFANkItojzKWcccX/rY/NW94ta
zG+knPzl0nON4g4rS0sYsLH7HYUoOFH8XMNfKtzNEZ9xl8qjEy0BmbizABBHCkYjb7uZag28ZOqo
6DZtUakTZ7rRAH7/fn/45sV1OIEE5Al0kOZIbYdnsKLFlZwh+A2GmnxCb4cjEb1M5p4HjM0YdT+R
qCo+sq5rX66zqs9ChgxKZ15F1I5HlWIPz8Sjz/TWCfG/QsVFf+GEbGD0nAyOSBMr/NyOXzM2ejcm
gH9/OxU99mGhP/VN8k1hc9ipadbkIO3zukVvnbH1qbpfTLds5KijJaQLKmEmLFxU6ZZAOE/vJOLv
YtjKfZIvXK9l3G5czBuTQxRf3pnWzhOEjBy/cJ3YVcEfLfya5qgMlJ0cbKmQJKYuDBUdK7l7M5W6
f+gtZE+DBOzreaAwAFQZPCRnaxoD/YzHSqdiGbTYPdL5Bl0qMm4Mye07txxWLdFBSq3Ia50AKJfF
Efi836CYTQkzdVDpDXB3CxsEKkVEqhc65qx80t/czHqnRWk5gR4on/q9pmTdOOYFnBmEZStVObLa
gKzj5R+OlMKUxCnCitHsIvTrO6HNPy0/k/GifcFNO58LGp6x+2MdK5q06zTTf09Gxqcy8FfXun1B
EkRR0+Zwo1brVT2du9nkzummojGYeNv8b3YFi+RajMHjeEqf0Cx1Qr5igoAyVaFQwrxKck+QlJr1
mO8kg959ds1uOzSI7I4FxRR9uLdWhspxQfxT0WcW++ycMs5hPv9i/zwcPUAYuTmZRK7lxzuKqshH
jKcmMjW9Bx0bZkEDMiUbVhnUMPiS+3Ihxs1hVZVQP7DPgVM1ZBeiRGsKVe3GBqrYicWUH+VTTDqn
Xw+bfOyKnINPGtJ0EaikoWXlQTo0NQkMaaqWBzJplvmBzoZBLXOb+dLHTxsIaPUo6JQzwHbyUGvu
7bAoWfuyCM/cjX7Ldj+jyqxw0cCWk5DpQcpqKV9df2katAv0Ir7O58/HsE5Ly716YgVfORSvRO4+
yxFEObNQ/RWjEKx93b8gWSHrVSBL0tdzLO9Y0Gyhxf5uvgZvKE1CfddM7JNya15XShLkmvFhMJtt
r2qQj8iCYra6R1G/8pVlfTN7slmpWa4yCLO2HPOAB/0C8QiZHmyQcEhOWEzWGtR0V8h7jOHU2sX9
+zWVTXhRuYP3+f+bzWiwZdCJDZdkjgCTdEiVN7bydAhC8Gb3j2mMxLc7cX6nSCM4MR17UwNb1OAN
IzHOUWGMaD/CGyW0cj4YRTBTXUs/DPo1Qwt/4D1wITQqEu1WEj1o5Ntb8Idensne2qep+WlYlb8u
C2C4dG1i9A6fU7b/xzK0VNg87uAVgWNUiCuFgCKXCecuGc5bNebhNSXL514N3ct32xf5AKW2JjcN
HWjqQdpoFwdPm/EgITgxQC9360JC19M4L/bSh+rNj/VvpaKbYpGZv91P87wcRqyTb/sLOSt/cDRS
qkGZa8jr+w0Lulgf4/7Q9T2rU89p38WwHaMRZiozaHiSk6hfEugW/1/lsUfm6JP6aVsixQbM0O7U
rNil0iPCNRhIucUIQ1sEi6TBszn+UWbGc2uz8VW+L20LYz0PfarnPDIxyGhj2sGQyPKWfNofvG7k
jAso0uoAE8WJjRxByGpRHwEloMifzKoHV/xgJlZ1l7lr1WfWbvTb6qM61BOe9tVfJMXKwo6pVx0u
ipCy+Ll0WbtMXhLLIYrwfHQW8uNazvT/fBByBO80g0nI9OKVAhZN3uAoN3YDhMkdKWTdK5arltTH
hHSq1CU6UpVtUyQX8v5b+S2d98DoJZLUgmHVjxrsZKTzpRkR6r22LspNIwA/8sFH/DRe8CTdGMJ2
LqL7WHxQNixVr959SzPATeWFEtXvJdQEXxVEuSzAjXzbjXJpn+05W9nD+UoXvJmf1QCJ5mD/rTbK
6bHsO0AS3lXJ29+GO8TvuGlzGadJvxW4nx7w1ZvwLbr2/BcPjYr2OseQHBxdyJAjxSJhYKvpnpG7
J127k4E1ViZ/gQAUtWausXFrc2kH8UPnbxui4gbCmjHVZRGnD5QuBU/eSfOIG1+KGjI9wWYEFApQ
sgR96YyTtrJ/KTFle+sciUT8UOHtjXnqlMTYperSkh+WSTtPgOwKU5FJG1xpF0p06OIqBYGI5Y2a
zDNuzn+hXdqGDGzbLyAqyXmzh8AbqL+YSGUvbktP8e1Kr7QjGbQpgvsoJjMoheOgeDZol63GxPDE
R0fR9hdmfvAYnrvBQtBD7F4whoTzb+0EHLIeYiTK2Nf07LX78rsl3DtnA16W0wRo3pkETY8qNnPz
c65ulmJy0Dfxhk98oR99TRd2iOi+/Et0D/xKQn/FF5xYhK++Kpma/BK8GlupsJT/Kt6Ska8A4UCK
C9opJC8D21hSZoYFP2Fz10DIHA2kKgJH7e6PY5oKObsLXmg7+29XQUwTyJsYoOpbIH6pSyCcwCvi
KWpnmrKlF60IATF/legETe7syI2uYFI0ft3AV6zMPf5n1ZVF3KPLNgjk366LQFmRr+9armmrU1fE
8HGrCEkkoMEcockBq9kqjdmhPoeCWNqv3Sc3mVvrtDzwmiOHRAZ/FsLkKUYhdujw/6tV2RoGjM5g
sk5TGxuhMxTDqewtF+KUsVGB3EFAHNDsbZ921WJTTEJvOPyhK1a9PSIzXzAKkhPjeIjKEjdOZHAs
FdHXSciC+4wwhhtIuwNeqEYm7zIscIZ/OaGB2w1dQv62D/R7DJYb6/E3NnRDV7GyYJi9i2F3IL51
miR1+jgg5ih7ALTVEG4brx9CpMp+3ZOsFYJcAMOEpkmRq7HnkzHQPPEXbSX3ZKclUH+CN/7C6dWh
ZEBszP226t82M5v6kUrVbBZmIvCZHEfFZ2sEeKdijD8x6vIWfGb6vpJb54dP5A0BPHVghSPQygh6
rVFHgDgk5LV55PQzmaJ+E4LbNA4w5+e8Vi0gQLQc8yoKG5Crg0Uvz9LwXabRPDQ2jzIwrVlvPZ0i
ugGfWXk6GsTRXhLbVhnOi3uIIkziOLNNqAMkpYSU9/eubCjF5xamQbgNFiLClFzZT6E35fJ/tmau
+DiGiBr1MZPYLpBBLHaU7uxhj2PUY8wvYirROf5u5zSGS0IcF1Hstwln81yHXW1Ryku7Nnd5vyDg
1ztbaqdHFzqIyjSBAAos7gZ5YYK4bSxH+sKzWl3xn1hs8SAR2fQ4DWN9c0tSnZUIULpTrDdT7M5a
VQiazu9rJ/r07SqLbYgsymeEqxtPtGrua84t2qqM9xI3VUFNWsxYEZ/HnlX2Me7d4MQTLrw0xMHg
5pdDiPA/LR+wqjr76QocnAMu+t9wp3FdtPl9qMWuWcQeN556MlDplR3HOV8+V1CsL3ajJaqMrDsT
2+klfZB5TOMp+il1OyOP54bdRe58h1j77YzC35SRSdx8SDnqjVhzM9t89Ji0D2/DYKArI9eDt/Vh
VTvZfBS5sSwK2kvZ8HnDRWS6hsrGTAgBDP/7NAcoaFzP41aBAezFNRU8Y0TZw0UohGs8WQpU6OKU
rN8d2qxQh8So3lY1+ac/5zx6Hdh0cCT1mfZhzcrFi9UTqL91uTuZhilBo+rXrhvGJRsOW2Wtduvt
fhtUu3O8AzsL/XLn95FrtQwZMdz07F6WyxlphFXOX9QBzz14UKMD5LPKlClwO2xqeXODEkTWyZ0z
q2SjQVaCz9viUuRsL0W2chVQenTeEAkVBMaQgeCJnOp6CdkagTGkvQwFbtuAg2jVcSkxexbw80AL
tBWZ/k7qm6YSUSi/y4FJl9idnG3mRuAHi6ZV6S8d0RckOjuPVKW7ZMolzOCE6NpWqgaMvFShwcCp
VcfzB6IWCXW5Ht0765Xy3XWqOVElNH0ran4hlyFvzYLTlUiLBBRs8B9tJ2lS03HqhYLoqNmOknGl
o6aZgRzehiZOJS02G7Y37pfVqGvraHdoidi/jZQYIM/i2g9wC7I+ax5Ea6OH36VmAeHAPX3wDlKH
ADyNm6eyOWMoT6cITWQ4fe+HFbosI9ZEq7cRYEXJ5NR4RHl/z2KIHRK0A6pghuPoWjicV89SBr6Q
lEVDznG9BMt8pmyw+5v4URBIC0s/wewxXsfHw1dBvaVW+zOTHxqevZye7tmFg7fd55kV8CDqQdx/
IiKYzUoEfy8Z4AExSynctJjsLpXJVRBUAXBvLW1C81zsDnnqhWhlqtwSIX5TKiX0v3oDve6Xu/Rs
bYki2ZuinNgkuuzLwi/9na7wgFgg3DA3e8Su2MKY5xOe1HpQ5wVXVDo7pQZcBmmSHHV+bixGhfD+
av3rV8TcjVw+3UfgrAGWpJAtl2g2V1jrY/rSsTI6Px0/y+FWxvaR+bRt/jpkMZJeEobwXhGVRpwd
jsefgyudNdYXRVqNkwBkV+IZRkP/7MeVwqbRih94oTbsmeQ10lvnH+IA5gS2n9k/a5uy072q8HnS
TS9oZKsWIgNywZHWILz98gkdDyqxd+o4jfI1QRasB9Dv/4sPJw7i9g3damuX/Zs99/yVTEOTC0U/
Kv6GhVz/D+/ZoYSnJ50up8J2f6zqoC3aRPp5OvHd6DJLNUy6KtGMdpEPRhXhACNOsAyWn3tQHtfP
7edwSJn2pNeJ39f9mwp3NDGVuVNYEvVprqk805RjDcV5tdyhS03TXxuttEw+TqzKnGWGrKxc5sMw
VvLbFZR0HFNApAOBzdXlBKGr4G3aQ6a35KUb2Er9ORfcl4bdy6dRxSjOSAGHfOe3AH1ggl28E4vF
CO8ruKY9jETSjAdS0RM1Vt+Eyx7kJ+DgpaCAOoshu8Ds4RJEFFMFqabdAH8zH1s6WDEl9yv/nXut
JRDDUsZdcvbFUGzRe2Ix54BN3Wq7XIee/o8hdgH8p35Hh2/5MRC/+Ex9XET1tX1ZkDdNcrIsKVXl
gN1okoz2gz/atIMIu+uCgrQ9JRI1TGX03FD/EBYkrqvtGgaRjI8YYilRayGmJwVKE4BhUhKvGNEz
4vBscaULeVmPScJXVzA/y6mXDbPbeWYlEkPn10JZsBirpgWYaw+qMjfWz6uNqoILIgZKW7yz66q5
O3yN7UtqSDCjBmXXpbH/Fmz/BeGMQXcQ+WHlPEbu1gBaP3ILOHFaBx42N3ffKljDmyaNxNtvsbgW
jzJMb/3A8R82KBiu+/r10nB9IUTDClttGrQ/Mkdo7gUoWdH8xRaX9aEcWqme4AkNap66fGWNmeJp
fMmK0sXiaZKN3PxREeDc59TsTgamNMKbIEr3JXgc9R/d3WSF5DrhnwIZwutP0lJcOwempTS78JuL
x59hcs/QoYSeBFlCCzr+regWpDv6jh32irizhcDqL/YkzzQ+t8WWdAbZir8Wcopb/qCZnfILMNZE
5Yk4HMFDj/sBlVMg0rrRVMyYpgCm4bRKZ940GWpTZ/qiEfkICGlqNzD2qpFcvlTpDwZvIXQZsjAc
QSsUJxF7E902yOkI4UP8aCB3L1yf25okyZxpq7+zLrDDTkZJDNhvX4wHnVH5U4QfzsXodfk57vY+
KN8/COM8MjVm1Zxo08kH8+FjDSUqCfjX5hL+3p6rwkHbYjhiBhmbq7wVa7V7IW00HZXJpuHWx1gl
z+mkyUnMfZaYXs6MCY2zh7szWpRvvDJRKsJsuGRJUntrJdKHO9k41vCEdMzlSDoHZcTMMIxrm5S9
SeouQu0tWArgp7Kb/JEypbr5J3oMzCdnfwugFWJiK2kYiWofAX4FLr/VK7VCouBPJvalNaQRBN0/
7+8jH5mDdsaA3YsIjtol/prveBUFdie5XYm9f37u5CGXjEl5Du5gncBPAUVfq08I3JYl2t7rNK4R
8INs24n1HJKmilpxkPijKpNwqWeGRwzZ0+PujZ3Nx7omUmJo2wazpRZZxqYVJoQtaMkO+Od8ud+S
s6DMNm1gBWjhFtmieAjy3zFx+h620xzEpHx+yl/wHpcek21JeuDgMIbmk35aaJtXgcykcCsaxYB4
nOT68RzEExWS/xCv6ISP+XtbrdzhESyBYvY2wQCrbxrYWWaDcNe/2o8Ss+M1E7wkpqQU32QJkK6z
gVzWlj8CQDuBYwJAIRvCdgekfJZ2QRh5DKki9xqZ+fdq8hd8n9ivgEIUim71bgJUEeftLMS5BhGs
UcqKwblAfuHLHA8oLTfVg9XEO575so0qgQL7BD2en9G2IVDmKep+12yPi9Uojq2fu5UBoyQWSQ3b
UjgV0wDduLl7KGbXZtid3ubiUTp2mq4nsDXp2tpBPBJXroa9VREBqFYPlC1FbC1dNlpgp516BRNN
Zzvr8GaYk5p6WGJyA2AwIYZwfBxyCjYhx8vAdDb/b9ceSEEUxlHjgf3m0fbogz/JWlyutMWv3oF9
PKBl83/y1ucsoxOkXFiz0GSMhzdXiRn/H+kA35ig4x1gYOlcLIdosK3kqnTn5E8OOVPDWMi+y2Vw
T1t/lvVm0AvaJo9gagYTY/4iIWpLrOGEE+8QeAaforAj3rvJhs7QwpZaXKVPDrOhhdmYo2FLD5Qd
cl94zSkmD1wWwBBwbGlL4rOiKtKIDzD1P3MjINpoUBH2LHmxa3JPRyMNQcS/a/Os3L1DvEsLY65g
ota5QJqp2a6bAYS7LE0Mqru7pzZhyjg13rTiNBaDGA1iIsKiKnX7XWTczDW46L2RVZMSgNN53X+J
fXK2SOUt4Gan8HMLi9gy6HEarb+MbYWOym9Ng+fXYAnFpCpHn5r53Tcwye6p9K3V8vR/Or/aU4QV
uLZ+YjiFG7Y6xCUXn9bH97KcwgLnYcAXDJuiG7RNyT2D0pB7LSWRP93Y0BBK8GPeKTtIsxiKKqxJ
+Uu4nnzYCeBjSSFOq6YTAFY0ujE7SqtSSTOmrsGE50lutNMNQ8g1pEl6/ARR4PaedryewT0SmFjI
tW2jgf4xrrzDGJowXs6YGteYLmlkBb7WmsOH6Odewc1N8fUBITrwVaTdZ/+gdNLfn2/MftfzljhI
fwkRdsiqGXkU7eYgxr8HkistPaucwa4qtpmGxb5IargEJMV6GPi75okIqCEMWtCf92VDmG2eObYE
Ji8vBIOhlazKjzWTK0CZ4BvPrwCKvx+QvvXUlsUNs6D70qe8mbNrHf/s1eQjHrAn26o48WmGzahs
VwB/wP9qNEDXLMHY3L15qrGBqvf1qe8N1u2odP8rQauHFfulYVLTqyPaOkbimWNSzMq7eawVXpny
g1/dsWSWg++ktTuT6SbtmNNCTvEG2qXzZB2atrbMxpqJFYbMSM0yeuHhkjrjVSnAf/FaJFp5jGPB
rzRVQWzkQVnCiqUDLSeMCWAQs34zu9iAwVJtTvofkClFteNglhUBWEg4nYhz2qgHyiocY5usFWgi
nz8dDIauNXpe0Qmd2FhBVJGhz8WowJUheV4Y7mjNkHVs/O0yzpJeALKtKPNIDISimOVNSernpxo6
4gWbIwCvamwYDYWdYji8ZgEoP0K0nPCi/wYtqYi7x2MetvWBBCD+463uFPvnXcE47n/wBUFLqvON
UJfQWToYll2d9mLxIB6oXAEh7mQOO3iwvEqe1Z+6GaB8ZZrSKSoWK3sM3nzHk8DeQmg00Sav/VvS
NW5pC/NQzuV+S89j0KIlhA1av30knXxMyMpnXS2X0ri1xkVMDUg9CU1acxVVdG7s6FgFsLrrv/Fc
NtjIZ10pZWBC75r4iAly9V4wCNszAprgs4VkAwL39h/H1HY1Aalp4ZfDQK7cqcu4fqPykrFwzZvV
b315cLajyX8YXpweYjpzGeEwlmzzWxyVk+u8S89Cr/HA+4/Pd6q1QXKgKT8+gE4TlSghBoL/aLXH
TtI10y0P5yQHJ6hz5vHaqyGPXzGnDzaj56cCfVUajasBa6kWoHL9uaaCAJsjJhDRuuA79jsNpSqw
gaJqIcHDYljeP/zYo45gcP/YMFygryszYZpobUDEw/HBgEBC+OUOYZ3O2B/cUUaxsV+Pvj0Rocfg
PZT/0i/e51DqX/mnjIkk0fJVP151d0f8AypIz6dkDLeQ14nE1NXpegCeT9p+TulaQj1Gzj7YoicK
Gwk71SDL+IVSFe7Rh4AiikdP9qZqYGaKHM9UcyNl96KKFes6xILlHelk1MIeooX4e0j1P8SKKy4E
+mDaqqbv/ZG7CKKcV7gjVvbBmhJDR+fvO4KekpYMCqSCnM0B/5OQijfFjqWfSjIgephQXJvq9udT
qEzbEH0LzVWTzvpAc+Hnijdvoy0Y3M+1UataUQXyZ67g4wl+qi76zY+WdXSYeUGJFyBwR0vanM+H
3ZQwNBw804eMSUVYWSjs9ngZ7czbUIjUMIooVd0fBUmriHfjlte0b/NKoZIygQQ2ARxzq19Cqo6O
K6IA2g2+kZHvz6I0w5eIbvQS8cBjZ3Pd4VadoGGWjDXxE4xOK24VFXi0zFBVBT52w/7Cyl6MRviK
HF9A9j9Civxe7TTx9XYerfUvWs4PdzayKISOdG3hZEpJ8AAuETxsbSqeDVibr8AXwz1+6YNcRMAm
yUu0xziz7UVGHOtlxl1Am5ilCm4mGdQQIff9d9wnH9y+tHYh5ECIbAdeeRFJPzAubW+y+UStnRYc
u2CnMuiCxhvC1v/y0P6khYCWMJLbQ5jLTOUgNibhXBGZYSUIFuYZEXVsd/nwH5ONZhqYvXPXzLcD
aPbij4knjCAfGBimT/lav99YeNMpVc2/0GEI4H7N13Lg8EW6Zaj7Gt0sW3T+7uG8WbsA8d9b/4RI
9LB8+DFhjOCwqGfREFdJNXDuwWpqvdLRCqrcu7aGMBcsmvBo2ahH55Zg8HGIg7Qx/TFULufCg8Q3
0Yf6z18stYhdhGIUUcD/ntm9jZoHD0S/1R+WKgdX0E+RCnOj7kuD9GqIMURB/RcevULtgZnczxfC
LMv99iZlrIBfKZlcS8f5RwJ0Q2zCkardp80g5BCsvw3HieLR+TCqh1QFgQ3hSDsvSQ17q46X/A8d
k8hBjrs6QOeGWYU/k6BRuJIpn8qPQKFsaXdKLlUauhUV9PqBrAMxiUnCBFcjq8Oz5d5+AdHagPLB
bG5kchwOlHPkWTunNg0ydAGehaPs+tubKK52gKH6pWcXVini1kBoklj7GfM2DAI+uu4PW4lP7QDB
nZhJMaaeEb5vZa+8np3Y+QZ+BDfP0vVAxPxZrJqheQeOJxvrRf2yv4hP7nGqx6BhjxJCLo1ylhdl
oqQySn4lNO/dUeZIvxaVWJeCiyLfgLCDaZaaFzsq/gqvWPzlu8IvgPX6lPpYsIqqxPuC6dOxyS99
laChOuh2RAxUoG0COjVjGEiQkH5Vkk+l+gaV+Pz3EGff6pLpzbdEPeWrwF3OzsrHzijm08laIhbh
A+ti728CO9UdHso9W+dvp0Qx0TyzAMdO5PH4EQIlG/H2CK+lB3179SPiIU3KGMUFXuQc4GHz9EN8
7+De5uBpx8+saSzWI9QXA3U55pkHz7jaT4yFiH4OoXFAlk0jt930dMyws2/5dy+cqEsucXQOp1vS
89iExA84u77cnvt91SwPB1ap3Zo2yGs8etxBSkMUJCHOkr95jFRtK/aQNHX6oZaCrl5biX0OlZqS
/ytYRX72FgkFyDFZF1JSkWRbR8nGQtirfFHmpen8G6YEWD9sqt2aD1V8GylkZ0DPCKpY5uygHHB1
ECPkD3ZQeruUv9jY5GAGwkaQUIUTUR8OVFnovUGUTBo2qZay+IIbHl7im/ui+bt0MRf/XB6CvSAQ
chTMSRqZ/y9/oB0apNreL9wsWzTD1v39M9afdvLyobvF6KRwklDzv+OPpSHDCXRn1MGQqHSS4G1F
mb+coqf4k35S7FPz+1Ot5jVX32b23GbUrXruAHVz9IbwPAIU7JVmKRYx4mFynzLaW+FqR0Wn0P7K
seh53z4crNzxna3Rd2LDJ+oqrwpwiIZ3rWk2CWH2PSmMChdgWEBBJ8CN0SCv23HdB8Iayg6rO/PY
YhLcrUnQu8zUE3Wmn9QXMneg+NmAQK/ktbbpUn3uK2UQF+PhNo79fXHcZF5xqZ+6B1LcmzsoeJn3
y/EScjxcAZ+2xQGC/g8s6QwQNHuwSm2haJ2CKcQeerwPsAN03CYij9RT+W39kE//z7z7kdIj2Mk9
Cmlujt0NWGhuEZGJwff22MEaevqPKhF4PkChETlQ5VtX5dzfeSO0BIiLdKolgvwZhT+/tLdgltpW
iHr4rUBr7WGUIKwc5SUXFRgoB/NiPgwOnGaWA8UMeirEKM4aZcts5TGt6yVNf6/8pgLNGIQonxLg
U+XITonHDCa1WKvesh6azlZgaY6emBcQZ2K7JW504hQXqG3j5DBQb0MWCXV0aW7NcKo4WPcxIQkf
j7GkU22bOU4gPYaJ4eKsc/WcOHEGI0bC88Dg5iPqkIBOBGF9w/FxpwIvh9k/lKadvBH/t5T9y3BE
ocLjKQai6oV/bKjFvZgRfx+uIOMX1Ui7Djjn95JNYzWs93pfan5M06+QkklzOD/BmXSkB5V7xKJ5
2yiZD3Zddd3GAimBvbjl9D2OUO57ZFC53HUtePF32vC6GqRQ2cS3M3VZ3uh3slkYvNRtaNTdpplo
dsC4axFezUcJunxTOokHo3XyhHCYYPwjAloZSo7sSnxLWOm6W9z4SREjpMeZIFajhdYvaFt2i48p
Z03dHQk+MLgVKxoHhKKK2zWpG5xsTRyL4uum1wi6ux5pmrdu6TftQtuWr5RGhfxzpsyXcOhNlDsH
9RVGDCJ8aYDrjJX6GnuMqF/6iQR8BRwotpxq0WKFUVODx/L95YQR7f4egv03MTwXnNE+MoONsCLy
bCQlisA5EQVTGeMdJsFjx8mWIKcgRVxOX3eIzT5pHozr9ImWlO6JH8SdJ94uG9LDG1N4yjHzMmPP
18gC8g73Kn+I4GLslN8c6E2zyKLa16dzLtlTz56Oy7QAuY9n0sz07Sp08jOVKEVtaOOlg067Ll5p
VyPeheQ4MvkIUMBiiUjzghqsBnN+lGRXqgFmxVyojsDpii1hHFIt9ED5m6bR/jDBYZKr4X0FxPjJ
HZ4JtlZzVBYdbGBqeD3/xzR4IJowUalaTB+Xb/9ms/d6rT/sXnIv99Bb5t2G9DTh6o4mmJ7Aqzdl
ELk/01bk95PAmcnqGkzqYgQ/cfG53jbrMWvtaHoi5xBSyEGHOM/wnx1uVnnaBpwGG6YwHvn0un8c
MMHW5hBbwHWeQz5cs7K3wqt+DmeYfTD1t5lrO98XOMIpfh5HtpIOZlKSQYSUBs/hEuXACpKlFm1a
tMPiamQxsH/zJGGil3pYHayswnDGxWFx5fXQ7O1BctEvO0Pg8H0sR+RBmqm8uzEE+s4hRMV3LIHU
eVr695Ilf2DR+TU+pTYJbTLYuN7iTkn0HShJP9q1HCvQpt3qo+IgaXxaOGq1PdRrIHa9UkGW8zOL
ytPsjpMKu7oGhhNCHqF9J+snkLsU4mBjwQRuHVbALhV4MD+KrG1omv675D4tAVYpz3xFEsWDokcR
BKNKIyR1KXskBsPCpabUkTuwNQn6CxZ4p1f20EI1KBXHL6ojl6j7PWH9KjC4AzWXeO4YM2TMTL73
9iiehRdXhRIGXcsWi6kRqtZ44RRdOJ9BlY54UedTsQwqoSvugFkqPisqQEfY3r+NwD4DHIfZOeBk
SNE5rHcYW4H/hLg9zZMpC3YokPqsGoAwdXxLF8P3bleCbh7TnCW8SnAi/nB2w2I9JQs0fhTYziyz
z9Ex8sMAnsY8GqOwkYCCS267B6ArORt875pqIm6F+dHl6voYCiV8sXe4ZXCXqMtvacAhhvsBsyHr
yfEUsORAPsgrnbodLDR3Ngb70GY+u9nWVMpyiaUKl4xrR9gzN9zJWcLPRm8E5nzt2/A+J6TFusIL
Cwl2HTmaOytnAyO2m/YdUMg1A1RM2/YYKiV8YV6MBCEHgDO0cun6FQmTOQj1UTfkZa4AEImMY5hH
EoLAzsGUTxdxo+HFUX9fGLMg0/4z4LbUnoH3aZ3DI+aEmzugCKXxG4FfbEiVG+fkoxhaxXalRrax
LoZYQHlSHd5uPHNmksRPSPELehZH7BlaTqVexixhXISOj+O1/3Hb/BSf6cVHHBgzgg6+fGJ4Byw1
DL4ne/Ff2DzcucMSegs6W9Zj2OxeMY/RyVRl8ARTyGotxHzAAhm3ybWX71CUUkvlhsCjekszDBV5
F6K9Y5HRtqNi5O3mdsL11G9XBKbWNrpgAp5acs9vKkCIXxhexOkhbl/AjrlWbS04uq0WOpdjZKn4
27lSzxkvUGiy4cyU1kvE9rcG4TMRo8iVwEzgiySgK27H2aMZXvVcYBI+pakPNRn4/5DSuNKHjRpF
bB0nQ+SkJmQKMWt4mW6+1pUo3kaCfZGP0sscFSPgSZiPibqYAcNi+0EK5Y6vN+/U2cnDXaiyquGW
u5kB3OI9dqy+AH5+LPSiLvyhYqAKOqUQbBqbmbg4Adwb61VN7p3oFTFnJeUj8SS87H/zP8Gji6qd
5sk3fgBSdFcQlQdVSDvPf4tJP8UoLAE9WyHYqVF/AbCFGzpM7L7KsnOi4klt2lHltrJOQK8qmbUJ
78I0DaH3jB+LKiDcW94oChH0gZDymgDs0Cm30pd0JLYYZH7GfXozc6sayZzQ1MKkyE5d0s5JLtw+
+m9TamwY0OW+IwgTIBQsmjLc6dpwZxN63vTUYKd5SKbG54X6fTLYHJY3Orgl1e25jwStxXitqV5d
/9k/XkbAEepQ/sQH5ezL+hhYPmPHE73Tl54S6AADoVaglPSmKOcE6gAkMw/yx4ppdfQ3sVGyihwX
A1zGMVi+ImT+bMiNHgcmMq998nCOKcflwoctk8NHCqez7mvUcQU3RPZNbwYeyke4kSP1ChbmzIJ5
tIDggK7m5Q8GhyzQ6UcxYGrFoMZgye58MlqNN3KGLOQJG8GUAU5HF590Pu9bEBj8D3qdp0y+lbX5
16hrhAUhCcWaJFu0GqyVT4sZZCcEDbRd+nd0PSIlX0ackshofMrdz1LWwtEOPGNDtgFcBCbxf2fq
0yCfBaoet/Zcy5rq0K+YDlwybd5//Ve1OZG756hrv59VPS2VH+uyJbo1MYxJYSayKQoqi2nTtPIO
Uu2jZGO/GIANCbtTQbwbyCM2zl2RkTts48c5WzU9b9bDvJkgI5Py/qhngxvhoGrEloXBW+bv0Zqe
5YcQj/77GILnWS8arDA+PEjXigFSzWJBAinhy3uKrwrcbSZo1hl6fjwcgiYDcCxYK9YMRydoaiFW
rghoLLn1F8GXy9fFpQQeasyP5HZvILG+flCVueQabiyEIXIBbPcjwFhyMLNDFKGigrWTlyurdRlX
vBU4XWcsSLLAnezEsgssxyA8NA+tL7+ouYWUZ9+ahXJtis05FmkqqMCkWfiI4wpCzgQXSvFOXYpL
56zDEwtkzb+Yz8L+MGF4XSLfxIR/J2hihbTrri/IZnwVA2ctL8y/JbmncykD6C9xyNy3dJlc8z6/
BTwsG0jN3C4FYSY8EZhQScfUki57zd7wMtKidUttlxjJOcWeuhZbcSArNxSbtiRjmGekFx5e1qkK
NpBivi0M8EmvmSOWhLDdxKBscQt3+vlaV6+b2fOGVWjwglRbMM3ZOETT8JjxPKLVWvVL4gvgKhwJ
BjT8S5JrBgTWKP42Bhslv/O/46+/KfuWBPXQERc3UXuPjYu5HaldE03dugPOe2W6ongBizIMMAqS
IyfyYClQqMCEBBg5ZEPkTrBMKxJU+qRhoqYyASyGXYAPmkyxJBMHVGPxHJC4NheDwUMYjq5Uyo8e
QmTMOh69ounxS0ACh+uJ41rHxX1rfO3y7E+U6EyT2wa4cC88Ty1KcF2gpNMXb7gjGSKgyjcplAqu
tHsrwYHufR9wAq1qJpIe4Fm/ERTPkg/nSGvvsNK57UuanJkz8GsNMUlVCAIlq81uymZ5xB/bJPhK
UiJ8wswJYY6fdXYoxw1yO2vEbBPy8MT2tCn2AjoWWPF6vlylKfEBJ1sJw+wmpaJ3KxajXvi3MO+C
iE+BUhMwLLdCR1Ti1iGYbkVYXZ5XoVkzJ/chiRVpRIrzRpJFQ/eFgkz+HxyQQ8sF4fIyH427JMJ+
nYlpCu/cItKq3BXq0crGEH4IsqPG9aMOy0e/5hblwLyfBld01cTckAL/yhGdg+BVzXNHxgYwAspC
+4ntEZlkOjXIq9rOI288DENVADrvOExnnCZwVKs2lvFnFsFLJWguAmITLQMqNiicaHrT1KTAN7oz
OVWs0fI86TZ3vcaCv35rOr2QDRZjvwuTaYUtCugR1Uv5xf6heNwEu+WEsBIqgr4RFR5lpBg1WNxF
m5SYFKeiU1DZ0WP0yeqP1UyI8/W8gn0qyfDWYfm9+UdnzLiw2MUWGJej05MPOoOjepipifZVdiau
FpMsCYCtTRv1Hvsr7DqKV3EIv+qOVTheU3V4sdTvTN3Kcc9l9Q2V1r+iWCsQeShX5EbqM7X18ijJ
e9HI79Vgfq3Kvnn8V1X1BdICwRfz/r6pJpVlAhgvvF2HXCOHstHFGDA1FqYxWRZ7JP12DiyAL8ml
X/+zgnX1tczfBiMdwjGUKBTNzZTLv5YH7mFEIMOU1wcxznfMr2JjQu+Lj9Vf5/ZiwU442+7n0dgH
Ql97PyRST1E50C5y3gVpvdAV2NKonqeamAnGFk85HPmIMp7XBtx+Sq0TXNvB7GcTgLZyYLx5+CCY
3JpHeC+f5gLHhlQGZ2paMRm07MKcCGoLH4yqys2JD+9ndRg2wA4YMfLGzezVwzRvOJ49ceC8/ZAf
BHH/SW196rGt1bWxeBHuguXGYTqsRkiusI4uXdLRCzLh4aDmo+tp4Fnui1hDjMkGWVP8NZMC+lHl
4/PLY9sBQ8bhp/Aop23/jDG1Tc0KFe0aR+Wv8m7a2nXQjjbBNEmCgZKnWUi+bzzoguEO/DY3vDiQ
CM/FyZlJ5BHD/Osztp5X69f494yQZne0XyjmEr+N3+Wt73cjBD0CF7ZqJyel+zrJMxiYlgf0jMqy
6s1eXvj/DQpMYlCG1qJu8mFPSrXqLskIc1HUhYEGyeprImDRJD4tp6DXrxLKxR8fLkZvSXQ3zQsz
FS0jB2n6X7AUzlJ1Wtie+tJqEhE5eAD9tu7SHQsYx3QVqLvzDntPzpwwNAcdKCpxldtGlCIaYF0Z
QtVcz1m+FGrQJGhRTq1Q0zC/Wkw9AAlhnX2SurcmIzYM0DiLWJo5oiEpe3oQGmNNy1lJtgHRHCdX
Au5F4m6Ll1ZGCtHeC88J3yfSCJIJWcHg3S88OaD64M57WZV1MdMvyF2MYhE4QS2DJJgcvDI3kV8E
gmRu8C7W1YBccwxVmXKso85+bjcMAXTxXLF2tgDXJkfW54zNPls/DrKd8QxZMOfA3HHbshu6h3zV
Ng2sQWrgJBnVeQ6FaUZR9vLZrj3DRSzOiVRQ4ykjcHQV4Onx0jgldHYuUAyqzhIrL39506oGHQOU
gAUsY6lQeLuD7koa5jt9zF1ofyPorlUNwM8Wr9H+sKOJ2ogOn8h0S6hD0CY0mr4kWaaxzgV1fVJr
pqVGQjCJF0MBp7jdbCAU0a9Jy2LZh3pywp+TnMXY9nVNktoybQJlh8utvpwvNy7qJK1xQgPrn6q0
0IHA5YtNFMSWW+qG9C3N0nAdD0Bd+gtJgFujLki+EE3i1hKW+ENRXGjGUP6riQ+MrexQY9BSZT55
zjGqjQ8ethuvfx5xTDr4Yj7cUzFPLF67tLWjo98kQuvyLH05TEGPVnhoz2AYNU9qEAoovG1seWaZ
pthsOMj/sSH8fOLWqgKZPweY36iZfiifcZ2/gn8AqQAQa+bM+ARIEVTDzzfh1UECjJI4FmWnitaz
p11jJkN2QaATaU8xRK0GgLJvPuTeYY3zZCnEWhmF1upHuUXjb4bSRg8WoxyYDA3eeNCxKVpxm2tE
lPwov4y0KykC6f9Wenu+bookEOcBbgg58jTh3mM59PiIrrUx62kHEs/80KM/2os46zTopoQsj7Ma
iuThM3l0F+frV2nWuPCsSqTyWF7cC26F3VSEw4gnBTSYVPSQFS/dlO7PfraVHtzj+rQSyCZtQBGC
xn1Ez9i0vlbqeDVEoSDvo97F9WsfqCd+ZRModPbGsS3uun3Lm6oXWaKyWB517jH5pBa+Bnmm3twV
sZXr4jZ8cM32mHV5L5oBeHOnA9eUWuahRj0y3lJSoALj2YO+mvIgnmsx87am4VmKG+iPFA2LImQa
5Gxjf9YpEQAGDXmNwoSsTmHu3wmDVYvP5MSuKsZiJFzTDNKu6QcgyW2wqht4dE+ccuN0W1y2sgoc
wi4+eLgoGYj8Ej34LptZtzsNIyWftrAznC1LuuBZH0qX5xd2gh8qm0W56fKFjio+hPBHthKwywyR
2wA4VVpiBPPyWTjqZoL70cpCkMhxebk7Q5So04PQBFIAAaqfjiyg/oAJPEEexy8OzX9fzpGdv5it
l1dBnPP+vseJv9lMBWvorfLFnx45rjUKHWTuhsvE/b4CqORxGjfqvpgaVz0RhZ0gBwCtVB987z48
tAF06tA2sa7Jel8fH/WXsCiER94XBJnWKbwtFsGkgWDv55QRL+ucieML8ECE+3CQ5gO4JdYrVjE8
1VmrrKn5UnBhl26EHKuK72dzO0ynOdcjfHUrxIoxHd7xFhU3ukeaoE46xbhTSapr/spw+AVbIh4W
NvzYsrzQCpCzdpNNTjntez/AycqdC2hwOd3BC4rcCODzSiOCk74NnbuPM2E5bDP27Rh8mqHhVaCD
Qo9zT6Y4DB1+IhpYpz+zPIVZEZc/j5pyWhVG4gG01HMBOcx8pyydwaAeBguSZjewrPx2nRSiTME3
LHYazRO0IyjW9Zhuw4RB6AuSYxgCKe2fKpb5lhZUTpiT0mLborQiRd7u17AGgCTMDE0VCDMJ88fs
+9C2eHm+YBDtPz4UTlZmFWAbTk3URtYZGQn2lhrzlyAENc4bsJNt4lt+ny0uCM5HFzSCyyVdhVs3
fuu87hAn0haZkbVDOTfKa3QJ+osaCDOjIL9cvzeHHAWZroPK4D4t5G79y0PeRbgLN212PDf/fbgO
O5vbU8tvxgq9dvi0UwJ8hjuPspIByEnfwT1EDCmwGCV/hpNPdmfumPRkg7e4g1yyA47Vhyt+SlGu
eVwA8adYxypNsb6uSNFl6J+W3jBgc5IUJ4BSttOIylBGRzEHSkXKcV6GjaNfrJZECsOSvtXloTAV
Yn6QGP7HwMNgf3eSVq2pT6jkYXNFOZSglVL2BWH3ea4wxZaHFsdZXnsqvSZoZjBx3WGFdvEi4IoG
qE8stnMh2UeR3xVAhFq1xkVFP6HuJs4HfouYPUWAgX7TLo0LmgIPrGq9grFAPdPYHvUwPertJ6rl
q2cye4XGFSth4bltfxNx3ttwq3rALDd2UjVbg5SR2431KkceW6iZ8lRMTyXSAVqC1+mdlo+dGhOA
/gFLojIIUzxdnGj8xJGmuGOtelWMetKIzGRbIJ6QkpmfrstYXx7G/202IEtAXvg+uzkCigO4rn8A
76qwhH/otoCsjGFvXfLP/iTRprvGpS2JKULwEnuMhsmDLrOeL6QFCiqR4t4yBL1XR5zeDouzuHCi
yqoJyyEUBy3yUavSwcQgOsuqBN4HkNSONljIAqJMb0G2Ege5EJywXCBu2FEjMXl2rRCZ8UlC5+qA
+m9RbsXgJFoEJ2Fpe+ShSNfQl4zb6KNlDYp/X2jL88559KgnqDwa1kPoK5GxsQxQ4Abx7m8NR2r7
bhLJq/jKmMxQRgjXRRZ5DmcZB8xzUt03EpJdqtwfsxmwbapXGmEYII4LHOi4FYJ50DOh7fnbJIcg
8Ws2nnXCpATNaGP7xx/rt6lu+Ml8LnLjF6ssfwcbNKOoAVSs+WB3yoHWLaQVq3NYURaGkV26E663
K5eIjoDrSv98You0tWxwDtCRUeKKfb3VKZyZ9y+SdG9Qa57I4tnkWwpEKEG572KfUuKo2z1OBZEw
LnuvbBlP3zCJHFDuMBW4lmNBTjNJD6G64uUFk/YaD//L76S29R529r5hvK9zEGjJ1ZFCdc8r7PQm
yky0LX419jonh4NgH0HjLNNlpe2vGUgnznODvPbJcQFfz8iQvj3qCduFmdeeFdoCd8kvB4En+GWg
2z2tFD848DC0bxlOxrcD8WDudfbrlmgnBmR0hU4mlZ7DWBpBqxK+mAa7AjD8dL77Ah4rVeKpGzAH
FKCz7r9MNdeAXSaiTFmNM8kgHDyhI8VmxavgRUDi3Vwu1OSG31jFGX81VGEOWhB+sePGEeQKrvTz
bYgccQG7VMv8iNK8Aj7fyap1kJ+hIgfB+JwjbhJfRgn+1GHdaquV7SRq5YfCHM0YvXWzdjSP1Vra
a81RXn/E4zbzP/RhXc+lSGqpuL3bflS7k0gO+Wogr9e9VauZ1Eu6dTMIYRaH4T0hsy5P4VTdbQyY
5O74ig3kPzKzH0zDOXGUqsozjZI+7LDfo5RUtKBPT37rrhwyrq0QZihcVR5sIE5gYAayEQTRYyor
kwoeHPgAJminauGTvfk81pdSsJ81Tkj/XasqieZ9R3/FvAnHhlBm6DwNUwJgDjIx/ZIFuwkMqU4S
ChUs8U9Wq+IQg1vfeRNbEmK+9RQqcEiUap77l9rbnnz7sIU1mYmX+fcVNgILwh67l0rMmbgZZh/5
4N34WMDkupUNLdqpywL/0SW60dTGOPXKssC56H6JQn5r+dYDMoWu/tad91bMsqHQ6yd/n3R9mET5
L9MeM4osBJVoFfVwkVJbRH03mVW5PPY31aUJ06omFOszNzV/g9HpWZqKOxzAletXbfQ26jARus2z
71QW3PkyeM0VHjUX6N+YtETmESuV316OVMxOwhn0KVBCpOih1goMq+CngoDI+GMOC/gzLKawlhs1
tGA/X4/tuOKuyvNax/qqf/fkpGDeeObLM7LtudV92syVxhvZOkrpQqErlO546LQw9U2uRMA5bFdC
IgczWDe2lJ+caBq7RP6zhvQf0zC4GYC23JCGLD6McnWKYF1nmaukPyWEof6Kj7zeZL2kCC/jjkRh
hR1N/15AhNoNO2cF/nyDwNwkZRmSz0HUGBEHArdzqmhTjCCzvy1kgv/X2C6HIRtjJ/HNwqWE+bnZ
fNOLvzLlgYZEqv3QPiAy9pEloePTbdBNt0u8HUZj7B6buwmGQA0rck6e1Ow7NOSizOXPIbrI5i9r
bPM5gC8kHonIsBXSqGEnTmcRj9YXxsjy/IPRezGDukPpt453D9nNdS3ivUDVfqs9FZMOHYralC/N
LZoDtWCv9ur8eexrWxWhXGIlSdYgVUbpWa23DHbWhvUu89xSvwI+t0Auj7gpYWY0Y0b4S8Chmcoz
n6/D0gjEaJaUDl1Shqq6ZnXeP5w4XuhWYd9yDE/c2ETJDg+YAkMAsJt5eppOzVO08YB9NQYa151h
5gNmJfelwbI8nc8Zq/DqKzkejCSoIrYEFiTdxnMw63jYreiMY8CBpJWXUJ2+MgzMuW+v1r1eiviO
0S3tuhZ0xVKOKSUxSCU1Q5rHC5a8ObnRy7bGTodbgx43taexLZ78zE4U8knQSGMFA8NuTsxkHrEV
EWBk8ml4JmP505z1u981UUBZ8nuHyy4ROrIZ6dp6UvCkJSrFrckL5YyJSRJvXKX3IBADgkNIQy+T
5P39yMiwoa2Cq9q0l6WWq16Oa2DWGJaWpUNHnfb/NU6n1EW2FYqwP7Wl9DJUSCCxaqR+PJgkkWkL
dsBRDhUtGurn52VeOWDYyuZ4/RKx6pbqJqBAqFSG7nKrCiOwtzLFkaTmjLuU5Bck+L2imIr+sk92
Z6yqY5YuqZhFM/DasJNaA2HDheV+SFV3NarD5266GI1Anf5cRB9CWKZExnQ60o//4/Xn1eUP7KTw
sKv2SZyOK1m+Z6lSl9dZFrQxHochVAc1miinUNeChUj9wnDjYmUaGX4K2fiBziIs8WAAMF/fZEnt
nVqsb4oum53+aPFfsCX7NtWyZBXJlTlvVOv/o+ZYsabM6iWnhwrvV8ohM5w9XkNs/GOKhVKOTXwH
yoO6KVYVzgzaf9iWfBw/N5gVsVu9jPVSeIKNC3qMTWP39etfg7tFOETKAUdxx9HeZ8D7cVasQBKt
c+Aqq/o6dQXyaUej5fcyOjQetTm1/ZfEUyUjrDAQOXOEdLR4mqSkLvbJJUjqrQzOCBb/KGnQfusg
6O0shXWePR27KgO//oyXTs23VNDjLOZuC00BoW57wVqC60Z8VimkiDRSgM2Nh+o8DpJ0k6d+Cs7n
PWd0l7GagbUeT2WM4i6dsl3o3QArD23ozYLAoz0OfnSc+Uv6FN1UgheSDky6c1N0B66ZGoexQJn+
ZPbhmohlmGsxsEufncm0Cj1L25hMqLoFkQMiVbYY0bCFfa8ukB9ByZWoQh4lXEHXrasQTY6F3S77
527XsoIfyggyDibmPQaCazlcNLT/mdorjRLLg6fEF+dE2i5IIwvYx/B+u4NARM/ZRbQkTqSGWHCr
xx9TwJaNfDj4/kE3X3NcpYB8qTcutg7m/QO4ogKTosOpN5I5kTkfbD4WC8TNHBkSXS9MgfST60li
NoGD3hz0dtrDP+BBAVa4Gdu4G/oiYqzHZCfiQs7wsROnm1I/r6PDVYVAtspVoFZyyM+T8OpTyF99
TGwQc3EBGTLHFH5H7zG7TWPi4zLCSVe3zkUcQYpZFlAxYtYYxxbYFIXiT5I+GB+0BYEh7U6Nxr66
UGdT9Sb+8txbXtzH1U73QUmE1Ke1U4QdhVTjv+FR0uiRqlIQe1+ESTFarcIgi+zYu3pREK7njqzP
95VdlmQyHA1FveUpr/XLiZbvk+/wLWm1+n2rt+JYNhGO0ZoY15Go3gLaRrU8g176DNeqJvJXIUuC
JeVjN2CbmAdyp9uoWvkubZJSmjVQkseSVrGISxfiFzniR/7uIPTXX4wo/e6UVmip6d7Cgg1nTjL+
p5jPieb7Qs7xiLwtpxu5hTcfyuZvzTjaeqLoiWNzr9drw8iAUtAhtpTVKiKQoDDOB8zmRHIhxR0P
HaYUejV1HAnjJCIKSby0ESRxz+X5FWsxMu0CYajdlau+ytQQrbDyOI6N2qugmirJe49dK95HmBp0
E48es0awGGVQJlMVN8DvAyQoQa51g4s+lTdwuv/SSf1bgyHmgdbosX7ZYvx6+NjTgaKizL7nuJpc
vXdBHZCH5v8oICnMfqGYMfeNOjXZB7RtAGY2GRw65GeO0RE4ouz/PCKYUAjp5Oc0ewo4697Ehmky
v4MyGdCqqZjWg76LXp05CVJGuOSHE9z4FPyZo7PJDbFIk9/BIqwt5I1DW4umKHbHT3Y/1qRje9Tm
sqcxmXRrymRsUbfD5rvzrAnqFete4st4m52UeiNwKFDawy1qc4IoCEjYfC/3tyMyht0wHfRGehLr
zp7+6OEL8aLImVMOv+7UhmFd5RJS0Zu5Mu1TXDtUzBpJx7D4ZyyHa9WZ5mTUj5n10E+B3zlZesnr
09YnQ0UHmCxV1VIAEDE6atDrjpS6isP0knAjwOkqx8+Vbe+zCx1PBrYZieBsuj1FSIHhB/+bM8j+
J9guCO6Ts1TH7RQVw4lUR7/VFEkxwTXEkmE9ltfnaYaxpSHIWUQlPbhA0eKsmt+k7wbBHwGPuggN
pnJ37rcn4iRlmKLH/jpx7EqU0CrdR2Srp5VtyQ0H7/8v1WUg8jfB1raFWQ4KxCwQT7BQg5Rwg7nC
56r9R5rf0gPzI6EUktatteRpBFPMM4TIxj3pQ5yCzmDRw1qi2DUFUolORylM5n4hfXCdcHzUzAFp
H028VnjhX+Mj2jPXpVHivhP3TfZoPPKyitprjTbzJH1GEs/E771wPzsryzc4wo6TmzbdCHRt9gWY
LkyjN4Y0CTDlVHOazrpyLnHKOdz2eW10l9EKFwP3/wTDjhqV0hu0PUW/+waHWR4kxNgJdpwhDGl/
sQftOcXOxnSGxswo3koIH8pRv6AYlYr5/G1TJfte8A+1sD+xDqmVvM8Rc7T6osfYwa3iZB7y48xE
ZnNRDumEzIk6+mjEInDIh99/sNH9amMhf8wWPahwP0dgD3uUUt4J9VaETtqwmHR9R4Zi0ywvsSh3
x3jbGD9xfOxMoBcxkHdHVTWVoqWvbueLrCgmma4gO5su1kDdsqP1gCqYWLNeR3DFhRzfrAphNSYB
bxGhRKGkJaYthpJ31a5TkWuyCAYZixZdNciIuHxNUSSOLn2SRZTX+9cnqF8MbyEyTQFPZL+gKXnL
1Q0bac5qL7hRQ1z5r2UnH9NkgOrINeTHO/sIImYvASwCqUChpCo2aQfV/Gq32Qs+uzjLL6Hz561G
c6r1FKZNiIZ5w+v2I33mBn0dOMvTu6R+6g/PSJw5brfIhDwPLuOqEzpDWxN+F54M8ahTIDhNAWgL
DALoL87Ok+J96FtOqzsoPwmE2rFKZAswe4mlWRTS5PTr3j5qi6b9Gg8vGdz2Kndvk3ZU+IPSoAQC
q7kp0p3gOkbJrZI4Fr1ivHLHXRmbsyv/o9axwgWc08b/mFXQSL+wzN8uUPXhzKIz12IR3gkLIcci
oDxbEa+YcZo75hn0C7roF5OIFajNG8gWIWjgw5UoAB5/2z9dnVbbtJ3SZ+ET8ZwnhVRbJJcDvR0b
OvA0lc8DJOzsAneUIrHwJUOMidIq97ldSnKz8ni2szjkGWU5j2VP+pA1lhT+SCuj4rHoMazKVjQy
EUv+oJ+CzNuf3yuQFe2s2BB8AsAWoLTiS90gdtrzHG5KLEFGEw73CSr+YOwIad1aqMeXxIp8ey7z
CcTJ2HNRzx64jCFvK2GBIiovF5dv+IKVV/82gx/4HZALvXpbe2QMOaax09zyaUZt2dWrtRi1T0Sn
crNgdds/oQw8maClcLU7WIK5tnnvOP8Ujq6CY/dIfey6w+e9nYeuqoRpIPL1Jn2XpptrVS+bHYkA
Pv/w3b+cdI2khp7Dp4Tn+zU34triBZ27NF9ooH8iIeFa6NeqPO+YuGeHpa2LsTjB+3/hAzQJKNXm
2NmvRsUzF5x3n/2e5dBLDwwC6ZwRKCAwy1k9xamAlLygO5z6Ie9lPmH1xtCa6TObxPGhyBVLATUb
mMGroyMRJSoijYQdCHpt8dBfkjRRI8eZNRu8Rm571J9H8uWsjbFbrp3u7KI6ds4VZcF/Zdmu7r5i
HSLzS5f052FHGq00fnd9AIr5UKGOmzMJge2ImslBcv/7mIO0+5atWBWC5/OUu2ODbOcOpecjivTk
4OSZFwkCvB9457I5T0dyHphHWc7qQKVVPIwXkBWIhc2fZsG3PqYzIpzapeS4tqpifCku/pO8XsMe
qTjlVCvDPXYM6SgqVT7eZ4Z8v5rwsY4peC7FMJxpABksgbp6fUq3JEPi20so6kL1sy8unoYnl7ko
ct7qAfv9KL21/pP6zByItMihUe+2BEdphRe0nf2bt7IFTK4jqKet0MUgWA8hJQy21RQIHlatehTA
d3nwyqtegupplNV/QJHoHo0ejuTJOhs1y0ShOOl2B5+xPQOW4S+rQCqzsnzRgYYU+onbS8fSfjtx
2zJ7DOxcQW0fDkcDXgTB8ibXBsazI8QOx2Lpz6WjwiYANkBu4wjrMsEdAvb6YvnUzsCUUdlguN6h
YQ2/K9nBx89Aa2knt1yfuHY+fkXDFzIBYKgrdQ9k7f/bFUPouMVHxJ6v+b+yLmAYj7HkZnRignhQ
NG7aPDeNVWaL+lNbTmKfmsRuGYh8uODR/PPPwMUdrSUAtKSUWVYWsTF6oBzSx+DGRHT5ZNMvHX0L
EDCtDBTs8LtzeG0K/iSRK6RTyAEvVkNk/qEvFyKiV6RQOJIozD0B98cdPvcU8XOJKiZBqot+DrHg
Ydo/3SUWdsOLekXRD0BKsuYa3PK6QbMQ34u+02OrDIEOZe/YKMZu62fhHpKIQUKvIWK9t+TyHuvK
u5+QKiaONs9g6P8ImAUQV2+oalTmgofbsWGWvVFHvbZMqEXEKN/X33Ecox9gZWsP0UtksTeL/C6e
3Rqp+Bd/HzhyFBST2VMhRQ0Dj6/ucJQXsY1+ZYi/BE5cD7TA6WKVAuJ7hA7JXgc/C+spefKd+nVg
uq8A5lqOB1U4g1odnTX7mkkX8WIQdakIpJT56kIXgX8YfJsZAVaMikl/Q+Hbvowg0fnJIDc+EHmO
M9KK5qjka8/45tTPztan1hmzpuF5X7MbSDwsI1NiXdVjI5dS5E7uAUg0dlE+21Gy6QmfF9qd2McQ
r/yde2KRj73gmFyyQBjyYRQWIwOUnAPohaZT7fijmdHKR6h2Fm6t3CD2cf9A98w2X9WYqDQwSp8B
zH9rS8QJvLIQUQXQ6jKhlIy8uRoH+s45VOja39pbRWZfuAEk1BX+xZyLfkdNX4oqE3k35EUGJnWI
DzpSzN2oEnl3KmDWjxwxR5Hvb+q5mAWcoat4SlC01XOolNJvgBznHQjy8f/KtR8KWpoC8Ai3MQyW
9cR0gd6Y2UH0zXbS+PuHfG0W3Ezq/pdn4uhNJduLOiXJEmFr/bko9dTMUnJQv6+i+oGALxlNcS/8
u4g5a3t0/J8PEbdVMli2TsEOOGwyjH1/k2gMYsTId5VqJBi0s/v1H//Grt9Tm8h8KVePzzkX+NbV
RfCfE+yFl9QFDBQHspfpUU2Sab7ZOf4GxyfaBd/eozTHyTjm1UUHLB/9WtlJNHRtuNec1NIQeAHa
xxf7B/2Oy9a2Uzkb11GrySXlJKf/VQRHpV9pO4mTdcn01dwowh8r5MPTgBuZ92opA6Mp1Y+++Flk
0cbJ9gzYZ52646iTM4BO0A7O1VQyRkmy9PyLq4/pn1GAm+MSrbAWaEGFEipCnjDmI2Qg119rF5XD
7XKbfGSVS25TjqHswmuds2qzum+pKoSZ909AUj8rKOeCpwu675enV2gP2z2AoKxiWX6xzsLgmz4Q
ri4zOePpsvHOyotuOJuLYsXTJmV3+28TlPNeyehMJwexhFV4SBF4clWL/1vpCBq6aF2cBKu8G2EZ
AKGfhkwf4ngAxU/lJk8UXfrDQU+mMZWaZQIEGeSps9lcoaInbY8fSZMdRd1ejrgZdQEQhfOQQhpf
VHboFhgNGvOIXqiD2SljIUXcF6GBoaYMIFHrByY0AMjAc9s7UxeXjkYHDv+Ve9C9CveRhyK7yMv9
wmhKnHhYF9CPTlaL53hF+86QJOyVHi3BmcIha6GMdT8/FljY8gP6v7szz/8iafpp0wKQQNYWZ3YF
wb2dNfPgU/0hv4qFeSCS6Hzn7sxFOZHeopXmZq6T7i1t5zAaAvxaeDARoEcw+zIo+K6Wviw5nJRT
KBAlXD2pV+RmcceRFE/XrcPHUU3QAE2kH9KdgmmdVQeQOw15ymPe5edhzyMnBFSs7O7wKgHjTZse
Y6mOw01kYtwwcDepEKJalteKi2349C7RlNL2uHcskRu3BM6YsU8CeJxZgE76s4K9YKmbWeSkfBlS
ErnqX/pM159PpSZSJRIzgReTdN8SjjAb4wGUvUVjbGL/lZNZozmb1k8g6Djj8aoo3IFJWxADusv7
enVuv2JFUfAIgljGRsnpimpXkJiYZp5rBPKTV+7Vv1tzfFVwz19qA3phqmF6QbCUepjxDHKM/l8D
LLKNyhe0SxNB0v3RqNC4iaX7NbgxyjB2kmf7b5IKVC0SnwxSPtogF61qlfP+LCVVblUvPYW9uoQX
HSS53i3CC0C5F9cVhjKuxwdEnr7aVBwGioD7aJAS115UEJxQA6DyA0WSMMrmaTVLTFyNJwzYYSQP
pHSZDElQEm1e6rUit/zrGrnT8q1eZOX7auY2mz6MhC9f+WVk7XfzgJR9c6iWO9u2ZqunijHywa9B
imSgNByQ6x1kqMDc4d+/V2a2Phi6rEH71y28K+rhKFmOhRpmCM0L7ZON3CSxhyO1WCGnsu/uQVxx
m9AhvWi2QRwKa4k8Bk17sB4ZMQvCe/BJ0DI9t8eXWBucF8WxnSc2J4d4CCSBnF24ewSF+f7+zpnY
5iJNmXjghPjJFrWRfHEs/Z5S6fp8KPq1Omsmmbus3oJMWbrZ1wNFZzlr45Cxvayta9Yd44LRcYj0
VvqyBFnEeE1T3P8s46Olm+MNQlDBrLTgvhnlKVnEglkMjr9GSafvRSPqGKLYm96qRUbasZUplADj
e6yg8jfLRIuZnSr6K3lAWGMcjBBMth5oiTOkS2XK8bYexVecNRA7lSiD8B6jdFJU3atQL+Bu6DaX
xTr63cOdxoSBgrU256ls8JK0A1Dz0Ngmj0IBkDrW4LUgAFjAHEyZjw/zgGppz4THAmB+NlHX9qc6
aaXiARhmN0/6WTSaAiFf7xi3t8Ui8QTu4ubXL/ssrMzSvSDcinC6T0bu5DFKT490BtcCo/3QhVga
M2b1RjAox33ZoSYlnOKKhv86IxBH5UbLLUG6+Oda+4fZ7jKpF0OR7FJ14IgifOhq1xc5FA/AGRjE
/UTGzQ413ZHgf8jGXU5H9hbMTvoSR20oOpWevXgbhBKYfK+6PFiizCngSStMo8fpsxtutXkW/lvj
sNwdvJXgjZdaDKAlmEjs4f0Kyw9q07rcMKw/PWXA4op4inG06whpH6TB7Df0tdSsfXpgg8JeBwIB
MqDrhH09doHwzCn6xUWB8XTM1CGzwxKYN5z0UMKcy0j3AooDTph5RpTn25xaQo2/Gbpma0n83H+c
Cmp7pT02vrdd06jDazJH3G+pR+3p4Q5cK+J8pjRzeXXtullJcIAALNRiQk0Ca+sDf2DP+gjumk6F
4ZeA0K0rhUrMjeib4HraHMU8T4I+ep5xW4JYpUTbyNYQpQDCQONZmPg0d+S/zzFfY4kQj6ejgP0c
Hg+MMZM7coSESjxOSkM6msTxV7k8pq7NbXohVgjXofdwgU+hBS9EngZ6XfY4Lg1R6X+bRrhAH4Zo
DW+Qfam9jFufRSr4TzVLQw/GECN/tI3LrFLJ5VIuhr2QfZpsYqC4K39a86YaxyfBttLQRUerDUPM
cI5DiPaRJSsKFH7aVmv1FmR/iV35vrw9j0OaYEcRq381Dp6PfxgqqO0XL8sqMn5Oyrq2ZVPv2D0O
Km+UGOS1rZdkVyoMs4mPzMisbh5jJ4Adgm+GTd5gUD3cvh/dY8xXlabgpbRLzAfUpY+G8q1fc8O9
JzJf+PxEOKzwn0vJPCoTfiuzO+KY41m6OCS/7pqaFkOKNP+DKKTjP9zm6myb7XjgNpy9bgq1FQol
GjdrI11jJ7ryn6xkUJqHxYbNErJvBilwMFAC7P/m3zY/Tw10IqwpQ+cCGtP5fEVpEj8Shp3sfK2Q
Ebic5fvCXO9A7Yzpl4SQ5YEvwM5jRsdNvc3O2kFV99Sf2U8Wv3uPJuutNApgOqPG9DWvQmfd1MkN
aJxR/2NQ6MyCIAPKJmvJBo0OMRr4S0WR6pKTt7ofMtQDx0wKtv4l2hssTilp6TsNu1lTB3jCOmBk
Gm9k99VohKlpUZnapfniuePDPLAFtLXvAyZcyYGM/5KPfVSUKk57jYNa1uhuR3j0d1WWmKriUM2a
nqMEEw4cRLqRtrMzfxEziEYBijG/vq2fTNC2BKY4F/YppJo4MirrOSn7jI7NNWACnB1seW3E/Rcd
OJtyDTTr35WPj8XquhoAPmueYuyj0rXbze9/rhMRFtRsPi6iN1gHYcYkmwL0Cyb3pFRpD7GOs7gT
Lj9bw4b24j1fBMmVSl1lWqLHXvJMQAejYkrN+lDrkvO3meDYe7KbmEdyrP6WRelUP72cmOb+C/3Q
j3Be7P8QTBNeDPVZV0JH2wZn/aM1eqdiYnD0zV7MFlSXCGN5MDhUIGjcygK4ApwfHJf5mV2dWhJ0
I722jTL1eEjDkiUWa7gzBua7vL8TQ8jAgag48x/PQ/9c+XRFdnFsp+jaXxsuHe59kJPQTuDNUETc
SloaWCidPcfzwgmI9gWzy/XP8DFg1YQEhccGpSc7KE8APcJmLToE9lh3A5pfSJLkHMuncLZrNmVI
ujBIQj/kF491ZxU8KUqd/9/PEJ8T3L+JxTNDbgo+v+4oQxqqNZ2azDaN/LXB/ZBiXgAX4lVxdq/y
Yc5CDwdoeeTdndt2LDgGALgbemVSFKgixryVhWmj6DHAyxcj3HNy4foD+WZjXZiRODgDxv92Wlcv
RcpRtjDCpTTUXGS0Zm92HvJgzeyxHAunZ3/mxgSjCbVHwpw1QeiRpLWh+9YMFMJddRa7Vt5xFY6/
0oV2LnreSy7UmsEuPCbKJ2McoqxIl2jFoOji42C7kWnXVi3K23Gdky3RdZjA2FFiSd33E3cpIDsC
YtIcnWrunnIlR2tUqrjXtht8Eu7bDURLFPZqeg+bhMmgEsZ3EfqRxbVedXH+i2NCLJIiESSA0vdC
3/qzrCwfLgxiWMGlThwg8VDc6y819ZdQwXIqJbc0vM6DOtGAwifhOcwLQ6YBYESOZhJspV6hh+YC
3wVF7YMm2lqp+1B+YE09qFBuc9dH/Ca0dED6n9n01gtWsUUU/xiPQchPtfdonxxkV2/tMJKT41ST
9/5HDXqdLMacwQDvb14KBXazf9T94yBmvLkMaesBQhfrvfv3+TconhXwW7I1d9F9LbJrgKVcuGC4
B3JAbNN5xxr+/bWEfpK/UK2qkIVwPay/s2HRIBiap5AK97a9YfAB25sqAw3p2kS4ZtLH1I2wOtQ6
dPSV86xIXSdK3meDlC+7DUaTqblpiqr/yBuYPbDnuCO8O7e9k0t7Bte5foJY14KITToMg3uQNowl
zARHn5I5VsTeE/2Pe6wAnFVe3hLmogf1OSex2HA90Bi9yistC5LMApp+2rQL1EovLaOIJV30SoxE
uRwrK2Dqu8OgpbAl3/8224nBnnfvNwBSqSXubMBiacyh0CRyD5HLt8Sp/9/w1zg9IRQ88YgUTzu0
Qte7QIzimz7bb0ONqUuLnfWVCOoipWozjLx5fZ9NIG8VqXYhR3e5dXs9Qfn+IIlYkiZBKwUYeW9E
neRpyKsHAajQHR5eokq+TQFFkFcQguETlodBqmdZNv9V4z6/cIwAHTrMwDAclEvCyVF5DGak2w9L
KM9pCcR0ZGIbDczI0Au04FVzTbGueg4c7uqGvKSXSs4xKuu0c9H7E4TVnKf6YSC26vQKY78Iof2D
ov9ovaLNFl89YnEBWlpy/2hB59sEX5ozcmAn/coo1SJNdrPYGczF2jZntJ3yz8X4b1zaWpNW1OvD
fOltuCwgG8nZxP2V02fYK7oBY0lzqCoTjinwOf4TzKl1CMBL78mYS1tR/cnnXpeOx4SCwL0swyPu
mOdl2LW5xWFOME/t29rfS2uhyFlie3bmughgbQsdKaQ2BIebm4Bh9fCwlJqBt8WmS+r4XC84GNSu
Q+7NctL4L2k2374jjd5Eocbq5YUbgNzkvIpqARKVXyMpkdBbJ5cfYLYkm8WzB0A0qRFA2xO5hmnA
iCpc1aTDbRgFwu9eBs9K1iafaZqUnpBdmpaHPZidI0pNDdX3p+Kh9lPzGn/YMlwtx+oKsiRgviQ2
8I5JdtE9ktJrC6D8VTFUk8u4DxaRb/s+1B/3KOkTlBhdkS9RplhmHO3AmhouIgZh15if2AdGLqdc
sytpqejc8kjkFnGNdzsuSOKgTqAIpCPiAMHcsXVaBjx0Go9MDJzOWm95FrIVVjlSWjecw7BqeGJt
7tRlkn/BsoA16CUeAODu7MhuRiKgQWN8202VZPzJ+9K0irHMi36bUUztIEudI7UAnY8BhxJex3l3
+Ji+X08acBpql5XTyyuTgWmDWdBKyS/kyCReYi9EJ/Ueeb8eU8JRxP19q86cF82XCjisf0aMox2h
pGVMCPMgM1RGpVngFITgKXgdGJLsKnUK7gZazRt8qYEv8jIgGz6+ffthacZB1uk7K3QeMT3orkXf
ooBdmr3Am0dfUGUnXLhing7W44w7/kWx2Y7AayntOp5OOAmBa87aKcvilAR0as1tIs7GPoCJ2WrQ
EHSHRkPrDNMsLdyKORwe5uaeE1tVl7K1J7yXJlZ33+N+dBOS3j9ZqkxSEJnLSIlbonLJAgi6qcHY
9N9fOuzY8G6rbENXMGn3pONDbrofoR7S/MliS1MdRT73B0rciU+LIby5guJ34pCWe69UXmEloXQZ
MZ/+qBv84ZSYtPaYRVcqp434sMgiNTHR02nPpZx0/xw4kAziBABx81KDyKiF5Ck0an5juAtWMskX
A77ywII/m2vE36jyt/c+J8f8T1WMMwi7XoLr2jVbLZVZW9266ylxUxGzkJH7V3sosnLMXrCjbU0t
MNvI31Rd+wTm4jrDXHhp2cKoqGhlm8hCSvIdSQ+6khPwe72YOCdkovl57t8acYDmUUfS/9eBDdjF
9hOLd1vQeFwnEWQUkIjI09cPSULTvoMI24JnkppkUz2bx5O4EC6sWd3NQMAOVbp2S2KTjANKxg3g
stWPjJESFQh+b6CC9M+ILSsJ10b5VZwCw0tbxjrvOFW9gI/Yua1wO5XXEmzc7zEUTVQSEj0LPYyr
ltgnlNefYQKSy4nDkUkcuoZrm42oasHkMgAKSGb6HM97pK4ff/jtsm3Ai6b5fRFX/sn9kFImLziR
s+tRYuo5mLgDR2sdVAFlDTQDtmTEWchQ2H7MWZHCkm1sZQ5/kWBULsbQRl57cLxyZl0p/fn4X0AC
wWxUYlVhiF1LOlc4Yyc7uAKrW/BBimOkek8XfLxTOym8afLQfjz5TxTLBgNgX7QiRY3vOrhMRftg
e9YbLnx9Is6iczzl/I4JJwS436h+TpG5gPRBpoQDwn+sIF7MxndUfsrQMhEhowqYqVZICcrTBBXw
H5b3c9SR9nVR41aEg8x2K7y1uXZywYh0sVxOAOABOF5ubThoJQQ2tMT/wYSAKljsbVm5QFTGSqTe
410xHv3UdaiMLHiQmPn/unCkXnauo+Acy/PGB41/gbCpOHudwNF763vCKIGnuWdU4ghpMddEDLiJ
VLoynRdRPf9sJfvBMWZq5eo7LTkQky9PjCAnpYDOoeXlLfeFw06rFbi1PnQl+ftV4sVCh7Ssv1Eq
f2fpUGEaJgQrWaU8WblKnMhgUEbLdCicWfcgr+ougT+3X+Cdva782yv7gAyfgatfvlnHNKr/38q3
IYtqwHE7vP2yJxMmpDjjox2vgblCD9TEaV9lVLnd0LP7uIvzuPhEdSvcTv6djGoSTSxEUZsMdQBA
GxrVasW7SS+FY6vJLASevCP7ciIUcSEo6GymgvYTIAsIHBWN93YR1DI33J34szK8tWcNK3l/hmFQ
3nV0ibfyaS1gKBpEpXfPTpFxdbcqoDYsvz0yKfYJLZm49yWW3wdHEVArJmH0alz8rAdpqEgEjaUz
knaycPd/bl/jNAz2A0qAfetseU2RrlnbtnvY2+yikf8lRxnFVXqNOXn4xGyRtW3W4l3HgKKQpHC4
VwO3EmER9qg7To2WOAkRtWTNnfgZjwceZ+YPazXMsuoJ9vEFqT3atf33gfIlQQKE6gs2ENCzWBKN
lQy/jNQ986BvARMrGhAVbw2nejeEKNkcGmePxQnIEqLI6IaeYQzJxwXNvy+6/kKTEsyn5/C7z9xl
mdJj1W838fzWdatqUPcZ7f9qBmIkEIyb4VZ4X26DPMw6pEo84C0DDwxpcMwqPUAw9Y/+k7wD7bMJ
wxDNUdJ/4cjjBHlIChj39hnLUiQhqe/f5/z8u8/vt9bO86G8DvvUsIlyjnLjThTrjIAfZ/vsa/P9
PoONS+U21y0nUwXcaxIzwnbSevSRGkgR9yQIQmaqFKgQwQlZLuc8Z2gbXAS9upBa1m/Vf2GTk1V9
C5pZp7SqybVrsD+WiuENhg/7oa+kjWQ7+yJjyqHBgoeDtvfVjTqU/2yHMfyA/StbWfJgr00bSZ3u
4DLJtjA20BdRBVJoRLIwGpOcfJ+V/p7ngBAzwLsdPcoaFXQE+rO+ZMAdUQreiBi3mx/xn1SFYAgC
xE8QLw9OPiySOOvZxfWkQadfm2H5WdVqVGimWD7lNagmN13dtJ+3IH+OR8XHgwgu6XNmiLItx9YJ
ofwulka7FXjg7xeqxfHlwz0QYs9Zcmcj+DoPPQlWpRyGymd9Na+8NTvbw6gocXEzdhPxf4ScSZWK
x8SjJqI2/wZWOLKBRoYj9jCybBEGWJ/gTxA+BNCkBsH60cZKQnTapB8WMdqSHSQ7riHx3Att6FvF
Y9UyP2va1L4i0p2DEBCyvr5fyVNMYO7xAMywdT/Jo3gAruUoac42lUA6jTRjb3Mdb0fRe+na9PHt
pyMWTFOwwJmoL24Lk7uGx2MTDCJ4PPF9AhXoPGO6GYKkzQR/pa1W3VkGnuHOYO5GSllQLNePw/im
Yp9OB26RSdX7p0M0WJwqAhYUtFW8wt9DFC9wdWxblohrHnsPpDaYI2APrAAmLDGceGSZK/ROwOeG
ug8l8TOsf9Ts+U0DNX4GfMR6QNazzu8/dPaD08wxbxVvxBE5mlxbflFKCBRcMlkT1dCoAL5For2f
PfYLZNExq0/wOj3DHAHtk8k6vMW7jJYVD0G2y2TVcqODUKX4jalysErLZ1HDhUopO7weT1+77HZA
RHGBQL/ajeA977CHjatZ6aeXnr6FWaX5DZrVfhYf9Ik8QHSqO2irmRj9kFcVEdJ964HwIDG6wTWy
RATUDdXFApyk2JLCw9o3PQoJQ5/xp7t4A14HWfNHKoXGRuuSp6wQsuDDJ0zCA58mZryJJkZ/T7Y/
gl1+hjeAwXnDCVl4aJVC5DDajkLFL1R9uehcDx/QD552DRmK2dz4jniVUBAbcu5T2vYQn6tDWgYs
6ecGxYHUNetir4kMRuswikhcmIREia8X1lTc4ytWnaLpfUfS9u/ncSZ2EcniKn/E1PenhoArFltQ
VRj60I1hTpqysPxaLI1plw6kR5HHTq2N1orv3dygXSQhmycJwjn/bj4WOGorFXikr/AvqOs2df77
PB+l4nQEg4TESI68O9HkOA0wqeS0u0nTiRt22ZMNQABuCFNgcBSUTyCG6Frnw7aNehLYTGxT5lJP
9jjLLrYeRP1d8izGj8zY5/miBDmd20zK+OX9dSVloAIFdulxLaaVucdrphWvjAcyp59s/KNRZrOz
oi7ZBpCxiuOvvzU0oNBdP24sViu5HKSL/SExom1/MBU+eH27HUWpyHGcImHOfYybKgDq4iT52pm3
qfDRpyYqSWxdZTY7yetn+swK6bVS+6mppKEqsUEx8NyEYQSbZyCMbyBgQ1qR1vGRRqOHCfxYsQv7
K0o2TFjlNMw4+kjv0b2OywKS0PEbtUUIVBBcaPRxdci7luypmaqoX1uentG5H7dQC0iuCRNhthvs
UlIgmlMbENCu1DMR/Y7FbhUV/m6FQ89ZYDTwpWeNqR3mOZYMOlYqWhv+qfUdkdZyL68K6UQkxlfu
d1QEGPWsUEU6MMEwNyHPxh9zUhy2CcXf7DmXL6u2tQqdg8mCu4NzAOgGEO1rOWozusguLCd9iFQe
K2Cwr55c08q6AZ6CTXDjbkCPrz65QvXMJwxIAsMXFe/jWNmTHDoWMq0L6z1ACbRG8zNCTTjMMU9u
CJqWkWsYG5jCvv5kI4xlihPD5l4BPBndY9KEJONNOrW8GEAu9wm/7c1EjQuNOgNeTeHFtXZb4pQe
a9+rYGwPV0x3MkBQjFH5T0J82fEYZzhgrePi5O83o0vKa0cabKpfcyPRN2AB87ovlUHFzuK3rQAf
TQVl5tJfj1c75VbOkIncI7s0Leo5jKn07URpwkL2x0AF5vTYUFJoU6rjbGoXbxXahaPhtLXHJzMj
ZLCEQGB6oywSdVp9xzQRyja0X6zsfGjXEoBZFT90EtqMsvpGV8xpO4M19kbbT66YLVGTkEDkDmks
lMVGwvrLcqy6/UucC1kBApHGbxlFl1cTM8QRBNvDQ+w/X9191lJ8VmektjiJMd3pxE+/LlYcrIN7
NwRoqtyeVtbGzJxIhhb52p8BeuJ4INnjLl9ts06TeRTNEW95QNPbYP7U7V6yWS25enl7CT/W4bhJ
cQ8ZQvAH2IpG+01znDvh/mKP/2LieDfG9qPQ+iksxFSHmEsVqywduo4Dvg5u3uSXK8qULbEfHbO+
d6YYvUjpwZ+l7H1hiPIKpS4LthUUMyAG6BtTgL4/gNdzaiP43QwurWOd/XEc9IIP0zNuawR3iY+A
W2JMK8sw/sd8ECpkMHHwGWe5fdxRz/WwlYokV12Vgc4vXYKeFQStSKnFdITu9VINs7sVX9E8lxWm
zldqgj/cnrRBimq4X8g49g6CzBV4Y/2L2xLTuflrr6tlA6gh5fRYZmgGb/p6OvQrb5tKqRkFvmRt
bF+e5GT+VYxYYmbxF5ST0s2WWsLnG9rbsz/cWFcDxySd3gMJ0EEP8ztN1VjyywLxDBwvuvjOkYpW
YaR1vL+rumoSGw5qPM7EABAUQV6aUmCZPgvE5VHeG+esHniu4uCEo8tugoWZyJMIxSbbqzgwv9sZ
6aP11ifEcElcyiQRjEHsyLmA5X8Qu5aZvOn69fOpt0VbraC8bg0/b2H82sXY3/4u7PyWP3oDwLeN
6EsbTPexHqjNmy/NHP0j32OpNGVrOKe8KVOpIQ/MRBCKgWkSWlAi44ev+3sckH4uDNE1IrqlaG1/
oSCUm4bvtZtD1baNObj4eIOpJ5kkvhRDlOxantBTUUVEU4/mXQ6PmH0Bu06K3mCP6i07OoPFE0Gt
peW4TuF3Dc8iM0swLCNNLApV+05vRwA+LcRTGMFgHOGAitVxq6dMmWkFGVCPtd5jPlutKnY5MucA
FPvyB12Ozne75tt4uc8OU8k20fzIIk8reA/7F+KPqm7xvqHfQqIg5aIKu6djXH/p8qmqaCHLPxZ4
a02/erJEqS1ctTHNj6wlSy3/vnumqffBJUPF24z0U2i3mwgqk/v44gCCmmhzRsMV1QHi2uKVTj+v
oWihksSLKHZabLoKaINfdaC86kPuEjc3kqD7I5zs5zmZovxElMk/iEU8l6IVVlgYpGd8LtqTy9x/
/IFr5zMW2ReagJzDKyL0UbjFLPdkgiULaD2a/5IjTkV9lS5CV2gKAx4pB6gc9RJwQZzseZIsy3w1
Gsp6qCHFpQvzo7qTtrug6XSWnZhpXJUwDhEbnu6fBOPHISZ7V4HEvSMxaf9p4Y/xQyd3IMGKeOUb
iPdlF0/5avYMKhdRyuYQ1fFmj7zBNdFBp9ZTiSwMottcHdEpBqWuPasw4Z1w95namSo4DaSGv7Yl
F1x5VWvTUQh+ddNTpJYM+4KPjW1P1J6rEUQ9/OdmprDGIjzRvrsxhUq5Qx6fo1cUOpLWydRiu5bZ
F7CMH8zL5ZUJidWFjE9NuBVgkNXqTqsmyBtAGBvRYuvqPoqlw+irjlNOStqxeuelHRfdOHle+/UW
2RH95zIv0JMsrEG9rui4DOsJtFSeeXhiEBkp4i21BjCzdIe4RmqhFGbyirPtKwaAqNikWKkIQbwO
KwSg2KzIyoNCajxrVYuKBA14NIFzf0GqVHO0EpkrToO3AiSJniaCjxtThYQObj4hBLxyE8doBjA1
eR+HGFjcCqZoNOlIi/4H5IBKATnIajLAEChgcs2KhLsvdfNMMxkQSICoQmpChS+iZ4DISouPwD+0
ThnVd3KLm5wevu4+co6t9msaDYaJDKnNQziG7P6A/SOSwlnawfmEGy5mug+ltALCt5TAsI233UV6
lwe1POhcgDMRBmyNp/WBmHhL19nPnbtrbY6VIcKhollGaS3hE6KWHbzqoa181ppY1AEYVssk/BrF
YN4A9YeevSIG5OgfCZdD5Szw7v6pTWyIX22bwczxCILARMIlRV4f1nam71A5Q0iNOzlsSSplML7C
ysQHS+vwLTnvYu1cUE4+/Id7skR6myGIs3Zbeg/dyhpInQMMHoiDS2THCS1ohU6JYU/kB6pDUGwL
bFH1YAyg+KmNCjWa97qm/8y0APUtzZ2cJ0pmNF6mPwlb9Nydi7D7gGwYYYxhvKUMZnVcxYj0KCeG
bpfkgT4fbmQsocZM2kBhZoWIUYoi5GxjrAb/PeuL5P0QNUqga83ggJkxWLXhrAsp2qahC7sRoRtU
nYOm6SNLANYhNt1IzxPjM4PbvSmPoLiZh2pENKtNxOr3qgUrW4k7nIcNb6fukDLZMJBJa+twdsx7
1doNgmEJPxJG6YoFuARPJFZ+j9MhbkvB9SU+oOG/9bo9/OQ2TGvrp5Gzq2ds4QRQ/qqCGJbFSfis
UJmi/Gg+8AInFh74G6DUJ3gOUUtnW5OQuHn/uSu1QhlpdH7nt+4I6QdnfjBBs7wK6AcriHj87hKU
/4lRNduS7y5aYLF1LVYL05mFnPhAIXT4rZLLRIpPl1Nsn06jibvgatEc4e7TwYC4546NPh/wAqaS
TclIW3lNFIeJI4AR/hsDOZx/g5EHZiEwqwYHa+Ktb4FbyX2gGVOSkTmd9ZK7gBfhEvfkgk3nKEWB
KTpMl4s1BHvm1rehjmEUtUtZT3lYuj055ypPWvWKZCMboVjxitp2y8tSW0Gy1YW3BRkGUeBI0yGi
7Sk0UW27LEle6GWrOoV62gXE1xp98POR/gVCHBgpQwNasBVUVqhJXNQi4VVXT0TXEniC4evW/g2O
cwf40yoFnTsLnQ15Ulu+5iqFb/Zyxa2qs3gA62PGJWivyPdO6o2XA4i056go7pQ15OPAwilHOhIM
qp/sT3aIHiE8hbYAvSz0Ofh5nI3DJ700vv/+PHKoearYPRsIZUSbTwWz2+8x1yu85ob15LqqdcUJ
TkTvNFL7dN+5qByICVHg9caw/3lLz41BnqTna4s/N7BO82hx4gx+I3L8zCedLYyH/ksmv7ZRfFZw
h1PeoNFBDYA9BY3r2XlRs4FJiHo97fiAMGzrc7+Kw9YsU98wn8ozanppeKgBaUI+DKy4w9nFZ0Dx
HO3c68bqpWGM63fgMOIFpsOtZ1uboEyFw1b898SywZlBFXVItfr2yP8IItvj8HwwUzZW3wuNGRBn
y6lkAQcDHGWNLazICQidmA7pirZfsq4+HmlVhClM6WdejjGyUHdcYBHfajvfXo6qbHzjrefinOrK
Eg79C1tDvykIxMoQyGQ1tiV65L9Ygq0kzUuoEdqOYFars5BtDwe6isYKtSlg9RUtYtE3yogXY9MZ
xtGFeD/oP/6fM5XbpknV9iuKL//LRsVT08rjPQGNRZSRYCGdoZT06VASJjVbVegcE0+1JY9yTHv9
BjWmsTMo0kkHeW1ItFkpeeEs/a0HbPrw4ZRE+sztXCwiFHZqiGyYm7AQJwavA9vpRBNJHcSUQ7qu
isUcays8+TEarZKQEEU4h+akrv8wLIo2iZgTTfPAWL3oNKu/axpKiV9FGyurS5aAo68TI5SAD+dm
3vfxEK3N76pvi5vPYnvAjeGc1t/CeRatYSGmUFnlM5Xk9PNKIEKrfQPfoy61Eqz5xVkHX2yATOhv
6PLvUvzrRPB9jzjqlOsicYO53TFSEtB4qB46gYUAywL5KBzrCKhcZY+s2oAVQZOtoWT8UVVStq8w
yrXQ6Cpio2k8/V6qxT7SLwEvDHFfHF8FTEYl1xBI50prV37iXmiIVvkfbPncUnx5CvN887rAG8Si
hT3KM9AdX7HNpWqNpBHBnMZOQVmG8ZiAmlxIvllbi3jHAxKgU8MIkyKT9fGJU8hXgIBWtLblzc6r
Yp9qllGB7pCN/Rv6UgfGLJne2skkCF4MYTy54aMWJblSc9xviVxHAX5K51E1/KP0arBX5iLoHVpn
A9O+10VAJDH+eWco/h1y22AxSBI9ECIuQq5Ah6lOT93JYxUUXF0X4YB7WKHmp3t9Zmvzx8hitpuu
UsHjq+xav250HibHlg74cQK37l0sc84m3OW+5Mqv6g0OAjmnD8MOKRPrFBJilUhP4iwSwV8sMAK7
dz/g3Kb/dB/XA7D6EHhZvzugsYs0CHzohqz2CLPdpZKFbGKuCbzWU4JpHs5zAVJUCBxJHvq5o8P2
ljLxiZXrfNRe+E1VsHJMURVMnv44wr3Qpav+nyPWIhOvZRmCJ0uiRdgMBFlzB0P9NQ4fi8AXtYgQ
muxmQtQkIBoNeB1AnDmZKMyr81vTjMCBsM1yIa/WPipympS4rc6/BhQKSYEIjcSN7hPR28XFHfec
17xJ8Z/OpJOMWtn31dXmqA1H79aVaHSUOyRWq4OACmT62zV/lZxzzUB0p9tBkxV2jnUsKec9zSAn
4VtjAKBHVwB7Fcy3foU6HdE7jZ0vbrAjAGiMdkCz2FjKR67t6R/iP9Ukszo9jeVSp2TM1cwNPWFQ
m0Uw3GbRm+Q9Top9vDa4ZoxkwgxzyNYMhDV6NAcTSKG3s9HMaRggciGYOZtFibUXVFwO63c67snK
r8A9sozuQYxgh5stG+DTIkk5uqW/nhXrayarQZKFURNfYPif3RRFcbkW8RZwAV4k9oxGrLIe5K/M
2Efl2tljAFcbIotosRUj833zheHKTgX+dyLO3OsGGBlziPMtCuJJUL/VjvJY/W2U6p4463HASN0s
hQ4bb6s2Rx83lt8jpYRg7GvdfbFk8tkl3Mnr9Q760m9RdknMFeqbXC+Kk02Lw4+9vlg6LIvWVny4
CKi2C3hAv+DPgBXU/y471d6lqBps5trt3DiCUbTZgWNJBOd+FxhrkGnKtQo4VmZiTTZc6FrowQBO
ImwGKBjDy8AVU5ZHb4M8xp8xXqh2MDbV6L/+c3P6XImqhKn9HqNOpnul55w+mgfK8lEUu20RgDE/
s2DIB7EQTyCZsBZBPK3pZVIFiNE2TQyT8AzFl1LU34MTds9hX1SBopCofXkoZVX0XSxgfUiK9i5A
YSX7k5Kv2+p4h07t6GpwowfsCV14h7fJiU6AyyzNegLTktZFiuoET34SGy4GyxspBWem1IZghK3D
JuqPe8w5VptBxf90Hyg7qoHdAWlB0T5R3iLqRgIBeHdtkfjFFNRtcBPAQDZmdebRwO1UGsHwGNq8
EuhLEZO9uVS2ojPOZxjjnghiedripUby2HQG07l8GwFHCaEeMB221N2noJP2h3mRYcOeUpMqamkm
ttTqEwfSj7i64Q4uInwv3hWfq3TPOY808e4ZYZUk41sxUM38kjrYsYSN17OYhjp5ElO7gZzufUrh
4HrPtqAGdH0jjyaLiuMdqJf0dDqEfZ8FRL9buHvp2SJ+8lMuzt6wgtOnjxDa/J71acm5zLAarCqD
c7OtAuYed7ZGun+SFRuROAwDTI6r1LdpL7iBlAZ/YjzWiJKdRCkZKLd8nKbVIEQz5I63pJWXoSwe
6FZOsUsciNkF+7ck6rDj29SQqbRDnfafDBoyvIpfPTot7Fuj0oXs6bsoNKHXtq/WbxfCNm5uXEd2
54mDqhohH39+i3R1loOHNcEuu4giAz/CItX8IXHB6iVMUn/uMiJGKlWKFEZi5djUVjKHKk8uGQcU
iOh27xTlwS+gmaBcu+ukI+UnvPbQB85bmB6RZtW468j7StJbEJrBswS/zsB3eNbl0SL9kN7z9ZX+
6l5j09A1xihmmkOlOPw6INJ5diwtbG25TF3FPPZpqWBCy1EqA9eLEBgJZyWe/Sj0JN/EZi20zZd4
AKkrTHPJT08DtbEFg3lhxfljUN/12xIxmSRBxqSmqlVS85LC+UqHXfPPqP/l6v+crnny6tPjvTY9
DimXSNlf/rx1qrB5bOo7T6kK/KPb0uQfpzwGGE+pRND+xspJQzID9gm0QP1UwJ1HI7wAcDKc+aIt
K9DgSeCFTEGfAah4xbTL6D0whzGJPfPHQ3YlU5hJCXZp1VA4WLnWjK1XbZwVEvpf+9ks4V+ydE1X
yTpPxQSlg4AWqNL+oDREtIZ6xlsYsd2ORK6pkbhTIfXlN0vaHmrQoOe7gw+qSmUJ9PVISOLutLQC
qF/3wPGA4TjZ0bZpnY3snsaosPQ5pVKNAsl3+7Q6AGVpBby/w+/1ivZXF7TZE9ZiVoSWrnWD0X9h
WMQ+MVdK9sjVl6rPTQfvMMkEJmsLnI3wBnwK34Kk4SA/O8RsB1XeiNNiOmMBcWyXouiMk3jK9tTE
NsFn9po6dmANVidPjWiQn4eFs1GFmhYlxYt7I63aSf3VhORttsQZjDeADnZ0UgKsvjPTRJ8z0//Q
JCQTjRDiI/3RiDH1LSBvkcAZ7JhTS3l7OC2mnRScP87FIpsiXy53reud0Kl8oY8I9LJRvchFGijF
y1TzJE8T2HMRDus3LnKny7bUFIhgantft6zAYabEKMkVQhQL6SaiuZR3T0pwPrdqpO2rp6+mj54R
qQBQuXd69yg1nSC8oF+qV+gSRjkVMBLcH0fsAUuUcqX8X/MFde7eDizG1PStgRU/CzSY4GttFENm
ZbKsaJVeyG3fQo702oNI1hY0C1U52K5gPEvE3st2L/E+ZaruhAHLrDSGPZw0wlgnWC082OGpM0Pa
5JHT8fn/Hkgqk0M8+Baj1rtoJyg7onew8mBKGUHJgcWNsCSj0D8p5b9ByAC+vdYHk3QobCd5rrr2
28kvn3ZKg5kV5ta6c9CtOhvQuC/u4R9bPxVkhLTebpEIpsOClIYnQcYDmYQ=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work : entity is "fifo_32,fifo_generator_v12_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work : entity is "fifo_generator_v12_0,Vivado 2015.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_32,fifo_generator_v12_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work_file_dram_wr_ram0.edn\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_v12_0,Vivado 2015.2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work_file_dram_wr_ram0.edn\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full : entity is "fifo_32_prog_full,fifo_generator_v12_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full : entity is "fifo_generator_v12_0,Vivado 2015.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 50;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 49;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(5 downto 0) => NLW_U0_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => prog_full,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => rd_clk,
      rd_data_count(5 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(5 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(5 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : out STD_LOGIC;
    \syncstages_ff_reg[0]\ : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    ready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16 is
  signal ram0_rd_valid : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 32;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 31;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 128;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 7;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
begin
  rd_en <= \^rd_en\;
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(5 downto 0) => NLW_U0_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => ram0_rd_valid,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(6 downto 0) => B"0000000",
      prog_empty_thresh_assert(6 downto 0) => B"0000000",
      prog_empty_thresh_negate(6 downto 0) => B"0000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => fclk0,
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => \^rd_en\,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => \syncstages_ff_reg[0]\,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => fclk1,
      wr_data_count(5 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
U0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram0_rd_valid,
      I1 => ready,
      O => \^rd_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd is
  port (
    clear_IBUF : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_rd_en_OBUF : out STD_LOGIC;
    dram_rd_flush_OBUF : out STD_LOGIC;
    dram_rd_valid : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    rd_en_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    stall_IBUF : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    valid_OBUF : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_rd_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \size[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd is
  signal U_DONE_COUNT_n_1 : STD_LOGIC;
  signal U_HANDSHAKE_n_2 : STD_LOGIC;
  signal U_HANDSHAKE_n_5 : STD_LOGIC;
  signal U_HANDSHAKE_n_6 : STD_LOGIC;
  signal U_WIDTH_FIFO_n_1 : STD_LOGIC;
  signal busy : STD_LOGIC;
  signal done_s : STD_LOGIC;
  signal dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal empty : STD_LOGIC;
  signal got_it_tg_ff : STD_LOGIC;
  signal got_it_tg_sync : STD_LOGIC;
  signal handshake_go : STD_LOGIC;
  signal prog_full : STD_LOGIC;
  signal rd_en0_in : STD_LOGIC;
  signal size_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal start_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \start_addr_s[14]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal update_count0 : STD_LOGIC;
  signal NLW_U_FIFO_full_UNCONNECTED : STD_LOGIC;
  attribute x_core_info : string;
  attribute x_core_info of U_FIFO : label is "fifo_generator_v12_0,Vivado 2015.2";
begin
U_AG_SI: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => U_WIDTH_FIFO_n_1,
      Q(14 downto 0) => start_addr_s(14 downto 0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_rd_addr_OBUF(14 downto 0) => dram_rd_addr_OBUF(14 downto 0),
      state => state,
      take_it_tg_ff_reg => U_HANDSHAKE_n_2,
      take_it_tg_ff_reg_0 => U_HANDSHAKE_n_6
    );
U_DONE_COUNT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_rd_ram1.edn\
     port map (
      CO(0) => done_s,
      Q(15 downto 0) => size_s(15 downto 0),
      busy => busy,
      clear_IBUF => clear_IBUF,
      done_OBUF => done_OBUF,
      go_IBUF => go_IBUF,
      handshake_go_reg => U_DONE_COUNT_n_1,
      rd_en_IBUF => rd_en_IBUF,
      rst => rst,
      state_reg(1 downto 0) => \state_reg_n_0_\(1 downto 0),
      update_count0 => update_count0,
      user_clk => user_clk
    );
U_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full
     port map (
      din(31 downto 0) => dram_rd_data(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => NLW_U_FIFO_full_UNCONNECTED,
      prog_full => prog_full,
      rd_clk => user_clk,
      rd_en => rd_en0_in,
      rst => U_WIDTH_FIFO_n_1,
      wr_clk => dram_clk_IBUF_BUFG,
      wr_en => dram_rd_valid
    );
U_HANDSHAKE: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => U_WIDTH_FIFO_n_1,
      addr_current_reg(0) => U_HANDSHAKE_n_2,
      busy => busy,
      busy_reg => U_HANDSHAKE_n_5,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_rd_en_OBUF => dram_rd_en_OBUF,
      dram_rd_flush_OBUF => dram_rd_flush_OBUF,
      dram_ready_IBUF => dram_ready_IBUF,
      go_IBUF => go_IBUF,
      got_it_tg_ff => got_it_tg_ff,
      got_it_tg_sync => got_it_tg_sync,
      handshake_go => handshake_go,
      prog_full => prog_full,
      stall_IBUF => stall_IBUF,
      state => state,
      state_reg(1 downto 0) => \state_reg_n_0_\(1 downto 0),
      state_reg_0 => U_HANDSHAKE_n_6,
      user_clk => user_clk
    );
U_WIDTH_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => U_WIDTH_FIFO_n_1,
      CO(0) => done_s,
      Q(31 downto 0) => Q(31 downto 0),
      clear_IBUF => clear_IBUF,
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      rd_en0_in => rd_en0_in,
      rd_en_IBUF => rd_en_IBUF,
      rst => rst,
      update_count0 => update_count0,
      user_clk => user_clk,
      valid_OBUF => valid_OBUF
    );
busy_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => U_HANDSHAKE_n_5,
      PRE => rst,
      Q => busy
    );
handshake_go_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_DONE_COUNT_n_1,
      Q => handshake_go
    );
\size_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(0),
      Q => size_s(0)
    );
\size_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(10),
      Q => size_s(10)
    );
\size_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(11),
      Q => size_s(11)
    );
\size_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(12),
      Q => size_s(12)
    );
\size_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(13),
      Q => size_s(13)
    );
\size_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(14),
      Q => size_s(14)
    );
\size_s_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(15),
      Q => size_s(15)
    );
\size_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(1),
      Q => size_s(1)
    );
\size_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(2),
      Q => size_s(2)
    );
\size_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(3),
      Q => size_s(3)
    );
\size_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(4),
      Q => size_s(4)
    );
\size_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(5),
      Q => size_s(5)
    );
\size_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(6),
      Q => size_s(6)
    );
\size_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(7),
      Q => size_s(7)
    );
\size_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(8),
      Q => size_s(8)
    );
\size_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(9),
      Q => size_s(9)
    );
\start_addr_s[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => go_IBUF,
      I1 => \state_reg_n_0_\(0),
      I2 => \state_reg_n_0_\(1),
      O => \start_addr_s[14]_i_1_n_0\
    );
\start_addr_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(0),
      Q => start_addr_s(0)
    );
\start_addr_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(10),
      Q => start_addr_s(10)
    );
\start_addr_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(11),
      Q => start_addr_s(11)
    );
\start_addr_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(12),
      Q => start_addr_s(12)
    );
\start_addr_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(13),
      Q => start_addr_s(13)
    );
\start_addr_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(14),
      Q => start_addr_s(14)
    );
\start_addr_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(1),
      Q => start_addr_s(1)
    );
\start_addr_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(2),
      Q => start_addr_s(2)
    );
\start_addr_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(3),
      Q => start_addr_s(3)
    );
\start_addr_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(4),
      Q => start_addr_s(4)
    );
\start_addr_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(5),
      Q => start_addr_s(5)
    );
\start_addr_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(6),
      Q => start_addr_s(6)
    );
\start_addr_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(7),
      Q => start_addr_s(7)
    );
\start_addr_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(8),
      Q => start_addr_s(8)
    );
\start_addr_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(9),
      Q => start_addr_s(9)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3AAC3FFC300"
    )
        port map (
      I0 => done_s,
      I1 => got_it_tg_ff,
      I2 => got_it_tg_sync,
      I3 => \state_reg_n_0_\(0),
      I4 => go_IBUF,
      I5 => \state_reg_n_0_\(1),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => got_it_tg_sync,
      I2 => \state_reg_n_0_\(0),
      I3 => \state_reg_n_0_\(1),
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work is
  port (
    clear_IBUF : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    dram_wr_pending_IBUF : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dram_wr_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \size[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \start_addr[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work is
  signal U_HANDSHAKE_n_1 : STD_LOGIC;
  signal U_HANDSHAKE_n_2 : STD_LOGIC;
  signal U_HANDSHAKE_n_3 : STD_LOGIC;
  signal U_HANDSHAKE_n_4 : STD_LOGIC;
  signal U_HANDSHAKE_n_5 : STD_LOGIC;
  signal U_WIDTH_FIFO_n_0 : STD_LOGIC;
  signal U_WIDTH_FIFO_n_1 : STD_LOGIC;
  signal U_WIDTH_FIFO_n_2 : STD_LOGIC;
  signal actually_empty : STD_LOGIC;
  signal actually_empty_i_1_n_0 : STD_LOGIC;
  signal busy : STD_LOGIC;
  signal din : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal done_s : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal empty_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \empty_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \empty_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \empty_count[2]_i_1_n_0\ : STD_LOGIC;
  signal full : STD_LOGIC;
  signal handshake_go : STD_LOGIC;
  signal rd_en : STD_LOGIC;
  signal rst0_out : STD_LOGIC;
  signal size_s : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \size_s[16]_i_1_n_0\ : STD_LOGIC;
  signal start_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_0 : STD_LOGIC;
  signal wr_en2_out : STD_LOGIC;
  attribute x_core_info : string;
  attribute x_core_info of U_FIFO : label is "fifo_generator_v12_0,Vivado 2015.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of actually_empty_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \empty_count[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \empty_count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \empty_count[2]_i_1\ : label is "soft_lutpair12";
begin
U_AG_SO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work
     port map (
      Q(14 downto 0) => start_addr_s(14 downto 0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_wr_addr_OBUF(14 downto 0) => dram_wr_addr_OBUF(14 downto 0),
      output_reg(0) => U_HANDSHAKE_n_1,
      \output_reg[0]_0\ => U_HANDSHAKE_n_5,
      rst0_out => rst0_out,
      state => state_0
    );
U_DONE_COUNT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work
     port map (
      CO(0) => done_s,
      Q(16 downto 0) => size_s(16 downto 0),
      clear_IBUF => clear_IBUF,
      \count_reg[0]_0\ => U_WIDTH_FIFO_n_2,
      rst => rst,
      user_clk => user_clk
    );
U_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dram_wr_data(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => dram_clk_IBUF_BUFG,
      rd_en => rd_en,
      rst => rst0_out,
      wr_clk => user_clk,
      wr_en => wr_en2_out
    );
U_FIFO_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dram_ready_IBUF,
      I1 => empty,
      O => rd_en
    );
U_HANDSHAKE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work
     port map (
      CO(0) => done_s,
      actually_empty => actually_empty,
      addr_current_reg(0) => U_HANDSHAKE_n_1,
      busy => busy,
      busy_reg => U_HANDSHAKE_n_4,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready_IBUF,
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      empty => empty,
      go_IBUF => go_IBUF,
      handshake_go => handshake_go,
      rst0_out => rst0_out,
      state(1 downto 0) => state(1 downto 0),
      state_0 => state_0,
      state_reg(1) => U_HANDSHAKE_n_3,
      state_reg(0) => U_HANDSHAKE_n_2,
      state_reg_0 => U_HANDSHAKE_n_5,
      user_clk => user_clk
    );
U_WIDTH_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work
     port map (
      AR(0) => rst0_out,
      CO(0) => done_s,
      D(15 downto 0) => D(15 downto 0),
      Q(1) => U_WIDTH_FIFO_n_0,
      Q(0) => U_WIDTH_FIFO_n_1,
      clear_IBUF => clear_IBUF,
      count_reg(16) => U_WIDTH_FIFO_n_2,
      din(31 downto 0) => din(31 downto 0),
      full => full,
      ready_OBUF => ready_OBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en2_out => wr_en2_out,
      wr_en_IBUF => wr_en_IBUF
    );
actually_empty_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => empty_count(2),
      I1 => empty_count(1),
      I2 => empty_count(0),
      O => actually_empty_i_1_n_0
    );
actually_empty_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => actually_empty_i_1_n_0,
      Q => actually_empty
    );
busy_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => U_HANDSHAKE_n_4,
      PRE => rst,
      Q => busy
    );
done_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => done_s,
      I1 => actually_empty,
      I2 => busy,
      I3 => dram_wr_pending_IBUF,
      I4 => go_IBUF,
      O => done_OBUF
    );
\empty_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
        port map (
      I0 => U_WIDTH_FIFO_n_1,
      I1 => U_WIDTH_FIFO_n_0,
      I2 => empty_count(0),
      I3 => empty_count(1),
      I4 => empty_count(2),
      O => \empty_count[0]_i_1_n_0\
    );
\empty_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => U_WIDTH_FIFO_n_1,
      I1 => U_WIDTH_FIFO_n_0,
      I2 => empty_count(0),
      I3 => empty_count(1),
      O => \empty_count[1]_i_1_n_0\
    );
\empty_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01111000"
    )
        port map (
      I0 => U_WIDTH_FIFO_n_1,
      I1 => U_WIDTH_FIFO_n_0,
      I2 => empty_count(0),
      I3 => empty_count(1),
      I4 => empty_count(2),
      O => \empty_count[2]_i_1_n_0\
    );
\empty_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[0]_i_1_n_0\,
      Q => empty_count(0)
    );
\empty_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[1]_i_1_n_0\,
      Q => empty_count(1)
    );
\empty_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[2]_i_1_n_0\,
      Q => empty_count(2)
    );
handshake_go_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \size_s[16]_i_1_n_0\,
      Q => handshake_go
    );
\size_s[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(0),
      I1 => go_IBUF,
      I2 => state(1),
      O => \size_s[16]_i_1_n_0\
    );
\size_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(0),
      Q => size_s(0)
    );
\size_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(10),
      Q => size_s(10)
    );
\size_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(11),
      Q => size_s(11)
    );
\size_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(12),
      Q => size_s(12)
    );
\size_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(13),
      Q => size_s(13)
    );
\size_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(14),
      Q => size_s(14)
    );
\size_s_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(15),
      Q => size_s(15)
    );
\size_s_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(16),
      Q => size_s(16)
    );
\size_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(1),
      Q => size_s(1)
    );
\size_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(2),
      Q => size_s(2)
    );
\size_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(3),
      Q => size_s(3)
    );
\size_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(4),
      Q => size_s(4)
    );
\size_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(5),
      Q => size_s(5)
    );
\size_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(6),
      Q => size_s(6)
    );
\size_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(7),
      Q => size_s(7)
    );
\size_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(8),
      Q => size_s(8)
    );
\size_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(9),
      Q => size_s(9)
    );
\start_addr_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(0),
      Q => start_addr_s(0)
    );
\start_addr_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(10),
      Q => start_addr_s(10)
    );
\start_addr_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(11),
      Q => start_addr_s(11)
    );
\start_addr_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(12),
      Q => start_addr_s(12)
    );
\start_addr_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(13),
      Q => start_addr_s(13)
    );
\start_addr_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(14),
      Q => start_addr_s(14)
    );
\start_addr_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(1),
      Q => start_addr_s(1)
    );
\start_addr_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(2),
      Q => start_addr_s(2)
    );
\start_addr_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(3),
      Q => start_addr_s(3)
    );
\start_addr_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(4),
      Q => start_addr_s(4)
    );
\start_addr_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(5),
      Q => start_addr_s(5)
    );
\start_addr_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(6),
      Q => start_addr_s(6)
    );
\start_addr_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(7),
      Q => start_addr_s(7)
    );
\start_addr_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(8),
      Q => start_addr_s(8)
    );
\start_addr_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(9),
      Q => start_addr_s(9)
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_HANDSHAKE_n_2,
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_HANDSHAKE_n_3,
      Q => state(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work_file_dram_wr_ram0.edn\ is
  port (
    clear_IBUF : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    dram_wr_pending_IBUF : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_IBUF : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_wr_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \start_addr[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work_file_dram_wr_ram0.edn\ is
  signal U_DONE_COUNT_n_0 : STD_LOGIC;
  signal U_HANDSHAKE_n_1 : STD_LOGIC;
  signal U_HANDSHAKE_n_2 : STD_LOGIC;
  signal U_HANDSHAKE_n_3 : STD_LOGIC;
  signal U_HANDSHAKE_n_4 : STD_LOGIC;
  signal U_HANDSHAKE_n_5 : STD_LOGIC;
  signal \U_SHRINK.U_SHRINK_FIFO/count\ : STD_LOGIC;
  signal actually_empty : STD_LOGIC;
  signal actually_empty_i_1_n_0 : STD_LOGIC;
  signal busy : STD_LOGIC;
  signal din : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal done_s : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal empty_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \empty_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \empty_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \empty_count[2]_i_1_n_0\ : STD_LOGIC;
  signal full : STD_LOGIC;
  signal handshake_go : STD_LOGIC;
  signal rd_en : STD_LOGIC;
  signal rst0_out : STD_LOGIC;
  signal size_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \size_s[15]_i_1_n_0\ : STD_LOGIC;
  signal start_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_0 : STD_LOGIC;
  signal wr_en2_out : STD_LOGIC;
  attribute x_core_info : string;
  attribute x_core_info of U_FIFO : label is "fifo_generator_v12_0,Vivado 2015.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of actually_empty_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \empty_count[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \empty_count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \empty_count[2]_i_1\ : label is "soft_lutpair12";
begin
U_AG_SO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn\
     port map (
      Q(14 downto 0) => start_addr_s(14 downto 0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_wr_addr_OBUF(14 downto 0) => dram_wr_addr_OBUF(14 downto 0),
      output_reg(0) => U_HANDSHAKE_n_1,
      \output_reg[0]_0\ => U_HANDSHAKE_n_5,
      rst0_out => rst0_out,
      state => state_0
    );
U_DONE_COUNT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_wr_ram0.edn\
     port map (
      CO(0) => done_s,
      E(0) => U_DONE_COUNT_n_0,
      Q(15 downto 0) => size_s(15 downto 0),
      actually_empty => actually_empty,
      busy => busy,
      clear_IBUF => clear_IBUF,
      count => \U_SHRINK.U_SHRINK_FIFO/count\,
      done_OBUF => done_OBUF,
      dram_wr_pending_IBUF => dram_wr_pending_IBUF,
      full => full,
      go_IBUF => go_IBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en_IBUF => wr_en_IBUF
    );
U_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work_file_dram_wr_ram0.edn\
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dram_wr_data(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => dram_clk_IBUF_BUFG,
      rd_en => rd_en,
      rst => rst0_out,
      wr_clk => user_clk,
      wr_en => wr_en2_out
    );
U_FIFO_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dram_ready_IBUF,
      I1 => empty,
      O => rd_en
    );
U_HANDSHAKE: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_wr_ram0.edn\
     port map (
      CO(0) => done_s,
      actually_empty => actually_empty,
      addr_current_reg(0) => U_HANDSHAKE_n_1,
      busy => busy,
      busy_reg => U_HANDSHAKE_n_4,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready_IBUF,
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      empty => empty,
      go_IBUF => go_IBUF,
      handshake_go => handshake_go,
      rst0_out => rst0_out,
      state(1 downto 0) => state(1 downto 0),
      state_0 => state_0,
      state_reg(1) => U_HANDSHAKE_n_3,
      state_reg(0) => U_HANDSHAKE_n_2,
      state_reg_0 => U_HANDSHAKE_n_5,
      user_clk => user_clk
    );
U_WIDTH_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_wr_ram0.edn\
     port map (
      AR(0) => rst0_out,
      CO(0) => done_s,
      E(0) => U_DONE_COUNT_n_0,
      Q(31 downto 0) => din(31 downto 0),
      clear_IBUF => clear_IBUF,
      count => \U_SHRINK.U_SHRINK_FIFO/count\,
      data_IBUF(31 downto 0) => data_IBUF(31 downto 0),
      full => full,
      ready_OBUF => ready_OBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en2_out => wr_en2_out,
      wr_en_IBUF => wr_en_IBUF
    );
actually_empty_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => empty_count(2),
      I1 => empty_count(1),
      I2 => empty_count(0),
      O => actually_empty_i_1_n_0
    );
actually_empty_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => actually_empty_i_1_n_0,
      Q => actually_empty
    );
busy_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => U_HANDSHAKE_n_4,
      PRE => rst,
      Q => busy
    );
\empty_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => \U_SHRINK.U_SHRINK_FIFO/count\,
      I1 => empty_count(0),
      I2 => empty_count(1),
      I3 => empty_count(2),
      O => \empty_count[0]_i_1_n_0\
    );
\empty_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \U_SHRINK.U_SHRINK_FIFO/count\,
      I1 => empty_count(0),
      I2 => empty_count(1),
      O => \empty_count[1]_i_1_n_0\
    );
\empty_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \U_SHRINK.U_SHRINK_FIFO/count\,
      I1 => empty_count(0),
      I2 => empty_count(1),
      I3 => empty_count(2),
      O => \empty_count[2]_i_1_n_0\
    );
\empty_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[0]_i_1_n_0\,
      Q => empty_count(0)
    );
\empty_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[1]_i_1_n_0\,
      Q => empty_count(1)
    );
\empty_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[2]_i_1_n_0\,
      Q => empty_count(2)
    );
handshake_go_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \size_s[15]_i_1_n_0\,
      Q => handshake_go
    );
\size_s[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(1),
      I1 => go_IBUF,
      I2 => state(0),
      O => \size_s[15]_i_1_n_0\
    );
\size_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(0),
      Q => size_s(0)
    );
\size_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(10),
      Q => size_s(10)
    );
\size_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(11),
      Q => size_s(11)
    );
\size_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(12),
      Q => size_s(12)
    );
\size_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(13),
      Q => size_s(13)
    );
\size_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(14),
      Q => size_s(14)
    );
\size_s_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(15),
      Q => size_s(15)
    );
\size_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(1),
      Q => size_s(1)
    );
\size_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(2),
      Q => size_s(2)
    );
\size_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(3),
      Q => size_s(3)
    );
\size_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(4),
      Q => size_s(4)
    );
\size_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(5),
      Q => size_s(5)
    );
\size_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(6),
      Q => size_s(6)
    );
\size_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(7),
      Q => size_s(7)
    );
\size_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(8),
      Q => size_s(8)
    );
\size_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(9),
      Q => size_s(9)
    );
\start_addr_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(0),
      Q => start_addr_s(0)
    );
\start_addr_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(10),
      Q => start_addr_s(10)
    );
\start_addr_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(11),
      Q => start_addr_s(11)
    );
\start_addr_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(12),
      Q => start_addr_s(12)
    );
\start_addr_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(13),
      Q => start_addr_s(13)
    );
\start_addr_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(14),
      Q => start_addr_s(14)
    );
\start_addr_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(1),
      Q => start_addr_s(1)
    );
\start_addr_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(2),
      Q => start_addr_s(2)
    );
\start_addr_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(3),
      Q => start_addr_s(3)
    );
\start_addr_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(4),
      Q => start_addr_s(4)
    );
\start_addr_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(5),
      Q => start_addr_s(5)
    );
\start_addr_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(6),
      Q => start_addr_s(6)
    );
\start_addr_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(7),
      Q => start_addr_s(7)
    );
\start_addr_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(8),
      Q => start_addr_s(8)
    );
\start_addr_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(9),
      Q => start_addr_s(9)
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_HANDSHAKE_n_2,
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_HANDSHAKE_n_3,
      Q => state(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16_custom is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : out STD_LOGIC;
    \syncstages_ff_reg[0]\ : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    ready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16_custom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16_custom is
  attribute x_core_info : string;
  attribute x_core_info of U_FIFO_CUSTOM : label is "fifo_generator_v13_2_5,Vivado 2021.1";
begin
U_FIFO_CUSTOM: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      fclk0 => fclk0,
      fclk1 => fclk1,
      rd_en => rd_en,
      ready => ready,
      \syncstages_ff_reg[0]\ => \syncstages_ff_reg[0]\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram0_custom is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    rd_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \output_reg[0]\ : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    ready : in STD_LOGIC;
    go : in STD_LOGIC;
    temp_signal_go_side_reg : in STD_LOGIC;
    CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \output_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram0_custom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram0_custom is
  signal U_SIZE_REG_n_0 : STD_LOGIC;
  signal U_SIZE_REG_n_1 : STD_LOGIC;
  signal U_SIZE_REG_n_10 : STD_LOGIC;
  signal U_SIZE_REG_n_11 : STD_LOGIC;
  signal U_SIZE_REG_n_12 : STD_LOGIC;
  signal U_SIZE_REG_n_13 : STD_LOGIC;
  signal U_SIZE_REG_n_14 : STD_LOGIC;
  signal U_SIZE_REG_n_15 : STD_LOGIC;
  signal U_SIZE_REG_n_16 : STD_LOGIC;
  signal U_SIZE_REG_n_2 : STD_LOGIC;
  signal U_SIZE_REG_n_3 : STD_LOGIC;
  signal U_SIZE_REG_n_4 : STD_LOGIC;
  signal U_SIZE_REG_n_5 : STD_LOGIC;
  signal U_SIZE_REG_n_6 : STD_LOGIC;
  signal U_SIZE_REG_n_7 : STD_LOGIC;
  signal U_SIZE_REG_n_8 : STD_LOGIC;
  signal U_SIZE_REG_n_9 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_0 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_1 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_10 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_11 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_12 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_13 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_14 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_2 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_3 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_4 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_5 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_6 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_7 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_8 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_9 : STD_LOGIC;
  signal go_after_handshake : STD_LOGIC;
begin
U_ADDR_GEN: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_gen_custom
     port map (
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state_reg[1]\,
      Q(16) => U_SIZE_REG_n_0,
      Q(15) => U_SIZE_REG_n_1,
      Q(14) => U_SIZE_REG_n_2,
      Q(13) => U_SIZE_REG_n_3,
      Q(12) => U_SIZE_REG_n_4,
      Q(11) => U_SIZE_REG_n_5,
      Q(10) => U_SIZE_REG_n_6,
      Q(9) => U_SIZE_REG_n_7,
      Q(8) => U_SIZE_REG_n_8,
      Q(7) => U_SIZE_REG_n_9,
      Q(6) => U_SIZE_REG_n_10,
      Q(5) => U_SIZE_REG_n_11,
      Q(4) => U_SIZE_REG_n_12,
      Q(3) => U_SIZE_REG_n_13,
      Q(2) => U_SIZE_REG_n_14,
      Q(1) => U_SIZE_REG_n_15,
      Q(0) => U_SIZE_REG_n_16,
      \count_reg[16]_0\ => \output_reg[0]\,
      fclk1 => fclk1,
      go_after_handshake => go_after_handshake,
      rd_addr(14 downto 0) => rd_addr(14 downto 0),
      \start_addr_reg_reg[14]_0\(14) => U_START_ADDRESS_REG_n_0,
      \start_addr_reg_reg[14]_0\(13) => U_START_ADDRESS_REG_n_1,
      \start_addr_reg_reg[14]_0\(12) => U_START_ADDRESS_REG_n_2,
      \start_addr_reg_reg[14]_0\(11) => U_START_ADDRESS_REG_n_3,
      \start_addr_reg_reg[14]_0\(10) => U_START_ADDRESS_REG_n_4,
      \start_addr_reg_reg[14]_0\(9) => U_START_ADDRESS_REG_n_5,
      \start_addr_reg_reg[14]_0\(8) => U_START_ADDRESS_REG_n_6,
      \start_addr_reg_reg[14]_0\(7) => U_START_ADDRESS_REG_n_7,
      \start_addr_reg_reg[14]_0\(6) => U_START_ADDRESS_REG_n_8,
      \start_addr_reg_reg[14]_0\(5) => U_START_ADDRESS_REG_n_9,
      \start_addr_reg_reg[14]_0\(4) => U_START_ADDRESS_REG_n_10,
      \start_addr_reg_reg[14]_0\(3) => U_START_ADDRESS_REG_n_11,
      \start_addr_reg_reg[14]_0\(2) => U_START_ADDRESS_REG_n_12,
      \start_addr_reg_reg[14]_0\(1) => U_START_ADDRESS_REG_n_13,
      \start_addr_reg_reg[14]_0\(0) => U_START_ADDRESS_REG_n_14
    );
U_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16_custom
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      fclk0 => fclk0,
      fclk1 => fclk1,
      rd_en => rd_en,
      ready => ready,
      \syncstages_ff_reg[0]\ => \output_reg[0]\,
      wr_en => wr_en
    );
U_HANDSHAKE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_custom
     port map (
      CLK => CLK,
      fclk0 => fclk0,
      fclk1 => fclk1,
      go => go,
      go_after_handshake => go_after_handshake,
      rcv_reg_0 => \output_reg[0]\,
      temp_signal_go_side_reg_0 => temp_signal_go_side_reg
    );
U_SIZE_REG: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom
     port map (
      CLK => CLK,
      Q(16) => U_SIZE_REG_n_0,
      Q(15) => U_SIZE_REG_n_1,
      Q(14) => U_SIZE_REG_n_2,
      Q(13) => U_SIZE_REG_n_3,
      Q(12) => U_SIZE_REG_n_4,
      Q(11) => U_SIZE_REG_n_5,
      Q(10) => U_SIZE_REG_n_6,
      Q(9) => U_SIZE_REG_n_7,
      Q(8) => U_SIZE_REG_n_8,
      Q(7) => U_SIZE_REG_n_9,
      Q(6) => U_SIZE_REG_n_10,
      Q(5) => U_SIZE_REG_n_11,
      Q(4) => U_SIZE_REG_n_12,
      Q(3) => U_SIZE_REG_n_13,
      Q(2) => U_SIZE_REG_n_14,
      Q(1) => U_SIZE_REG_n_15,
      Q(0) => U_SIZE_REG_n_16,
      \output_reg[16]_0\(16 downto 0) => Q(16 downto 0),
      \output_reg[16]_1\ => \output_reg[0]\
    );
U_START_ADDRESS_REG: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom__parameterized0\
     port map (
      CLK => CLK,
      Q(14) => U_START_ADDRESS_REG_n_0,
      Q(13) => U_START_ADDRESS_REG_n_1,
      Q(12) => U_START_ADDRESS_REG_n_2,
      Q(11) => U_START_ADDRESS_REG_n_3,
      Q(10) => U_START_ADDRESS_REG_n_4,
      Q(9) => U_START_ADDRESS_REG_n_5,
      Q(8) => U_START_ADDRESS_REG_n_6,
      Q(7) => U_START_ADDRESS_REG_n_7,
      Q(6) => U_START_ADDRESS_REG_n_8,
      Q(5) => U_START_ADDRESS_REG_n_9,
      Q(4) => U_START_ADDRESS_REG_n_10,
      Q(3) => U_START_ADDRESS_REG_n_11,
      Q(2) => U_START_ADDRESS_REG_n_12,
      Q(1) => U_START_ADDRESS_REG_n_13,
      Q(0) => U_START_ADDRESS_REG_n_14,
      \output_reg[0]_0\ => \output_reg[0]\,
      \output_reg[14]_0\(14 downto 0) => \output_reg[14]\(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram1 is
  port (
    clear : in STD_LOGIC;
    done : out STD_LOGIC;
    dram_clk : in STD_LOGIC;
    dram_rd_en : out STD_LOGIC;
    dram_rd_flush : out STD_LOGIC;
    dram_rd_valid : in STD_LOGIC;
    dram_ready : in STD_LOGIC;
    go : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    stall : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    valid : out STD_LOGIC;
    data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_rd_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    size : in STD_LOGIC_VECTOR ( 15 downto 0 );
    start_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram1 is
  signal data_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal done_OBUF : STD_LOGIC;
  signal dram_clk_IBUF_BUFG : STD_LOGIC;
  signal dram_rd_addr_OBUF : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram_rd_en_OBUF : STD_LOGIC;
  signal dram_rd_flush_OBUF : STD_LOGIC;
  signal user_clk_IBUF_BUFG : STD_LOGIC;
  signal valid_OBUF : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of dram_clk_IBUF_BUFG_inst : label is "MLO";
  attribute OPT_MODIFIED of user_clk_IBUF_BUFG_inst : label is "MLO";
begin
  data(31 downto 0) <= data_OBUF(31 downto 0);
  done <= done_OBUF;
  dram_rd_addr(14 downto 0) <= dram_rd_addr_OBUF(14 downto 0);
  dram_rd_en <= dram_rd_en_OBUF;
  dram_rd_flush <= dram_rd_flush_OBUF;
  valid <= valid_OBUF;
U_DRAM1_RD: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd
     port map (
      D(14 downto 0) => start_addr(14 downto 0),
      Q(31 downto 0) => data_OBUF(31 downto 0),
      clear_IBUF => clear,
      done_OBUF => done_OBUF,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_rd_addr_OBUF(14 downto 0) => dram_rd_addr_OBUF(14 downto 0),
      dram_rd_data(31 downto 0) => dram_rd_data(31 downto 0),
      dram_rd_en_OBUF => dram_rd_en_OBUF,
      dram_rd_flush_OBUF => dram_rd_flush_OBUF,
      dram_rd_valid => dram_rd_valid,
      dram_ready_IBUF => dram_ready,
      go_IBUF => go,
      rd_en_IBUF => rd_en,
      rst => rst,
      \size[15]\(15 downto 0) => size(15 downto 0),
      stall_IBUF => stall,
      user_clk => user_clk_IBUF_BUFG,
      valid_OBUF => valid_OBUF
    );
dram_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => lopt_1,
      O => dram_clk_IBUF_BUFG
    );
user_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => lopt,
      O => user_clk_IBUF_BUFG
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram0 is
  port (
    clear : in STD_LOGIC;
    done : out STD_LOGIC;
    dram_clk : in STD_LOGIC;
    dram_ready : in STD_LOGIC;
    dram_wr_en : out STD_LOGIC;
    dram_wr_pending : in STD_LOGIC;
    go : in STD_LOGIC;
    ready : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_wr_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    size : in STD_LOGIC_VECTOR ( 15 downto 0 );
    start_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram0 is
  signal done_OBUF : STD_LOGIC;
  signal dram_clk_IBUF : STD_LOGIC;
  signal dram_clk_IBUF_BUFG : STD_LOGIC;
  signal dram_wr_addr_OBUF : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram_wr_data_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram_wr_en_OBUF : STD_LOGIC;
  signal ready_OBUF : STD_LOGIC;
  signal user_clk_IBUF : STD_LOGIC;
  signal user_clk_IBUF_BUFG : STD_LOGIC;
begin
  done <= done_OBUF;
  dram_wr_addr(14 downto 0) <= dram_wr_addr_OBUF(14 downto 0);
  dram_wr_data(31 downto 0) <= dram_wr_data_OBUF(31 downto 0);
  dram_wr_en <= dram_wr_en_OBUF;
  lopt <= user_clk_IBUF;
  lopt_1 <= dram_clk_IBUF;
  ready <= ready_OBUF;
U_DRAM0_WR: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(15 downto 0) => size(15 downto 0),
      clear_IBUF => clear,
      data_IBUF(31 downto 0) => data(31 downto 0),
      done_OBUF => done_OBUF,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready,
      dram_wr_addr_OBUF(14 downto 0) => dram_wr_addr_OBUF(14 downto 0),
      dram_wr_data(31 downto 0) => dram_wr_data_OBUF(31 downto 0),
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      dram_wr_pending_IBUF => dram_wr_pending,
      go_IBUF => go,
      ready_OBUF => ready_OBUF,
      rst => rst,
      \start_addr[14]\(14 downto 0) => start_addr(14 downto 0),
      user_clk => user_clk_IBUF_BUFG,
      wr_en_IBUF => wr_en
    );
dram_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => dram_clk_IBUF,
      O => dram_clk_IBUF_BUFG
    );
dram_clk_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => dram_clk,
      O => dram_clk_IBUF
    );
user_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => user_clk_IBUF,
      O => user_clk_IBUF_BUFG
    );
user_clk_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => user_clk,
      O => user_clk_IBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram1 is
  port (
    clear : in STD_LOGIC;
    done : out STD_LOGIC;
    dram_clk : in STD_LOGIC;
    dram_ready : in STD_LOGIC;
    dram_wr_en : out STD_LOGIC;
    dram_wr_pending : in STD_LOGIC;
    go : in STD_LOGIC;
    ready : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dram_wr_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    size : in STD_LOGIC_VECTOR ( 16 downto 0 );
    start_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram1 is
  signal done_OBUF : STD_LOGIC;
  signal dram_clk_IBUF_BUFG : STD_LOGIC;
  signal dram_wr_addr_OBUF : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram_wr_data_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram_wr_en_OBUF : STD_LOGIC;
  signal ready_OBUF : STD_LOGIC;
  signal user_clk_IBUF_BUFG : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of dram_clk_IBUF_BUFG_inst : label is "MLO";
  attribute OPT_MODIFIED of user_clk_IBUF_BUFG_inst : label is "MLO";
begin
  done <= done_OBUF;
  dram_wr_addr(14 downto 0) <= dram_wr_addr_OBUF(14 downto 0);
  dram_wr_data(31 downto 0) <= dram_wr_data_OBUF(31 downto 0);
  dram_wr_en <= dram_wr_en_OBUF;
  ready <= ready_OBUF;
U_DRAM1_WR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work
     port map (
      D(15 downto 0) => data(15 downto 0),
      clear_IBUF => clear,
      done_OBUF => done_OBUF,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready,
      dram_wr_addr_OBUF(14 downto 0) => dram_wr_addr_OBUF(14 downto 0),
      dram_wr_data(31 downto 0) => dram_wr_data_OBUF(31 downto 0),
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      dram_wr_pending_IBUF => dram_wr_pending,
      go_IBUF => go,
      ready_OBUF => ready_OBUF,
      rst => rst,
      \size[16]\(16 downto 0) => size(16 downto 0),
      \start_addr[14]\(14 downto 0) => start_addr(14 downto 0),
      user_clk => user_clk_IBUF_BUFG,
      wr_en_IBUF => wr_en
    );
dram_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => lopt_1,
      O => dram_clk_IBUF_BUFG
    );
user_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => lopt,
      O => user_clk_IBUF_BUFG
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wrapper is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk1 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \prev_addr_reg[15]\ : in STD_LOGIC;
    \prev_addr_reg[15]_0\ : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wrapper is
  signal U_DRAM0_RD_CUST_n_17 : STD_LOGIC;
  signal U_USER_APP_n_11 : STD_LOGIC;
  signal U_USER_APP_n_8 : STD_LOGIC;
  signal dram0_rd_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram0_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram0_rd_valid : STD_LOGIC;
  signal dram0_wr_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram0_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram0_wr_en : STD_LOGIC;
  signal dram1_rd_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram1_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram1_rd_en : STD_LOGIC;
  signal dram1_rd_flush : STD_LOGIC;
  signal dram1_rd_valid : STD_LOGIC;
  signal dram1_wr_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram1_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram1_wr_en : STD_LOGIC;
  signal flush_s : STD_LOGIC;
  signal go : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal ram0_rd_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram0_wr_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ram0_wr_clear : STD_LOGIC;
  signal ram0_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram0_wr_done : STD_LOGIC;
  signal ram0_wr_go : STD_LOGIC;
  signal ram0_wr_ready : STD_LOGIC;
  signal ram0_wr_size : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram0_wr_valid : STD_LOGIC;
  signal ram1_rd_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ram1_rd_clear : STD_LOGIC;
  signal ram1_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram1_rd_done : STD_LOGIC;
  signal ram1_rd_go : STD_LOGIC;
  signal ram1_rd_rd_en : STD_LOGIC;
  signal ram1_rd_size : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram1_rd_valid : STD_LOGIC;
  signal ram1_wr_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ram1_wr_clear : STD_LOGIC;
  signal ram1_wr_done : STD_LOGIC;
  signal ram1_wr_go : STD_LOGIC;
  signal ram1_wr_ready : STD_LOGIC;
  signal ram1_wr_size : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal ram1_wr_valid : STD_LOGIC;
  signal reg_ram0_rd_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
begin
U_DRAM0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model
     port map (
      \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6\ => U_DRAM0_RD_CUST_n_17,
      \U_CYCLES_GT_0.regs_reg[8][0]\ => U_USER_APP_n_8,
      din(31 downto 0) => dram0_rd_data(31 downto 0),
      dram_wr_addr(14 downto 0) => dram0_wr_addr(14 downto 0),
      dram_wr_en => dram0_wr_en,
      fclk1 => fclk1,
      rd_addr(14 downto 0) => dram0_rd_addr(14 downto 0),
      wdata(31 downto 0) => dram0_wr_data(31 downto 0),
      wr_en => dram0_rd_valid
    );
U_DRAM0_RD_CUST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram0_custom
     port map (
      CLK => ram1_wr_go,
      \FSM_sequential_state_reg[1]\ => U_DRAM0_RD_CUST_n_17,
      Q(16 downto 0) => ram1_wr_size(16 downto 0),
      din(31 downto 0) => dram0_rd_data(31 downto 0),
      dout(15 downto 0) => ram0_rd_data(15 downto 0),
      fclk0 => fclk0,
      fclk1 => fclk1,
      go => go,
      \output_reg[0]\ => U_USER_APP_n_8,
      \output_reg[14]\(14 downto 0) => reg_ram0_rd_addr(14 downto 0),
      rd_addr(14 downto 0) => dram0_rd_addr(14 downto 0),
      rd_en => ram1_wr_valid,
      ready => ram1_wr_ready,
      temp_signal_go_side_reg => U_USER_APP_n_11,
      wr_en => dram0_rd_valid
    );
U_DRAM0_WR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram0
     port map (
      clear => ram0_wr_clear,
      data(31 downto 0) => ram0_wr_data(31 downto 0),
      done => ram0_wr_done,
      dram_clk => fclk1,
      dram_ready => '1',
      dram_wr_addr(14 downto 0) => dram0_wr_addr(14 downto 0),
      dram_wr_data(31 downto 0) => dram0_wr_data(31 downto 0),
      dram_wr_en => dram0_wr_en,
      dram_wr_pending => dram0_wr_en,
      go => ram0_wr_go,
      lopt => lopt,
      lopt_1 => lopt_1,
      ready => ram0_wr_ready,
      rst => U_USER_APP_n_8,
      size(15 downto 0) => ram0_wr_size(15 downto 0),
      start_addr(14 downto 0) => ram0_wr_addr(14 downto 0),
      user_clk => fclk0,
      wr_en => ram0_wr_valid
    );
U_DRAM1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model__parameterized0\
     port map (
      dram_rd_addr(14 downto 0) => dram1_rd_addr(14 downto 0),
      dram_rd_en => dram1_rd_en,
      dram_rd_valid => dram1_rd_valid,
      dram_wr_addr(14 downto 0) => dram1_wr_addr(14 downto 0),
      dram_wr_en => dram1_wr_en,
      fclk1 => fclk1,
      flush_s => flush_s,
      rdata(31 downto 0) => dram1_rd_data(31 downto 0),
      wdata(31 downto 0) => dram1_wr_data(31 downto 0)
    );
U_DRAM1_RD: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram1
     port map (
      clear => ram1_rd_clear,
      data(31 downto 0) => ram1_rd_data(31 downto 0),
      done => ram1_rd_done,
      dram_clk => fclk1,
      dram_rd_addr(14 downto 0) => dram1_rd_addr(14 downto 0),
      dram_rd_data(31 downto 0) => dram1_rd_data(31 downto 0),
      dram_rd_en => dram1_rd_en,
      dram_rd_flush => dram1_rd_flush,
      dram_rd_valid => dram1_rd_valid,
      dram_ready => '1',
      go => ram1_rd_go,
      lopt => lopt,
      lopt_1 => lopt_1,
      rd_en => ram1_rd_rd_en,
      rst => U_USER_APP_n_8,
      size(15 downto 0) => ram1_rd_size(15 downto 0),
      stall => '0',
      start_addr(14 downto 0) => ram1_rd_addr(14 downto 0),
      user_clk => fclk0,
      valid => ram1_rd_valid
    );
U_DRAM1_WR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram1
     port map (
      clear => ram1_wr_clear,
      data(15 downto 0) => ram0_rd_data(15 downto 0),
      done => ram1_wr_done,
      dram_clk => fclk1,
      dram_ready => '1',
      dram_wr_addr(14 downto 0) => dram1_wr_addr(14 downto 0),
      dram_wr_data(31 downto 0) => dram1_wr_data(31 downto 0),
      dram_wr_en => dram1_wr_en,
      dram_wr_pending => dram1_wr_en,
      go => ram1_wr_go,
      lopt => lopt,
      lopt_1 => lopt_1,
      ready => ram1_wr_ready,
      rst => U_USER_APP_n_8,
      size(16 downto 0) => ram1_wr_size(16 downto 0),
      start_addr(14 downto 0) => ram1_wr_addr(14 downto 0),
      user_clk => fclk0,
      wr_en => ram1_wr_valid
    );
U_USER_APP: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_user_app
     port map (
      AS(0) => SR(0),
      CLK => ram1_wr_go,
      \FSM_onehot_state_reg[1]\ => U_USER_APP_n_11,
      Q(17 downto 0) => Q(17 downto 0),
      clear => ram0_wr_clear,
      data(31 downto 0) => ram1_rd_data(31 downto 0),
      done => ram1_wr_done,
      dram_rd_flush => dram1_rd_flush,
      fclk0 => fclk0,
      flush_s => flush_s,
      go => ram0_wr_go,
      go_0 => go,
      \prev_addr_reg[15]\ => \prev_addr_reg[15]\,
      \prev_addr_reg[15]_0\ => \prev_addr_reg[15]_0\,
      \ram0_wr_addr_reg[14]\(14 downto 0) => ram0_wr_addr(14 downto 0),
      \ram0_wr_data_reg[31]\(31 downto 0) => ram0_wr_data(31 downto 0),
      \ram0_wr_size_reg[15]\(15 downto 0) => ram0_wr_size(15 downto 0),
      \ram1_rd_addr_reg[14]\(14 downto 0) => ram1_rd_addr(14 downto 0),
      ram1_rd_clear_reg => ram1_rd_clear,
      ram1_rd_go_reg => ram1_rd_go,
      \ram1_rd_size_reg[15]\(15 downto 0) => ram1_rd_size(15 downto 0),
      ram1_wr_clear => ram1_wr_clear,
      \rd_data_reg[31]\(31 downto 0) => \rd_data_reg[31]\(31 downto 0),
      rd_en => ram1_rd_rd_en,
      \reg_ram0_rd_addr_reg[14]\(14 downto 0) => reg_ram0_rd_addr(14 downto 0),
      \reg_ram1_wr_addr_reg[14]\(14 downto 0) => ram1_wr_addr(14 downto 0),
      reg_rst_reg => U_USER_APP_n_8,
      \reg_size_reg[16]\(16 downto 0) => ram1_wr_size(16 downto 0),
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(17 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      wr_en => ram0_wr_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0_S00_AXI is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0_S00_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal mmap_rst : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal wr_addr : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair43";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
U_WRAPPER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wrapper
     port map (
      Q(17 downto 0) => wr_addr(17 downto 0),
      SR(0) => mmap_rst,
      fclk0 => fclk0,
      fclk1 => fclk1,
      \prev_addr_reg[15]\ => \^s_axi_awready\,
      \prev_addr_reg[15]_0\ => \^s_axi_wready\,
      \rd_data_reg[31]\(31 downto 0) => rd_data(31 downto 0),
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(17 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => mmap_rst
    );
\axi_awaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(8),
      Q => wr_addr(8),
      R => mmap_rst
    );
\axi_awaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(9),
      Q => wr_addr(9),
      R => mmap_rst
    );
\axi_awaddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(10),
      Q => wr_addr(10),
      R => mmap_rst
    );
\axi_awaddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(11),
      Q => wr_addr(11),
      R => mmap_rst
    );
\axi_awaddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(12),
      Q => wr_addr(12),
      R => mmap_rst
    );
\axi_awaddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(13),
      Q => wr_addr(13),
      R => mmap_rst
    );
\axi_awaddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(14),
      Q => wr_addr(14),
      R => mmap_rst
    );
\axi_awaddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(15),
      Q => wr_addr(15),
      R => mmap_rst
    );
\axi_awaddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(16),
      Q => wr_addr(16),
      R => mmap_rst
    );
\axi_awaddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(17),
      Q => wr_addr(17),
      R => mmap_rst
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => wr_addr(0),
      R => mmap_rst
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => wr_addr(1),
      R => mmap_rst
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => wr_addr(2),
      R => mmap_rst
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => wr_addr(3),
      R => mmap_rst
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(4),
      Q => wr_addr(4),
      R => mmap_rst
    );
\axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(5),
      Q => wr_addr(5),
      R => mmap_rst
    );
\axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(6),
      Q => wr_addr(6),
      R => mmap_rst
    );
\axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(7),
      Q => wr_addr(7),
      R => mmap_rst
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => mmap_rst
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_wready\,
      I3 => \^s_axi_awready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => mmap_rst
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(0),
      Q => s00_axi_rdata(0),
      R => mmap_rst
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(10),
      Q => s00_axi_rdata(10),
      R => mmap_rst
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(11),
      Q => s00_axi_rdata(11),
      R => mmap_rst
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(12),
      Q => s00_axi_rdata(12),
      R => mmap_rst
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(13),
      Q => s00_axi_rdata(13),
      R => mmap_rst
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(14),
      Q => s00_axi_rdata(14),
      R => mmap_rst
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(15),
      Q => s00_axi_rdata(15),
      R => mmap_rst
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(16),
      Q => s00_axi_rdata(16),
      R => mmap_rst
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(17),
      Q => s00_axi_rdata(17),
      R => mmap_rst
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(18),
      Q => s00_axi_rdata(18),
      R => mmap_rst
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(19),
      Q => s00_axi_rdata(19),
      R => mmap_rst
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(1),
      Q => s00_axi_rdata(1),
      R => mmap_rst
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(20),
      Q => s00_axi_rdata(20),
      R => mmap_rst
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(21),
      Q => s00_axi_rdata(21),
      R => mmap_rst
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(22),
      Q => s00_axi_rdata(22),
      R => mmap_rst
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(23),
      Q => s00_axi_rdata(23),
      R => mmap_rst
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(24),
      Q => s00_axi_rdata(24),
      R => mmap_rst
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(25),
      Q => s00_axi_rdata(25),
      R => mmap_rst
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(26),
      Q => s00_axi_rdata(26),
      R => mmap_rst
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(27),
      Q => s00_axi_rdata(27),
      R => mmap_rst
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(28),
      Q => s00_axi_rdata(28),
      R => mmap_rst
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(29),
      Q => s00_axi_rdata(29),
      R => mmap_rst
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(2),
      Q => s00_axi_rdata(2),
      R => mmap_rst
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(30),
      Q => s00_axi_rdata(30),
      R => mmap_rst
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(31),
      Q => s00_axi_rdata(31),
      R => mmap_rst
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(3),
      Q => s00_axi_rdata(3),
      R => mmap_rst
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(4),
      Q => s00_axi_rdata(4),
      R => mmap_rst
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(5),
      Q => s00_axi_rdata(5),
      R => mmap_rst
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(6),
      Q => s00_axi_rdata(6),
      R => mmap_rst
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(7),
      Q => s00_axi_rdata(7),
      R => mmap_rst
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(8),
      Q => s00_axi_rdata(8),
      R => mmap_rst
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(9),
      Q => s00_axi_rdata(9),
      R => mmap_rst
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => mmap_rst
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => mmap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0 is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0 is
begin
accelerator_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0_S00_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      fclk0 => fclk0,
      fclk1 => fclk1,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(17 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(17 downto 0) => s00_axi_awaddr(17 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    fclk0 : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    fclk2 : in STD_LOGIC;
    fclk3 : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 19 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 19 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "block_design_accelerator_0_0,accelerator_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "accelerator_v1_0,Vivado 2021.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of fclk0 : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of fclk0 : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of fclk1 : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_parameter of fclk1 : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute x_interface_parameter of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN block_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute x_interface_parameter of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute x_interface_info of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute x_interface_info of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute x_interface_info of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute x_interface_info of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute x_interface_info of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute x_interface_info of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute x_interface_info of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute x_interface_info of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute x_interface_info of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute x_interface_info of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute x_interface_info of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute x_interface_info of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute x_interface_parameter of s00_axi_awaddr : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 125000000, ID_WIDTH 0, ADDR_WIDTH 20, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN block_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute x_interface_info of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute x_interface_info of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute x_interface_info of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute x_interface_info of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute x_interface_info of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      fclk0 => fclk0,
      fclk1 => fclk1,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(19 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(17 downto 0) => s00_axi_awaddr(19 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
