<stg><name>pool_Pipeline_VITIS_LOOP_178_2</name>


<trans_list>

<trans id="289" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %mul_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %mul

]]></Node>
<StgValue><ssdm name="mul_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %tmp_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %or_ln112_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln112

]]></Node>
<StgValue><ssdm name="or_ln112_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %y_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_cast

]]></Node>
<StgValue><ssdm name="y_cast_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %zext_ln151_3_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln151_3

]]></Node>
<StgValue><ssdm name="zext_ln151_3_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:7 %zext_ln151_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln151_2

]]></Node>
<StgValue><ssdm name="zext_ln151_2_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %zext_ln175_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln175

]]></Node>
<StgValue><ssdm name="zext_ln175_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %sext_ln178_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln178

]]></Node>
<StgValue><ssdm name="sext_ln178_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %zext_ln541_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln541

]]></Node>
<StgValue><ssdm name="zext_ln541_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="8">
<![CDATA[
newFuncRoot:11 %zext_ln175_cast = zext i8 %zext_ln175_read

]]></Node>
<StgValue><ssdm name="zext_ln175_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %sext_ln178_cast = sext i32 %sext_ln178_read

]]></Node>
<StgValue><ssdm name="sext_ln178_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
newFuncRoot:13 %zext_ln541_cast = zext i8 %zext_ln541_read

]]></Node>
<StgValue><ssdm name="zext_ln541_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I_1_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I_1_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I_0_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I_0_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %O, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i64 %zext_ln541_cast, i64 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i64 %sext_ln178_cast, i64 %x1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:21 %br_ln0 = br void %VITIS_LOOP_182_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_182_3:1 %x_1 = load i64 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_182_3:9 %icmp_ln1027 = icmp_ult  i64 %x_1, i64 %zext_ln175_cast

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_182_3:10 %br_ln178 = br i1 %icmp_ln1027, void %for.inc64.exitStub, void %VITIS_LOOP_182_3.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:0 %empty_64 = trunc i64 %x_1

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:3 %trunc_ln188 = trunc i64 %x_1

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:4 %lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_1, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:53 %add_ln188 = add i11 %empty_64, i11 1

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:54 %lshr_ln151_5 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln188, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln151_5"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:183 %add_ln178 = add i64 %x_1, i64 2

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:184 %store_ln178 = store i64 %add_ln178, i64 %x

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:5 %add_ln151 = add i10 %zext_ln151_2_read, i10 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:6 %zext_ln151 = zext i10 %add_ln151

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:7 %I_0_0_addr = getelementptr i32 %I_0_0, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="I_0_0_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:8 %add_ln151_1 = add i10 %zext_ln151_3_read, i10 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln151_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:9 %zext_ln151_1 = zext i10 %add_ln151_1

]]></Node>
<StgValue><ssdm name="zext_ln151_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:10 %I_0_0_addr_2 = getelementptr i32 %I_0_0, i64 0, i64 %zext_ln151_1

]]></Node>
<StgValue><ssdm name="I_0_0_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:11 %I_0_1_addr = getelementptr i32 %I_0_1, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="I_0_1_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:12 %I_0_1_addr_2 = getelementptr i32 %I_0_1, i64 0, i64 %zext_ln151_1

]]></Node>
<StgValue><ssdm name="I_0_1_addr_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:13 %I_1_0_addr = getelementptr i32 %I_1_0, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="I_1_0_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:14 %I_1_0_addr_2 = getelementptr i32 %I_1_0, i64 0, i64 %zext_ln151_1

]]></Node>
<StgValue><ssdm name="I_1_0_addr_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:15 %I_1_1_addr = getelementptr i32 %I_1_1, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="I_1_1_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:16 %I_1_1_addr_2 = getelementptr i32 %I_1_1, i64 0, i64 %zext_ln151_1

]]></Node>
<StgValue><ssdm name="I_1_1_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="0"/>
<literal name="trunc_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:17 %I_0_0_load = load i10 %I_0_0_addr

]]></Node>
<StgValue><ssdm name="I_0_0_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="0"/>
<literal name="trunc_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:20 %I_0_1_load = load i10 %I_0_1_addr

]]></Node>
<StgValue><ssdm name="I_0_1_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="1"/>
<literal name="trunc_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:24 %I_1_0_load = load i10 %I_1_0_addr

]]></Node>
<StgValue><ssdm name="I_1_0_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="1"/>
<literal name="trunc_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:27 %I_1_1_load = load i10 %I_1_1_addr

]]></Node>
<StgValue><ssdm name="I_1_1_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:55 %add_ln151_2 = add i10 %zext_ln151_2_read, i10 %lshr_ln151_5

]]></Node>
<StgValue><ssdm name="add_ln151_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:56 %zext_ln151_4 = zext i10 %add_ln151_2

]]></Node>
<StgValue><ssdm name="zext_ln151_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:57 %I_0_0_addr_1 = getelementptr i32 %I_0_0, i64 0, i64 %zext_ln151_4

]]></Node>
<StgValue><ssdm name="I_0_0_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:58 %add_ln151_3 = add i10 %zext_ln151_3_read, i10 %lshr_ln151_5

]]></Node>
<StgValue><ssdm name="add_ln151_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:59 %zext_ln151_5 = zext i10 %add_ln151_3

]]></Node>
<StgValue><ssdm name="zext_ln151_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:60 %I_0_0_addr_3 = getelementptr i32 %I_0_0, i64 0, i64 %zext_ln151_5

]]></Node>
<StgValue><ssdm name="I_0_0_addr_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:61 %I_0_1_addr_1 = getelementptr i32 %I_0_1, i64 0, i64 %zext_ln151_4

]]></Node>
<StgValue><ssdm name="I_0_1_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:62 %I_0_1_addr_3 = getelementptr i32 %I_0_1, i64 0, i64 %zext_ln151_5

]]></Node>
<StgValue><ssdm name="I_0_1_addr_3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:63 %I_1_0_addr_1 = getelementptr i32 %I_1_0, i64 0, i64 %zext_ln151_4

]]></Node>
<StgValue><ssdm name="I_1_0_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:64 %I_1_0_addr_3 = getelementptr i32 %I_1_0, i64 0, i64 %zext_ln151_5

]]></Node>
<StgValue><ssdm name="I_1_0_addr_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:65 %I_1_1_addr_1 = getelementptr i32 %I_1_1, i64 0, i64 %zext_ln151_4

]]></Node>
<StgValue><ssdm name="I_1_1_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:66 %I_1_1_addr_3 = getelementptr i32 %I_1_1, i64 0, i64 %zext_ln151_5

]]></Node>
<StgValue><ssdm name="I_1_1_addr_3"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="0"/>
<literal name="trunc_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:68 %I_0_0_load_1 = load i10 %I_0_0_addr_1

]]></Node>
<StgValue><ssdm name="I_0_0_load_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="0"/>
<literal name="trunc_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:71 %I_0_1_load_1 = load i10 %I_0_1_addr_1

]]></Node>
<StgValue><ssdm name="I_0_1_load_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="1"/>
<literal name="trunc_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:75 %I_1_0_load_1 = load i10 %I_1_0_addr_1

]]></Node>
<StgValue><ssdm name="I_1_0_load_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="1"/>
<literal name="trunc_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:78 %I_1_1_load_1 = load i10 %I_1_1_addr_1

]]></Node>
<StgValue><ssdm name="I_1_1_load_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:104 %I_0_0_load_2 = load i10 %I_0_0_addr_2

]]></Node>
<StgValue><ssdm name="I_0_0_load_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:107 %I_0_1_load_2 = load i10 %I_0_1_addr_2

]]></Node>
<StgValue><ssdm name="I_0_1_load_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:111 %I_1_0_load_2 = load i10 %I_1_0_addr_2

]]></Node>
<StgValue><ssdm name="I_1_0_load_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:114 %I_1_1_load_2 = load i10 %I_1_1_addr_2

]]></Node>
<StgValue><ssdm name="I_1_1_load_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:140 %I_0_0_load_3 = load i10 %I_0_0_addr_3

]]></Node>
<StgValue><ssdm name="I_0_0_load_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:143 %I_0_1_load_3 = load i10 %I_0_1_addr_3

]]></Node>
<StgValue><ssdm name="I_0_1_load_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:147 %I_1_0_load_3 = load i10 %I_1_0_addr_3

]]></Node>
<StgValue><ssdm name="I_1_0_load_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:150 %I_1_1_load_3 = load i10 %I_1_1_addr_3

]]></Node>
<StgValue><ssdm name="I_1_1_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="96" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="0"/>
<literal name="trunc_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:17 %I_0_0_load = load i10 %I_0_0_addr

]]></Node>
<StgValue><ssdm name="I_0_0_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:18 %trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_0_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:19 %bitcast_ln151 = bitcast i16 %trunc_ln8

]]></Node>
<StgValue><ssdm name="bitcast_ln151"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="0"/>
<literal name="trunc_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:20 %I_0_1_load = load i10 %I_0_1_addr

]]></Node>
<StgValue><ssdm name="I_0_1_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:21 %trunc_ln151_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_1_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:22 %bitcast_ln151_1 = bitcast i16 %trunc_ln151_1

]]></Node>
<StgValue><ssdm name="bitcast_ln151_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:23 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151, i16 %bitcast_ln151_1, i1 %trunc_ln188

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="1"/>
<literal name="trunc_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:24 %I_1_0_load = load i10 %I_1_0_addr

]]></Node>
<StgValue><ssdm name="I_1_0_load"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:25 %trunc_ln151_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_0_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:26 %bitcast_ln151_2 = bitcast i16 %trunc_ln151_2

]]></Node>
<StgValue><ssdm name="bitcast_ln151_2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="1"/>
<literal name="trunc_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:27 %I_1_1_load = load i10 %I_1_1_addr

]]></Node>
<StgValue><ssdm name="I_1_1_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:28 %trunc_ln151_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_1_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_3"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:29 %bitcast_ln151_3 = bitcast i16 %trunc_ln151_3

]]></Node>
<StgValue><ssdm name="bitcast_ln151_3"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:30 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151_2, i16 %bitcast_ln151_3, i1 %trunc_ln188

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:31 %arg_assign = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp, i16 %tmp_s, i1 %y_cast_read

]]></Node>
<StgValue><ssdm name="arg_assign"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:32 %trunc_ln147 = trunc i32 %I_0_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:33 %bitcast_ln147 = bitcast i16 %trunc_ln147

]]></Node>
<StgValue><ssdm name="bitcast_ln147"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:34 %trunc_ln147_1 = trunc i32 %I_0_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln147_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:35 %bitcast_ln147_1 = bitcast i16 %trunc_ln147_1

]]></Node>
<StgValue><ssdm name="bitcast_ln147_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:36 %tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147, i16 %bitcast_ln147_1, i1 %trunc_ln188

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:37 %trunc_ln147_2 = trunc i32 %I_1_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln147_2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:38 %bitcast_ln147_2 = bitcast i16 %trunc_ln147_2

]]></Node>
<StgValue><ssdm name="bitcast_ln147_2"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:39 %trunc_ln147_3 = trunc i32 %I_1_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln147_3"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:40 %bitcast_ln147_3 = bitcast i16 %trunc_ln147_3

]]></Node>
<StgValue><ssdm name="bitcast_ln147_3"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:41 %tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147_2, i16 %bitcast_ln147_3, i1 %trunc_ln188

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:42 %arg_assign_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp_2, i16 %tmp_3, i1 %y_cast_read

]]></Node>
<StgValue><ssdm name="arg_assign_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:67 %xor_ln151 = xor i1 %trunc_ln188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln151"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="0"/>
<literal name="trunc_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:68 %I_0_0_load_1 = load i10 %I_0_0_addr_1

]]></Node>
<StgValue><ssdm name="I_0_0_load_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:69 %trunc_ln151_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_0_load_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_4"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:70 %bitcast_ln151_4 = bitcast i16 %trunc_ln151_4

]]></Node>
<StgValue><ssdm name="bitcast_ln151_4"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="0"/>
<literal name="trunc_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:71 %I_0_1_load_1 = load i10 %I_0_1_addr_1

]]></Node>
<StgValue><ssdm name="I_0_1_load_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:72 %trunc_ln151_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_1_load_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_5"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:73 %bitcast_ln151_5 = bitcast i16 %trunc_ln151_5

]]></Node>
<StgValue><ssdm name="bitcast_ln151_5"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:74 %tmp_0_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151_4, i16 %bitcast_ln151_5, i1 %xor_ln151

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="1"/>
<literal name="trunc_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:75 %I_1_0_load_1 = load i10 %I_1_0_addr_1

]]></Node>
<StgValue><ssdm name="I_1_0_load_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:76 %trunc_ln151_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_0_load_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_6"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:77 %bitcast_ln151_6 = bitcast i16 %trunc_ln151_6

]]></Node>
<StgValue><ssdm name="bitcast_ln151_6"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="y_cast_read" val="1"/>
<literal name="trunc_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:78 %I_1_1_load_1 = load i10 %I_1_1_addr_1

]]></Node>
<StgValue><ssdm name="I_1_1_load_1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:79 %trunc_ln151_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_1_load_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_7"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:80 %bitcast_ln151_7 = bitcast i16 %trunc_ln151_7

]]></Node>
<StgValue><ssdm name="bitcast_ln151_7"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:81 %tmp_0_1_65 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151_6, i16 %bitcast_ln151_7, i1 %xor_ln151

]]></Node>
<StgValue><ssdm name="tmp_0_1_65"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:82 %arg_assign_0_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp_0_1, i16 %tmp_0_1_65, i1 %y_cast_read

]]></Node>
<StgValue><ssdm name="arg_assign_0_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:83 %trunc_ln147_4 = trunc i32 %I_0_0_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln147_4"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:84 %bitcast_ln147_4 = bitcast i16 %trunc_ln147_4

]]></Node>
<StgValue><ssdm name="bitcast_ln147_4"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:85 %trunc_ln147_5 = trunc i32 %I_0_1_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln147_5"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:86 %bitcast_ln147_5 = bitcast i16 %trunc_ln147_5

]]></Node>
<StgValue><ssdm name="bitcast_ln147_5"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:87 %tmp_35_0_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147_4, i16 %bitcast_ln147_5, i1 %xor_ln151

]]></Node>
<StgValue><ssdm name="tmp_35_0_1"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:88 %trunc_ln147_6 = trunc i32 %I_1_0_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln147_6"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:89 %bitcast_ln147_6 = bitcast i16 %trunc_ln147_6

]]></Node>
<StgValue><ssdm name="bitcast_ln147_6"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:90 %trunc_ln147_7 = trunc i32 %I_1_1_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln147_7"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:91 %bitcast_ln147_7 = bitcast i16 %trunc_ln147_7

]]></Node>
<StgValue><ssdm name="bitcast_ln147_7"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:92 %tmp_36_0_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147_6, i16 %bitcast_ln147_7, i1 %xor_ln151

]]></Node>
<StgValue><ssdm name="tmp_36_0_1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:93 %arg_assign_1_0_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp_35_0_1, i16 %tmp_36_0_1, i1 %y_cast_read

]]></Node>
<StgValue><ssdm name="arg_assign_1_0_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:104 %I_0_0_load_2 = load i10 %I_0_0_addr_2

]]></Node>
<StgValue><ssdm name="I_0_0_load_2"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:105 %trunc_ln151_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_0_load_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_8"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:106 %bitcast_ln151_8 = bitcast i16 %trunc_ln151_8

]]></Node>
<StgValue><ssdm name="bitcast_ln151_8"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:107 %I_0_1_load_2 = load i10 %I_0_1_addr_2

]]></Node>
<StgValue><ssdm name="I_0_1_load_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:108 %trunc_ln151_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_1_load_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_9"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:109 %bitcast_ln151_9 = bitcast i16 %trunc_ln151_9

]]></Node>
<StgValue><ssdm name="bitcast_ln151_9"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:110 %tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151_8, i16 %bitcast_ln151_9, i1 %trunc_ln188

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:111 %I_1_0_load_2 = load i10 %I_1_0_addr_2

]]></Node>
<StgValue><ssdm name="I_1_0_load_2"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:112 %trunc_ln151_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_0_load_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_s"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:113 %bitcast_ln151_10 = bitcast i16 %trunc_ln151_s

]]></Node>
<StgValue><ssdm name="bitcast_ln151_10"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:114 %I_1_1_load_2 = load i10 %I_1_1_addr_2

]]></Node>
<StgValue><ssdm name="I_1_1_load_2"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:115 %trunc_ln151_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_1_load_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_10"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:116 %bitcast_ln151_11 = bitcast i16 %trunc_ln151_10

]]></Node>
<StgValue><ssdm name="bitcast_ln151_11"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:117 %tmp_1_66 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151_10, i16 %bitcast_ln151_11, i1 %trunc_ln188

]]></Node>
<StgValue><ssdm name="tmp_1_66"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:118 %arg_assign_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp_1, i16 %tmp_1_66, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="arg_assign_s"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:119 %trunc_ln147_8 = trunc i32 %I_0_0_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln147_8"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:120 %bitcast_ln147_8 = bitcast i16 %trunc_ln147_8

]]></Node>
<StgValue><ssdm name="bitcast_ln147_8"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:121 %trunc_ln147_9 = trunc i32 %I_0_1_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln147_9"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:122 %bitcast_ln147_9 = bitcast i16 %trunc_ln147_9

]]></Node>
<StgValue><ssdm name="bitcast_ln147_9"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:123 %tmp_35_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147_8, i16 %bitcast_ln147_9, i1 %trunc_ln188

]]></Node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:124 %trunc_ln147_10 = trunc i32 %I_1_0_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln147_10"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:125 %bitcast_ln147_10 = bitcast i16 %trunc_ln147_10

]]></Node>
<StgValue><ssdm name="bitcast_ln147_10"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:126 %trunc_ln147_11 = trunc i32 %I_1_1_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln147_11"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:127 %bitcast_ln147_11 = bitcast i16 %trunc_ln147_11

]]></Node>
<StgValue><ssdm name="bitcast_ln147_11"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:128 %tmp_36_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147_10, i16 %bitcast_ln147_11, i1 %trunc_ln188

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:129 %arg_assign_1_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp_35_1, i16 %tmp_36_1, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="arg_assign_1_1"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:140 %I_0_0_load_3 = load i10 %I_0_0_addr_3

]]></Node>
<StgValue><ssdm name="I_0_0_load_3"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:141 %trunc_ln151_11 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_0_load_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_11"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:142 %bitcast_ln151_12 = bitcast i16 %trunc_ln151_11

]]></Node>
<StgValue><ssdm name="bitcast_ln151_12"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:143 %I_0_1_load_3 = load i10 %I_0_1_addr_3

]]></Node>
<StgValue><ssdm name="I_0_1_load_3"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:144 %trunc_ln151_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_0_1_load_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_12"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:145 %bitcast_ln151_13 = bitcast i16 %trunc_ln151_12

]]></Node>
<StgValue><ssdm name="bitcast_ln151_13"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:146 %tmp_1_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151_12, i16 %bitcast_ln151_13, i1 %xor_ln151

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:147 %I_1_0_load_3 = load i10 %I_1_0_addr_3

]]></Node>
<StgValue><ssdm name="I_1_0_load_3"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:148 %trunc_ln151_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_0_load_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_13"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:149 %bitcast_ln151_14 = bitcast i16 %trunc_ln151_13

]]></Node>
<StgValue><ssdm name="bitcast_ln151_14"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="trunc_ln188" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:150 %I_1_1_load_3 = load i10 %I_1_1_addr_3

]]></Node>
<StgValue><ssdm name="I_1_1_load_3"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:151 %trunc_ln151_14 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_1_1_load_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln151_14"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:152 %bitcast_ln151_15 = bitcast i16 %trunc_ln151_14

]]></Node>
<StgValue><ssdm name="bitcast_ln151_15"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:153 %tmp_1_1_67 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln151_14, i16 %bitcast_ln151_15, i1 %xor_ln151

]]></Node>
<StgValue><ssdm name="tmp_1_1_67"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:154 %arg_assign_17_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp_1_1, i16 %tmp_1_1_67, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="arg_assign_17_1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:155 %trunc_ln147_12 = trunc i32 %I_0_0_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln147_12"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:156 %bitcast_ln147_12 = bitcast i16 %trunc_ln147_12

]]></Node>
<StgValue><ssdm name="bitcast_ln147_12"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:157 %trunc_ln147_13 = trunc i32 %I_0_1_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln147_13"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:158 %bitcast_ln147_13 = bitcast i16 %trunc_ln147_13

]]></Node>
<StgValue><ssdm name="bitcast_ln147_13"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:159 %tmp_35_1_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147_12, i16 %bitcast_ln147_13, i1 %xor_ln151

]]></Node>
<StgValue><ssdm name="tmp_35_1_1"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:160 %trunc_ln147_14 = trunc i32 %I_1_0_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln147_14"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:161 %bitcast_ln147_14 = bitcast i16 %trunc_ln147_14

]]></Node>
<StgValue><ssdm name="bitcast_ln147_14"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:162 %trunc_ln147_15 = trunc i32 %I_1_1_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln147_15"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:163 %bitcast_ln147_15 = bitcast i16 %trunc_ln147_15

]]></Node>
<StgValue><ssdm name="bitcast_ln147_15"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:164 %tmp_36_1_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %bitcast_ln147_14, i16 %bitcast_ln147_15, i1 %xor_ln151

]]></Node>
<StgValue><ssdm name="tmp_36_1_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:165 %arg_assign_1_1_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %tmp_35_1_1, i16 %tmp_36_1_1, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="arg_assign_1_1_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="201" st_id="5" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:43 %cmp_i = fcmp_ogt  i16 %arg_assign, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:45 %cmp_i1 = fcmp_ogt  i16 %arg_assign_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i1"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:94 %cmp_i_0_1 = fcmp_ogt  i16 %arg_assign_0_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i_0_1"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:96 %cmp_i1_0_1 = fcmp_ogt  i16 %arg_assign_1_0_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i1_0_1"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:130 %cmp_i_1 = fcmp_ogt  i16 %arg_assign_s, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i_1"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:132 %cmp_i1_1 = fcmp_ogt  i16 %arg_assign_1_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i1_1"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:166 %cmp_i_1_1 = fcmp_ogt  i16 %arg_assign_17_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i_1_1"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:168 %cmp_i1_1_1 = fcmp_ogt  i16 %arg_assign_1_1_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i1_1_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="209" st_id="6" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:43 %cmp_i = fcmp_ogt  i16 %arg_assign, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:44 %select_ln116 = select i1 %cmp_i, i16 %arg_assign, i16 0

]]></Node>
<StgValue><ssdm name="select_ln116"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:45 %cmp_i1 = fcmp_ogt  i16 %arg_assign_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i1"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:46 %select_ln116_1 = select i1 %cmp_i1, i16 %arg_assign_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln116_1"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:47 %select_ln112 = select i1 %or_ln112_read, i16 %arg_assign, i16 %select_ln116

]]></Node>
<StgValue><ssdm name="select_ln112"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:48 %select_ln112_1 = select i1 %or_ln112_read, i16 %arg_assign_1, i16 %select_ln116_1

]]></Node>
<StgValue><ssdm name="select_ln112_1"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:94 %cmp_i_0_1 = fcmp_ogt  i16 %arg_assign_0_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i_0_1"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:95 %select_ln116_2 = select i1 %cmp_i_0_1, i16 %arg_assign_0_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln116_2"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:96 %cmp_i1_0_1 = fcmp_ogt  i16 %arg_assign_1_0_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i1_0_1"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:97 %select_ln116_3 = select i1 %cmp_i1_0_1, i16 %arg_assign_1_0_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln116_3"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:98 %select_ln112_2 = select i1 %or_ln112_read, i16 %arg_assign_0_1, i16 %select_ln116_2

]]></Node>
<StgValue><ssdm name="select_ln112_2"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:99 %select_ln112_3 = select i1 %or_ln112_read, i16 %arg_assign_1_0_1, i16 %select_ln116_3

]]></Node>
<StgValue><ssdm name="select_ln112_3"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:130 %cmp_i_1 = fcmp_ogt  i16 %arg_assign_s, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i_1"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:131 %select_ln116_4 = select i1 %cmp_i_1, i16 %arg_assign_s, i16 0

]]></Node>
<StgValue><ssdm name="select_ln116_4"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:132 %cmp_i1_1 = fcmp_ogt  i16 %arg_assign_1_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i1_1"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:133 %select_ln116_5 = select i1 %cmp_i1_1, i16 %arg_assign_1_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln116_5"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:134 %select_ln112_4 = select i1 %or_ln112_read, i16 %arg_assign_s, i16 %select_ln116_4

]]></Node>
<StgValue><ssdm name="select_ln112_4"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:135 %select_ln112_5 = select i1 %or_ln112_read, i16 %arg_assign_1_1, i16 %select_ln116_5

]]></Node>
<StgValue><ssdm name="select_ln112_5"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:166 %cmp_i_1_1 = fcmp_ogt  i16 %arg_assign_17_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i_1_1"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:167 %select_ln116_6 = select i1 %cmp_i_1_1, i16 %arg_assign_17_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln116_6"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:168 %cmp_i1_1_1 = fcmp_ogt  i16 %arg_assign_1_1_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i1_1_1"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="or_ln112_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:169 %select_ln116_7 = select i1 %cmp_i1_1_1, i16 %arg_assign_1_1_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln116_7"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:170 %select_ln112_6 = select i1 %or_ln112_read, i16 %arg_assign_17_1, i16 %select_ln116_6

]]></Node>
<StgValue><ssdm name="select_ln112_6"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:171 %select_ln112_7 = select i1 %or_ln112_read, i16 %arg_assign_1_1_1, i16 %select_ln116_7

]]></Node>
<StgValue><ssdm name="select_ln112_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="233" st_id="7" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:49 %cmp = fcmp_ogt  i16 %select_ln112, i16 0

]]></Node>
<StgValue><ssdm name="cmp"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:51 %cmp1 = fcmp_ogt  i16 %select_ln112_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="235" st_id="8" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:49 %cmp = fcmp_ogt  i16 %select_ln112, i16 0

]]></Node>
<StgValue><ssdm name="cmp"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:50 %select_ln189 = select i1 %cmp, i16 %select_ln112, i16 0

]]></Node>
<StgValue><ssdm name="select_ln189"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:51 %cmp1 = fcmp_ogt  i16 %select_ln112_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp1"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:52 %select_ln191 = select i1 %cmp1, i16 %select_ln112_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln191"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="239" st_id="9" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:100 %cmp_0_1 = fcmp_ogt  i16 %select_ln112_2, i16 %select_ln189

]]></Node>
<StgValue><ssdm name="cmp_0_1"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:102 %cmp1_0_1 = fcmp_ogt  i16 %select_ln112_3, i16 %select_ln191

]]></Node>
<StgValue><ssdm name="cmp1_0_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="241" st_id="10" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:100 %cmp_0_1 = fcmp_ogt  i16 %select_ln112_2, i16 %select_ln189

]]></Node>
<StgValue><ssdm name="cmp_0_1"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:101 %select_ln189_1 = select i1 %cmp_0_1, i16 %select_ln112_2, i16 %select_ln189

]]></Node>
<StgValue><ssdm name="select_ln189_1"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:102 %cmp1_0_1 = fcmp_ogt  i16 %select_ln112_3, i16 %select_ln191

]]></Node>
<StgValue><ssdm name="cmp1_0_1"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:103 %select_ln191_1 = select i1 %cmp1_0_1, i16 %select_ln112_3, i16 %select_ln191

]]></Node>
<StgValue><ssdm name="select_ln191_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="245" st_id="11" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:136 %cmp_1 = fcmp_ogt  i16 %select_ln112_4, i16 %select_ln189_1

]]></Node>
<StgValue><ssdm name="cmp_1"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:138 %cmp1_1 = fcmp_ogt  i16 %select_ln112_5, i16 %select_ln191_1

]]></Node>
<StgValue><ssdm name="cmp1_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="247" st_id="12" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:136 %cmp_1 = fcmp_ogt  i16 %select_ln112_4, i16 %select_ln189_1

]]></Node>
<StgValue><ssdm name="cmp_1"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:137 %select_ln189_2 = select i1 %cmp_1, i16 %select_ln112_4, i16 %select_ln189_1

]]></Node>
<StgValue><ssdm name="select_ln189_2"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:138 %cmp1_1 = fcmp_ogt  i16 %select_ln112_5, i16 %select_ln191_1

]]></Node>
<StgValue><ssdm name="cmp1_1"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:139 %select_ln191_2 = select i1 %cmp1_1, i16 %select_ln112_5, i16 %select_ln191_1

]]></Node>
<StgValue><ssdm name="select_ln191_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="251" st_id="13" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:172 %cmp_1_1 = fcmp_ogt  i16 %select_ln112_6, i16 %select_ln189_2

]]></Node>
<StgValue><ssdm name="cmp_1_1"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="2" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:174 %cmp1_1_1 = fcmp_ogt  i16 %select_ln112_7, i16 %select_ln191_2

]]></Node>
<StgValue><ssdm name="cmp1_1_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="253" st_id="14" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:172 %cmp_1_1 = fcmp_ogt  i16 %select_ln112_6, i16 %select_ln189_2

]]></Node>
<StgValue><ssdm name="cmp_1_1"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:173 %select_ln189_3 = select i1 %cmp_1_1, i16 %select_ln112_6, i16 %select_ln189_2

]]></Node>
<StgValue><ssdm name="select_ln189_3"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="2">
<core>HCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:174 %cmp1_1_1 = fcmp_ogt  i16 %select_ln112_7, i16 %select_ln191_2

]]></Node>
<StgValue><ssdm name="cmp1_1_1"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:175 %select_ln191_3 = select i1 %cmp1_1_1, i16 %select_ln112_7, i16 %select_ln191_2

]]></Node>
<StgValue><ssdm name="select_ln191_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="257" st_id="15" stage="7" lat="7">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:176 %div = hdiv i16 %select_ln189_3, i16 %mul_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="7" lat="7">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:177 %div1 = hdiv i16 %select_ln191_3, i16 %mul_read

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="259" st_id="16" stage="6" lat="7">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:176 %div = hdiv i16 %select_ln189_3, i16 %mul_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="6" lat="7">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:177 %div1 = hdiv i16 %select_ln191_3, i16 %mul_read

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="261" st_id="17" stage="5" lat="7">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:176 %div = hdiv i16 %select_ln189_3, i16 %mul_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="5" lat="7">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:177 %div1 = hdiv i16 %select_ln191_3, i16 %mul_read

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="263" st_id="18" stage="4" lat="7">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:176 %div = hdiv i16 %select_ln189_3, i16 %mul_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="4" lat="7">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:177 %div1 = hdiv i16 %select_ln191_3, i16 %mul_read

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="265" st_id="19" stage="3" lat="7">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:176 %div = hdiv i16 %select_ln189_3, i16 %mul_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="3" lat="7">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:177 %div1 = hdiv i16 %select_ln191_3, i16 %mul_read

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="267" st_id="20" stage="2" lat="7">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:176 %div = hdiv i16 %select_ln189_3, i16 %mul_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="2" lat="7">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:177 %div1 = hdiv i16 %select_ln191_3, i16 %mul_read

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_182_3:0 %y1 = load i64 %x1

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="64">
<![CDATA[
VITIS_LOOP_182_3:2 %trunc_ln196 = trunc i64 %y1

]]></Node>
<StgValue><ssdm name="trunc_ln196"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="64">
<![CDATA[
VITIS_LOOP_182_3:3 %trunc_ln196_1 = trunc i64 %y1

]]></Node>
<StgValue><ssdm name="trunc_ln196_1"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_182_3:4 %tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln196_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_182_3:5 %add_ln196_1 = add i12 %tmp_5, i12 %trunc_ln196

]]></Node>
<StgValue><ssdm name="add_ln196_1"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_182_3:6 %zext_ln196 = zext i12 %add_ln196_1

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_182_3:7 %O_addr = getelementptr i32 %O, i64 0, i64 %zext_ln196

]]></Node>
<StgValue><ssdm name="O_addr"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_182_3:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="7">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:176 %div = hdiv i16 %select_ln189_3, i16 %mul_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="7">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:177 %div1 = hdiv i16 %select_ln191_3, i16 %mul_read

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:178 %add_ln196 = add i64 %y1, i64 1

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:185 %store_ln178 = store i64 %add_ln196, i64 %x1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0">
<![CDATA[
for.inc64.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="281" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:1 %speclooptripcount_ln180 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 14, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln180"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:2 %specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln171"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:179 %bitcast_ln196 = bitcast i16 %div

]]></Node>
<StgValue><ssdm name="bitcast_ln196"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:180 %bitcast_ln196_1 = bitcast i16 %div1

]]></Node>
<StgValue><ssdm name="bitcast_ln196_1"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:181 %div54_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln196_1, i16 %bitcast_ln196

]]></Node>
<StgValue><ssdm name="div54_partset"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:182 %store_ln196 = store i32 %div54_partset, i12 %O_addr

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_182_3.split_ifconv:186 %br_ln178 = br void %VITIS_LOOP_182_3

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
