/**
 * Copyright (c) 2017 - 2017, Nordic Semiconductor ASA
 * 
 * All rights reserved.
 * 
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 * 
 * 1. Redistributions of source code must retain the above copyright notice, this
 *    list of conditions and the following disclaimer.
 * 
 * 2. Redistributions in binary form, except as embedded into a Nordic
 *    Semiconductor ASA integrated circuit in a product or a software update for
 *    such product, must reproduce the above copyright notice, this list of
 *    conditions and the following disclaimer in the documentation and/or other
 *    materials provided with the distribution.
 * 
 * 3. Neither the name of Nordic Semiconductor ASA nor the names of its
 *    contributors may be used to endorse or promote products derived from this
 *    software without specific prior written permission.
 * 
 * 4. This software, with or without modification, must only be used with a
 *    Nordic Semiconductor ASA integrated circuit.
 * 
 * 5. Any software provided in binary form under this license must not be reverse
 *    engineered, decompiled, modified and/or disassembled.
 * 
 * THIS SOFTWARE IS PROVIDED BY NORDIC SEMICONDUCTOR ASA "AS IS" AND ANY EXPRESS
 * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE
 * GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 * 
 */

#include "sdk_common.h"

#if NRF_MODULE_ENABLED(ILI9341)

#include "nrf_lcd.h"
#include "nrf_drv_spi.h"
#include "nrf_delay.h"
#include "nrf_gpio.h"
#include "boards.h"

// Set of commands described in ILI9341 datasheet.
#define ILI9341_NOP         0x00
#define ILI9341_SWRESET     0x01
#define ILI9341_RDDID       0x04
#define ILI9341_RDDST       0x09

#define ILI9341_SLPIN       0x10
#define ILI9341_SLPOUT      0x11
#define ILI9341_PTLON       0x12
#define ILI9341_NORON       0x13

#define ILI9341_RDMODE      0x0A
#define ILI9341_RDMADCTL    0x0B
#define ILI9341_RDPIXFMT    0x0C
#define ILI9341_RDIMGFMT    0x0D
#define ILI9341_RDSELFDIAG  0x0F

#define ILI9341_INVOFF      0x20
#define ILI9341_INVON       0x21
#define ILI9341_GAMMASET    0x26
#define ILI9341_DISPOFF     0x28
#define ILI9341_DISPON      0x29

#define ILI9341_CASET       0x2A
#define ILI9341_PASET       0x2B
#define ILI9341_RAMWR       0x2C
#define ILI9341_RAMRD       0x2E

#define ILI9341_PTLAR       0x30
#define ILI9341_MADCTL      0x36
#define ILI9341_PIXFMT      0x3A

#define ILI9341_FRMCTR1     0xB1
#define ILI9341_FRMCTR2     0xB2
#define ILI9341_FRMCTR3     0xB3
#define ILI9341_INVCTR      0xB4
#define ILI9341_DFUNCTR     0xB6

#define ILI9341_PWCTR1      0xC0
#define ILI9341_PWCTR2      0xC1
#define ILI9341_PWCTR3      0xC2
#define ILI9341_PWCTR4      0xC3
#define ILI9341_PWCTR5      0xC4
#define ILI9341_VMCTR1      0xC5
#define ILI9341_VMCTR2      0xC7
#define ILI9341_PWCTRSEQ    0xCB
#define ILI9341_PWCTRA      0xCD
#define ILI9341_PWCTRB      0xCF

#define ILI9341_RDID1       0xDA
#define ILI9341_RDID2       0xDB
#define ILI9341_RDID3       0xDC
#define ILI9341_RDID4       0xDD

#define ILI9341_GMCTRP1     0xE0
#define ILI9341_GMCTRN1     0xE1
#define ILI9341_DGMCTR1     0xE2
#define ILI9341_DGMCTR2     0xE3
#define ILI9341_TIMCTRA     0xE8
#define ILI9341_TIMCTRB     0xEA

#define ILI9341_ENGMCTR     0xF2
#define ILI9341_INCTR       0xF6
#define ILI9341_PUMP        0xF7

#define ILI9341_MADCTL_MY  0x80
#define ILI9341_MADCTL_MX  0x40
#define ILI9341_MADCTL_MV  0x20
#define ILI9341_MADCTL_ML  0x10
#define ILI9341_MADCTL_RGB 0x00
#define ILI9341_MADCTL_BGR 0x08
#define ILI9341_MADCTL_MH  0x04

static const nrf_drv_spi_t spi = NRF_DRV_SPI_INSTANCE(ILI9341_SPI_INSTANCE);

static inline void spi_write(const void * data, size_t size)
{
    APP_ERROR_CHECK(nrf_drv_spi_transfer(&spi, data, size, NULL, 0));
}

static inline void write_command(uint8_t c)
{
    nrf_gpio_pin_clear(ILI9341_DC_PIN);
    spi_write(&c, sizeof(c));
}

static inline void write_data(uint8_t c)
{
    nrf_gpio_pin_set(ILI9341_DC_PIN);
    spi_write(&c, sizeof(c));
}

static void set_addr_window(uint16_t x_0, uint16_t y_0, uint16_t x_1, uint16_t y_1)
{
    ASSERT(x_0 <= x_1);
    ASSERT(y_0 <= y_1);

    write_command(ILI9341_CASET);
    write_data(x_0 >> 8);
    write_data(x_0);
    write_data(x_1 >> 8);
    write_data(x_1);
    write_command(ILI9341_PASET);
    write_data(y_0 >> 8);
    write_data(y_0);
    write_data(y_1 >> 8);
    write_data(y_1);
    write_command(ILI9341_RAMWR);
}

static void command_list(void)
{
    write_command(ILI9341_SWRESET);
    nrf_delay_ms(120);
    write_command(ILI9341_DISPOFF);
    nrf_delay_ms(120);
    write_command(ILI9341_PWCTRB);
    write_data(0x00);
    write_data(0XC1);
    write_data(0X30);

    write_command(ILI9341_TIMCTRA);
    write_data(0x85);
    write_data(0x00);
    write_data(0x78);

    write_command(ILI9341_PWCTRSEQ);
    write_data(0x39);
    write_data(0x2C);
    write_data(0x00);
    write_data(0x34);
    write_data(0x02);

    write_command(ILI9341_PUMP);
    write_data(0x20);

    write_command(ILI9341_TIMCTRB);
    write_data(0x00);
    write_data(0x00);

    write_command(ILI9341_PWCTR1);
    write_data(0x23);

    write_command(ILI9341_PWCTR2);
    write_data(0x10);

    write_command(ILI9341_VMCTR1);
    write_data(0x3e);
    write_data(0x28);

    write_command(ILI9341_VMCTR2);
    write_data(0x86);

    write_command(ILI9341_MADCTL);
    write_data(0x48);

    write_command(ILI9341_PIXFMT);
    write_data(0x55);

    write_command(ILI9341_FRMCTR1);
    write_data(0x00);
    write_data(0x18);

    write_command(ILI9341_DFUNCTR);
    write_data(0x08);
    write_data(0x82);
    write_data(0x27);

    write_command(ILI9341_ENGMCTR);
    write_data(0x00);

    write_command(ILI9341_GAMMASET);
    write_data(0x01);

    write_command(ILI9341_GMCTRP1);
    write_data(0x0F);
    write_data(0x31);
    write_data(0x2B);
    write_data(0x0C);
    write_data(0x0E);
    write_data(0x08);
    write_data(0x4E);
    write_data(0xF1);
    write_data(0x37);
    write_data(0x07);
    write_data(0x10);
    write_data(0x03);
    write_data(0x0E);
    write_data(0x09);
    write_data(0x00);

    write_command(ILI9341_GMCTRN1);
    write_data(0x00);
    write_data(0x0E);
    write_data(0x14);
    write_data(0x03);
    write_data(0x11);
    write_data(0x07);
    write_data(0x31);
    write_data(0xC1);
    write_data(0x48);
    write_data(0x08);
    write_data(0x0F);
    write_data(0x0C);
    write_data(0x31);
    write_data(0x36);
    write_data(0x0F);

    write_command(ILI9341_SLPOUT);
    nrf_delay_ms(120);
    write_command(ILI9341_DISPON);
}

static ret_code_t hardware_init(void)
{
    ret_code_t err_code;

    nrf_gpio_cfg_output(ILI9341_DC_PIN);

    nrf_drv_spi_config_t spi_config = NRF_DRV_SPI_DEFAULT_CONFIG;

    spi_config.sck_pin  = ILI9341_SCK_PIN;
    spi_config.miso_pin = ILI9341_MISO_PIN;
    spi_config.mosi_pin = ILI9341_MOSI_PIN;
    spi_config.ss_pin   = ILI9341_SS_PIN;

    err_code = nrf_drv_spi_init(&spi, &spi_config, NULL, NULL);
    return err_code;
}

static ret_code_t ili9341_init(void)
{
    ret_code_t err_code;

    err_code = hardware_init();
    if (err_code != NRF_SUCCESS)
    {
        return err_code;
    }

    command_list();

    return err_code;
}

static void ili9341_uninit(void)
{
    nrf_drv_spi_uninit(&spi);
}

static void ili9341_pixel_draw(uint16_t x, uint16_t y, uint32_t color)
{
    set_addr_window(x, y, x, y);

    const uint8_t data[2] = {color >> 8, color};

    nrf_gpio_pin_set(ILI9341_DC_PIN);

    spi_write(data, sizeof(data));

    nrf_gpio_pin_clear(ILI9341_DC_PIN);
}

static void ili9341_rect_draw(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint32_t color)
{
    set_addr_window(x, y, x + width - 1, y + height - 1);

    const uint8_t data[2] = {color >> 8, color};

    nrf_gpio_pin_set(ILI9341_DC_PIN);

    // Duff's device algorithm for optimizing loop.
    uint32_t i = (height * width + 7) / 8;

/*lint -save -e525 -e616 -e646 */
    switch ((height * width) % 8) {
        case 0:
            do {
                spi_write(data, sizeof(data));
        case 7:
                spi_write(data, sizeof(data));
        case 6:
                spi_write(data, sizeof(data));
        case 5:
                spi_write(data, sizeof(data));
        case 4:
                spi_write(data, sizeof(data));
        case 3:
                spi_write(data, sizeof(data));
        case 2:
                spi_write(data, sizeof(data));
        case 1:
                spi_write(data, sizeof(data));
            } while (--i > 0);
        default:
            break;
    }
/*lint -restore */

    nrf_gpio_pin_clear(ILI9341_DC_PIN);
}

static void ili9341_dummy_display(void)
{
    /* No implementation needed. */
}

static void ili9341_rotation_set(nrf_lcd_rotation_t rotation)
{
    write_command(ILI9341_MADCTL);
    switch (rotation) {
        case NRF_LCD_ROTATE_0:
            write_data(ILI9341_MADCTL_MX | ILI9341_MADCTL_BGR);
            break;
        case NRF_LCD_ROTATE_90:
            write_data(ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR);
            break;
        case NRF_LCD_ROTATE_180:
            write_data(ILI9341_MADCTL_MY | ILI9341_MADCTL_BGR);
            break;
        case NRF_LCD_ROTATE_270:
            write_data(ILI9341_MADCTL_MX | ILI9341_MADCTL_MY | ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR);
            break;
        default:
            break;
    }
}

static void ili9341_display_invert(bool invert)
{
    write_command(invert ? ILI9341_INVON : ILI9341_INVOFF);
}

static lcd_cb_t ili9341_cb = {
    .height = ILI9341_HEIGHT,
    .width = ILI9341_WIDTH
};


const nrf_lcd_t nrf_lcd_ili9341 = {
    .lcd_init = ili9341_init,
    .lcd_uninit = ili9341_uninit,
    .lcd_pixel_draw = ili9341_pixel_draw,
    .lcd_rect_draw = ili9341_rect_draw,
    .lcd_display = ili9341_dummy_display,
    .lcd_rotation_set = ili9341_rotation_set,
    .lcd_display_invert = ili9341_display_invert,
    .p_lcd_cb = &ili9341_cb
};

#endif // NRF_MODULE_ENABLED(ILI9341)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        /**
 * Copyright (c) 2016 - 2017, Nordic Semiconductor ASA
 * 
 * All rights reserved.
 * 
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 * 
 * 1. Redistributions of source code must retain the above copyright notice, this
 *    list of conditions and the following disclaimer.
 * 
 * 2. Redistributions in binary form, except as embedded into a Nordic
 *    Semiconductor ASA integrated circuit in a product or a software update for
 *    such product, must reproduce the above copyright notice, this list of
 *    conditions and the following disclaimer in the documentation and/or other
 *    materials provided with the distribution.
 * 
 * 3. Neither the name of Nordic Semiconductor ASA nor the names of its
 *    contributors may be used to endorse or promote products derived from this
 *    software without specific prior written permission.
 * 
 * 4. This software, with or without modification, must only be used with a
 *    Nordic Semiconductor ASA integrated circuit.
 * 
 * 5. Any software provided in binary form under this license must not be reverse
 *    engineered, decompiled, modified and/or disassembled.
 * 
 * THIS SOFTWARE IS PROVIDED BY NORDIC SEMICONDUCTOR ASA "AS IS" AND ANY EXPRESS
 * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE
 * GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 * 
 */
#ifndef MAX9850_H__
#define MAX9850_H__

#ifdef __cplusplus
extern "C" {
#endif

#include <stdint.h>

#include "nrf_drv_twi.h"

/**
 * @brief Default MAX9850 TWI configuration
 *
 * @param scl_pin   SCL pin number
 * @param sda_pin   SDA pin number
 */
#define MAX9850_DEFAULT_TWI_CONFIG(scl_pin, sda_pin)     {      \
        .scl                = scl_pin,                          \
        .sda                = sda_pin,                          \
        .frequency          = NRF_TWI_FREQ_100K,                \
        .interrupt_priority = APP_IRQ_PRIORITY_HIGH,            \
        .clear_bus_init     = false,                            \
        .hold_bus_uninit    = false                             \
}

/**
 * @brief   Internal MAX9850 register map
 * */
typedef struct {
    uint8_t status_a;           //!< Status register A (R)
    uint8_t status_b;           //!< Status register B (R)
    uint8_t volume;             //!< Volume control (RW)
    uint8_t general_purpose;    //!< General purpose register (RW)
    uint8_t interrupt_enable;   //!< Interrupt enable (RW)
    uint8_t enable;             //!< Enable register (RW)
    uint8_t clock;              //!< Clock control (RW)
    uint8_t charge_pump;        //!< Charge pump (RW)
    uint8_t lrclk_msb;          //!< LRCLK MSB register (RW)
    uint8_t lrclk_lsb;          //!< LRCLK LSB register (RW)
    uint8_t digital_audio;      //!< Digital audio (RW)
} max9850_regmap_t;

/**
 * @brief MAX9850 register map after reset
 * */
#define MAX9850_DEFAULT_REGMAP()    {   \
        .status_a = 0,                  \
        .status_b = 0,                  \
        .volume = 0x0C,                 \
        .general_purpose = 0,           \
        .interrupt_enable = 0,          \
        .enable = 0,                    \
        .clock = 0,                     \
        .charge_pump = 0,               \
        .lrclk_msb = 0,                 \
        .lrclk_lsb = 0,                 \
        .digital_audio = 0,             \
}

/**
 * @brief   Helper macro for creating MAX9850 TWI address
 * */
#define MAX9850_TWI_ADDR(v) (0x10 + (v))


/**
 * @brief MAX9850 configuration
 * */
typedef struct {
    nrf_drv_twi_t        twi;       //!< TWI instance
    nrf_drv_twi_config_t twi_cfg;   //!< TWI configuration
    max9850_regmap_t     regmap;    //!< MAX9850 register map
    uint8_t              twi_addr;  //!< MAX9850 TWI address
} max9850_config_t;

/**
 * @brief Initializes MAX9850 IC
 *
 * @param p_max9850 MAX9850 configuration
 *
 * @return Standard error code
 * */
ret_code_t max9850_init(max9850_config_t const * p_max9850);


#ifdef __cplusplus
}
#endif

#endif /* MAX9850_H__ */
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ¶     ¶     £ x   ®     ®     ®    ê  x   ™     ™     ≠    ê  x   ¨     ¨     ≤    Û     ô  x   Æ     Æ     ∑    ê  x   ∞     ∞     º    ≤  x   ¥     ¥     ¡    ≤  x   ∂     ∂     ∆    Y  x   ∏     ∏           x   ∫     ∫     Œ     x   º     º     “    ˙ x   æ     æ     ÷    Ë    “  x   ¿     ¿     €    ÿ     x   √     √     ﬂ    “                5     5     6≈  "   
‡ .   Ó 8   
 D   5Ã  L   
Ë V   f  Z    b   f· f   6≈  d    · r   
  x   
  r    ‚ Ä   Ú Ñ   6≈  ™   55  ∂   	 º   
-  ¬   
  ∆   f‚     
-  –   
  ‘   f‚ ÿ   6≈  ‚   
 ¯   f„ ¸   6≈    Ï $  
 .  f  2  
 6  6≈  D  6≈  l  
Ú B   „ v  f  z  f  |  Ô Ñ  f· Ü  ≈  †  Ì §  ≈  Æ    ∂  ≈  –    ⁄  ≈  ‚  
      ≈    
ı $  
‡ 0  ˜ <  f/  B  
(  N  f  R  «  d  »  f   j  ≈  ò  ≈  ¥  f‰ ∂  …  ¿  f  “     ‚   Ï  fÂ Ó   ‰ Ú     Ù   ¸  f‰   fÊ    Ê    Â        
   51          &  f‰ ,  f‰ 0  
Û <  fÂ >  ≈  H  f‰ J     J   Á V     ^  ≈  j  fÁ p  f„ t     |  
 ä  5Ã  í  Ë ö     ¢  
 ∂  5Ã  æ  Ë    
˙ Œ  ≈  ‚  …  ‰  5Ã  Ù  
Ë   
Ë   ≈  4     6  
 D  53  `  ≈  t  À  î  ˙ ú  È †  È §  È ®  È ¨  0  ∞  2    ˛   Î   4    .    Í   Ò    ˇ $  ˝ (  ˘ ,  ˚ 0  ¸ 4   8  Ù <  ¯ @  ˆ D    L    P    T  #  X  '  \  *  `  ,  d  "  h  +  l  (  p  %  t  )  x  !  |    Ä    Ñ    à    å     ê  $  î  &  ò    ú    †    §    ®    ¨    ∞    ¥    ∏    º  	  ¿    ƒ  
  »    Ã    –    ‘         9      =      @      C      E      G      J  	    I  
    M      O      Q      S      U      W      Z      \      ^      `      Y      c      e      g      i      k      m      o      q      s      u      w       B  !    |  "    ~  #    Ä  $    Ç  %    Ñ  &    Ü  '    à  (    ä  )    å  *    é  +    ë  ,    ì  -    ï  .    ó  /    ö  0    ê  1    ù  2    ü  3    ¢  4    °  5    ô  6    ¶  7    ®  8    ™  9    ¨  :    Æ  ;    ∞  <    ≤  =    ¥  >    ∂  ?    ∏  @    ∫  A    º  B    æ  C    ¿  D    √  E    ≈  F    «  G    »  H    …  I       J    À  K    Ã  L    3  M    1  N      O                      4                                     4                                   P  –!     Ë                        $  Ú                                 E                    $               I  .                   1              NI  m
                  =              ªS  °                  I             \k                    O             dk  î                  W             ¯k                    \             ¯k  ÿ                 b              –q                    r             ‘q                     É             ‘q                     =              ‘q  ¿                   =              îr  ø                   =              Ss  ≈                   =              t  ∫                   =              “t  ≈                   =              óu  »                   =              _v  »                   ô              'w  u                  ©              úy  l                   ∂   	           z                  «              z  T                   1              lz  ä                   =              ˆz                     ◊   	           ˆ{  p               ©              fÉ  l                   ∂   	           “É                  «              ‚É  T                   1              6Ñ  ä                   =              ¿Ñ  ˛                   ©              æÖ  x                   ∂   	           6Ü        "          «              FÜ  t                   1              ∫Ü  è                   =              Iá  &      CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) ìSysTick_CTRL_ENABLE_Pos 0 îSysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) óSysTick_LOAD_RELOAD_Pos 0 òSysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) õSysTick_VAL_CURRENT_Pos 0 úSysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) üSysTick_CALIB_NOREF_Pos 31 †SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) ¢SysTick_CALIB_SKEW_Pos 30 £SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) •SysTick_CALIB_TENMS_Pos 0 ¶SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) ÿITM_TPR_PRIVMASK_Pos 0 ŸITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos) ‹ITM_TCR_BUSY_Pos 23 ›ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) ﬂITM_TCR_TraceBusID_Pos 16 ‡ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) ‚ITM_TCR_GTSFREQ_Pos 10 „ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) ÂITM_TCR_TSPrescale_Pos 8 ÊITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) ËITM_TCR_SWOENA_Pos 4 ÈITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) ÎITM_TCR_DWTENA_Pos 3 ÏITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) ÓITM_TCR_SYNCENA_Pos 2 ÔITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) ÒITM_TCR_TSENA_Pos 1 ÚITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) ÙITM_TCR_ITMENA_Pos 0 ıITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos) ¯ITM_IWR_ATVALIDM_Pos 0 ˘ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos) ¸ITM_IRR_ATREADYM_Pos 0 ˝ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos) ÄITM_IMCR_INTEGRATION_Pos 0 ÅITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos) ÑITM_LSR_ByteAcc_Pos 2 ÖITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) áITM_LSR_Access_Pos 1 àITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) äITM_LSR_Present_Pos 0 ãITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos) ¥DWT_CTRL_NUMCOMP_Pos 28 µDWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) ∑DWT_CTRL_NOTRCPKT_Pos 27 ∏DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) ∫DWT_CTRL_NOEXTTRIG_Pos 26 ªDWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) ΩDWT_CTRL_NOCYCCNT_Pos 25 æDWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) ¿DWT_CTRL_NOPRFCNT_Pos 24 ¡DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) √DWT_CTRL_CYCEVTENA_Pos 22 ƒDWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) ∆DWT_CTRL_FOLDEVTENA_Pos 21 «DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) …DWT_CTRL_LSUEVTENA_Pos 20  DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) ÃDWT_CTRL_SLEEPEVTENA_Pos 19 ÕDWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) œDWT_CTRL_EXCEVTENA_Pos 18 –DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) “DWT_CTRL_CPIEVTENA_Pos 17 ”DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) ’DWT_CTRL_EXCTRCENA_Pos 16 ÷DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) ÿDWT_CTRL_PCSAMPLENA_Pos 12 ŸDWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) €DWT_CTRL_SYNCTAP_Pos 10 ‹DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) ﬁDWT_CTRL_CYCTAP_Pos 9 ﬂDWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) ·DWT_CTRL_POSTINIT_Pos 5 ‚DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) ‰DWT_CTRL_POSTPRESET_Pos 1 ÂDWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) ÁDWT_CTRL_CYCCNTENA_Pos 0 ËDWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos) ÎDWT_CPICNT_CPICNT_Pos 0 ÏDWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos) ÔDWT_EXCCNT_EXCCNT_Pos 0 DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos) ÛDWT_SLEEPCNT_SLEEPCNT_Pos 0 ÙDWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos) ˜DWT_LSUCNT_LSUCNT_Pos 0 ¯DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos) ˚DWT_FOLDCNT_FOLDCNT_Pos 0 ¸DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos) ˇDWT_MASK_MASK_Pos 0 ÄDWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos) ÉDWT_FUNCTION_MATCHED_Pos 24 ÑDWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) ÜDWT_FUNCTION_DATAVADDR1_Pos 16 áDWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) âDWT_FUNCTION_DATAVADDR0_Pos 12 äDWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) åDWT_FUNCTION_DATAVSIZE_Pos 10 çDWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) èDWT_FUNCTION_LNK1ENA_Pos 9 êDWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) íDWT_FUNCTION_DATAVMATCH_Pos 8 ìDWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) ïDWT_FUNCTION_CYCMATCH_Pos 7 ñDWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) òDWT_FUNCTION_EMITRANGE_Pos 5 ôDWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) õDWT_FUNCTION_FUNCTION_Pos 0 úDWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos) ∆TPI_ACPR_PRESCALER_Pos 0 «TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)  TPI_SPPR_TXMODE_Pos 0 ÀTPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos) ŒTPI_FFSR_FtNonStop_Pos 3 œTPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) —TPI_FFSR_TCPresent_Pos 2 “TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) ‘TPI_FFSR_FtStopped_Pos 1 ’TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) ◊TPI_FFSR_FlInProg_Pos 0 ÿTPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos) €TPI_FFCR_TrigIn_Pos 8 ‹TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) ﬁTPI_FFCR_EnFCont_Pos 1 ﬂTPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) ‚TPI_TRIGGER_TRIGGER_Pos 0 „TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos) ÊTPI_FIFO0_ITM_ATVALID_Pos 29 ÁTPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) ÈTPI_FIFO0_ITM_bytecount_Pos 27 ÍTPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) ÏTPI_FIFO0_ETM_ATVALID_Pos 26 ÌTPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) ÔTPI_FIFO0_ETM_bytecount_Pos 24 TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) ÚTPI_FIFO0_ETM2_Pos 16 ÛTPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) ıTPI_FIFO0_ETM1_Pos 8 ˆTPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) ¯TPI_FIFO0_ETM0_Pos 0 ˘TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos) ¸TPI_ITATBCTR2_ATREADY_Pos 0 ˝TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos) ÄTPI_FIFO1_ITM_ATVALID_Pos 29 ÅTPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) ÉTPI_FIFO1_ITM_bytecount_Pos 27 ÑTPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) ÜTPI_FIFO1_ETM_ATVALID_Pos 26 áTPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) âTPI_FIFO1_ETM_bytecount_Pos 24 äTPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) åTPI_FIFO1_ITM2_Pos 16 çTPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) èTPI_FIFO1_ITM1_Pos 8 êTPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) íTPI_FIFO1_ITM0_Pos 0 ìTPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos) ñTPI_ITATBCTR0_ATREADY_Pos 0 óTPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos) öTPI_ITCTRL_Mode_Pos 0 õTPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos) ûTPI_DEVID_NRZVALID_Pos 11 üTPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) °TPI_DEVID_MANCVALID_Pos 10 ¢TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) §TPI_DEVID_PTINVALID_Pos 9 •TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) ßTPI_DEVID_MinBufSz_Pos 6 ®TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) ™TPI_DEVID_AsynClkIn_Pos 5 ´TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) ≠TPI_DEVID_NrTraceInput_Pos 0 ÆTPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos) ±TPI_DEVTYPE_SubType_Pos 0 ≤TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos) ¥TPI_DEVTYPE_MajorType_Pos 4 µTPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) ”MPU_TYPE_IREGION_Pos 16 ‘MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) ÷MPU_TYPE_DREGION_Pos 8 ◊MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) ŸMPU_TYPE_SEPARATE_Pos 0 ⁄MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) ›MPU_CTRL_PRIVDEFENA_Pos 2 ﬁMPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) ‡MPU_CTRL_HFNMIENA_Pos 1 ·MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) „MPU_CTRL_ENABLE_Pos 0 ‰MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) ÁMPU_RNR_REGION_Pos 0 ËMPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) ÎMPU_RBAR_ADDR_Pos 5 ÏMPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) ÓMPU_RBAR_VALID_Pos 4 ÔMPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) ÒMPU_RBAR_REGION_Pos 0 ÚMPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) ıMPU_RASR_ATTRS_Pos 16 ˆMPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) ¯MPU_RASR_XN_Pos 28 ˘MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) ˚MPU_RASR_AP_Pos 24 ¸MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) ˛MPU_RASR_TEX_Pos 19 ˇMPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) Å	MPU_RASR_S_Pos 18 Ç	MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) Ñ	MPU_RASR_C_Pos 17 Ö	MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) á	MPU_RASR_B_Pos 16 à	MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) ä	MPU_RASR_SRD_Pos 8 ã	MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) ç	MPU_RASR_SIZE_Pos 1 é	MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) ê	MPU_RASR_ENABLE_Pos 0 ë	MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) ´	FPU_FPCCR_ASPEN_Pos 31 ¨	FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) Æ	FPU_FPCCR_LSPEN_Pos 30 Ø	FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) ±	FPU_FPCCR_MONRDY_Pos 8 ≤	FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) ¥	FPU_FPCCR_BFRDY_Pos 6 µ	FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) ∑	FPU_FPCCR_MMRDY_Pos 5 ∏	FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) ∫	FPU_FPCCR_HFRDY_Pos 4 ª	FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) Ω	FPU_FPCCR_THREAD_Pos 3 æ	FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) ¿	FPU_FPCCR_USER_Pos 1 ¡	FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) √	FPU_FPCCR_LSPACT_Pos 0 ƒ	FPU_FPCCR_LSPACT_Msk (1UL << FPU_FPCCR_LSPACT_Pos) «	FPU_FPCAR_ADDRESS_Pos 3 »	FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) À	FPU_FPDSCR_AHP_Pos 26 Ã	FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) Œ	FPU_FPDSCR_DN_Pos 25 œ	FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) —	FPU_FPDSCR_FZ_Pos 24 “	FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) ‘	FPU_FPDSCR_RMode_Pos 22 ’	FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) ÿ	FPU_MVFR0_FP_rounding_modes_Pos 28 Ÿ	FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) €	FPU_MVFR0_Short_vectors_Pos 24 ‹	FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) ﬁ	FPU_MVFR0_Square_root_Pos 20 ﬂ	FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) ·	FPU_MVFR0_Divide_Pos 16 ‚	FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) ‰	FPU_MVFR0_FP_excep_trapping_Pos 12 Â	FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) Á	FPU_MVFR0_Double_precision_Pos 8 Ë	FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) Í	FPU_MVFR0_Single_precision_Pos 4 Î	FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) Ì	FPU_MVFR0_A_SIMD_registers_Pos 0 Ó	FPU_MVFR0_A_SIMD_registers_Msk (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos) Ò	FPU_MVFR1_FP_fused_MAC_Pos 28 Ú	FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) Ù	FPU_MVFR1_FP_HPFP_Pos 24 ı	FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) ˜	FPU_MVFR1_D_NaN_mode_Pos 4 ¯	FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) ˙	FPU_MVFR1_FtZ_mode_Pos 0 ˚	FPU_MVFR1_FtZ_mode_Msk (0xFUL << FPU_MVFR1_FtZ_mode_Pos) í
CoreDebug_DHCSR_DBGKEY_Pos 16 ì
CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) ï
CoreDebug_DHCSR_S_RESET_ST_Pos 25 ñ
CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) ò
CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 ô
CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) õ
CoreDebug_DHCSR_S_LOCKUP_Pos 19 ú
CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) û
CoreDebug_DHCSR_S_SLEEP_Pos 18 ü
CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) °
CoreDebug_DHCSR_S_HALT_Pos 17 ¢
CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) §
CoreDebug_DHCSR_S_REGRDY_Pos 16 •
CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) ß
CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 ®
CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) ™
CoreDebug_DHCSR_C_MASKINTS_Pos 3 ´
CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) ≠
CoreDebug_DHCSR_C_STEP_Pos 2 Æ
CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) ∞
CoreDebug_DHCSR_C_HALT_Pos 1 ±
CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) ≥
CoreDebug_DHCSR_C_DEBUGEN_Pos 0 ¥
CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos) ∑
CoreDebug_DCRSR_REGWnR_Pos 16 ∏
CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) ∫
CoreDebug_DCRSR_REGSEL_Pos 0 ª
CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos) æ
CoreDebug_DEMCR_TRCENA_Pos 24 ø
CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) ¡
CoreDebug_DEMCR_MON_REQ_Pos 19 ¬
CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) ƒ
CoreDebug_DEMCR_MON_STEP_Pos 18 ≈
CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) «
CoreDebug_DEMCR_MON_PEND_Pos 17 »
CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)  
CoreDebug_DEMCR_MON_EN_Pos 16 À
CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) Õ
CoreDebug_DEMCR_VC_HARDERR_Pos 10 Œ
CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) –
CoreDebug_DEMCR_VC_INTERR_Pos 9 —
CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) ”
CoreDebug_DEMCR_VC_BUSERR_Pos 8 ‘
CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) ÷
CoreDebug_DEMCR_VC_STATERR_Pos 7 ◊
CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) Ÿ
CoreDebug_DEMCR_VC_CHKERR_Pos 6 ⁄
CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) ‹
CoreDebug_DEMCR_VC_NOCPERR_Pos 5 ›
CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) ﬂ
CoreDebug_DEMCR_VC_MMERR_Pos 4 ‡
CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) ‚
CoreDebug_DEMCR_VC_CORERESET_Pos 0 „
CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos) Ô
SCS_BASE (0xE000E000UL) 
ITM_BASE (0xE0000000UL) Ò
DWT_BASE (0xE0001000UL) Ú
TPI_BASE (0xE0040000UL) Û
CoreDebug_BASE (0xE000EDF0UL) Ù
SysTick_BASE (SCS_BASE + 0x0010UL) ı
NVIC_BASE (SCS_BASE + 0x0100UL) ˆ
SCB_BASE (SCS_BASE + 0x0D00UL) ¯
SCnSCB ((SCnSCB_Type *) SCS_BASE ) ˘
SCB ((SCB_Type *) SCB_BASE ) ˙
SysTick ((SysTick_Type *) SysTick_BASE ) ˚
NVIC ((NVIC_Type *) NVIC_BASE ) ¸
ITM ((ITM_Type *) ITM_BASE ) ˝
DWT ((DWT_Type *) DWT_BASE ) ˛
TPI ((TPI_Type *) TPI_BASE ) ˇ
CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) ÇMPU_BASE (SCS_BASE + 0x0D90UL) ÉMPU ((MPU_Type *) MPU_BASE ) áFPU_BASE (SCS_BASE + 0x0F30UL) àFPU ((FPU_Type *) FPU_BASE ) ∫ITM_RXBUFFER_EMPTY 0x5AA55AA5     Ã    ¬            F:\Program Files\Keil_v5\ARM\CMSIS\Include\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\  core_cm4.h   stdint.h   core_cmInstr.h   core_cmFunc.h   core_cm4_simd.h     t       F:\Program Files\Keil_v5\ARM\CMSIS\Include\core_cm4.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]          *õ!_reserved0 g  # !GE g  # !_reserved1 g  # !Q g  # !V g  # !C g  # !Z g  # !N g  #   SÆb ì w g   PAPSR_Type ü*Ï!ISR g  # 	!_reserved0 g  #   Sˇb @w g   PIPSR_Type l¨*∆!ISR g  # 	!_reserved0 g  # !GE g  # !_reserved1 g  # !T g  # !IT g  # !Q g  # !V g  # !C g  # !Z g  # !N g  #   SŸb ëw g   PxPSR_Type F∆*º!nPRIV g  # !SPSEL g  # !FPCA g  # !_reserved0 g  #   Sœb kw g   PCONTROL_Type º’*¶ÑÚ& ISER È# âg   RESERVED0 ˛# £& ICER #Äªg   RSERVED1 0#†’& ISPR L#ÄÌg   RESERVED2 b#†à& ICPR #Ä†g   RESERVED3 ï#†ª& IABR ≤#Ä”g  7 RESERVED4 »#†Ô,Ô IP Â#ÄÜg  É RESERVED5 ˙#STIR &#Ä tg  tH  PNVIC_Type ‰Ò*˙
åCPUID Ä# ICSR &#VTOR &#AIRCR &#SCR &#CCR &#ö	, SHP ë#SHCSR &#$CFSR &#(HFSR &#,DFSR &#0MMFAR &#4BFAR &#8AFSR &#<Ñ
Ä PFR ˚#@DFR Ä#HADR Ä#LÆ
Ä MMFR %#P√
Ä ISAR :#`⁄
g   RESERVED0 O#tCPACR &#à g  tzPSCB_Type Dô*œ§g    RESERVED0 ô# ICTR Ä#ACTLR &# PSCnSCB_Type ï‡*òCTRL &# LOAD &#VAL &#CALIB Ä# PSysTick_Type „áS…u8 ,u16 Iu32 & tW  *ñÄ › PORT T# ıg  ﬂ RESERVED0 i#ÄTER &#Äûg   RESERVED1 ì#ÑTPR &#¿«g   RESERVED2 º#ƒTCR &#Äg   RESERVED3 Â#ÑIWR &#¯IRR Ä#¸IMCR &#Ä≤g  * RESERVED4 '#ÑLAR &#∞LSR Ä#¥Ág   RESERVED5 \#∏PID4 Ä#–PID5 Ä#‘PID6 Ä#ÿPID7 Ä#‹PID0 Ä#‡PID1 Ä#‰PID2 Ä#ËPID3 Ä#ÏCID0 Ä#CID1 Ä#ÙCID2 Ä#¯CID3 Ä#¸ t-PITM_Type O’*ü\CTRL &# CYCCNT &#CPICNT &#EXCCNT &#SLEEPCNT &#LSUCNT &#FOLDCNT &#PCSR Ä#COMP0 &# MASK0 &#$FUNCTION0 &#(‘g    RESERVED0 …#,COMP1 &#0MASK1 &#4FUNCTION1 &#8õg    RESERVED1 	#<COMP2 &#@MASK2 &#DFUNCTION2 &#H‚g    RESERVED2 W	#LCOMP3 &#PMASK3 &#TFUNCTION3 &#X PDWT_Type +±*˙–SSPSR &# CSPSR &#⁄g   RESERVED0 œ	#ACPR &#Çg  6 RESERVED1 ˜	#SPPR &#¨g  Ç RESERVED2  
#ÙFFSR Ä#ÄFFCR &#ÑFSCR Ä#àÒg  ˆ RESERVED3 e
#åTRIGGER Ä#ËFIFO0 Ä#ÏITATBCTR2 Ä#æg    RESERVED4 ≥
#ÙITATBCTR0 Ä#¯FIFO1 Ä#¸ITCTRL &#Ääg  & RESERVED5 ˇ
#ÑCLAIMSET &#†CLAIMCLR &#§…g   RESERVED7 >#®DEVID Ä#»DEVTYPE Ä#Ã PTPI_Type ∞	√*•,TYPE Ä# CTRL &#RNR &#RBAR &#RASR &#RBAR_A1 &#RASR_A1 &#RBAR_A2 &#RASR_A2 &# RBAR_A3 &#$RASR_A3 &#( PMPU_Type ã–*ô≈g    RESERVED0 :# FPCCR &#FPCAR &#FPDSCR &#MVFR0 Ä#MVFR1 Ä# PFPU_Type 6®	*„DHCSR &# DCRSR &#DCRDR &#DEMCR &# PCoreDebug_Type ™è
t*  qITM_RxBuffer ˙<≠NVIC_SetPriorityGrouping  $g  PriorityGroup \reg_value g  \PriorityGroupTmp g   ;ß¡NVIC_GetPriorityGrouping  g  a__result g   < ÕNVIC_EnableIRQ  $Ÿ  IRQn  <Ó⁄NVIC_DisableIRQ  $Ÿ  IRQn  ;™ÍNVIC_GetPendingIRQ  g  $Ÿ  IRQn a__result g   <—ˆNVIC_SetPendingIRQ  $Ÿ  IRQn  <˙ÇNVIC_ClearPendingIRQ  $Ÿ  IRQn  ;≤ëNVIC_GetActive  g  $Ÿ  IRQn a__result g   <Ê†NVIC_SetPriority  $Ÿ  IRQn $g  priority  ;†¥NVIC_GetPriority  g  $Ÿ  IRQn a__result g   ;’ NVIC_EncodePriority  g  $g  PriorityGroup $g  PreemptPriority $g  SubPriority a__result g  \PriorityGroupTmp g  \PreemptPriorityBits g  \SubPriorityBits g   <Ç!ÊNVIC_DecodePriority  $g  Priority $g  PriorityGroup $ÇpPreemptPriority $ÇpSubPriority \PriorityGroupTmp g  \PreemptPriorityBits g  \SubPriorityBits g   "g  ;¡!üSysTick_Config  g  $g  ticks a__result g   ;ı!«ITM_SendChar  g  $g  ch a__result g   ;¨"⁄ITM_ReceiveChar  *  a__result *  \ch *   ;ÿ"ÌITM_CheckChar  *  a__result *   9Û"¯NVIC_SystemReset                x     ITM_RxBuffer         _   `   a     SYSTEM_NRF52_H  &  ò    å            ..\..\..\..\..\..\components\toolchain\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\  system_nrf52.h   stdint.h             
..\..\..\..\..\..\components\toolchain\system_nrf52.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4               c   d   e    8NRF52_H  Ç__CM4_REV 0x0001 É__MPU_PRESENT 1 Ñ__NVIC_PRIO_BITS 3 Ö__Vendor_SysTickConfig 0 Ü__FPU_PRESENT 1 âäóNRF_FICR_BASE 0x10000000UL òNRF_UICR_BASE 0x10001000UL ôNRF_BPROT_BASE 0x40000000UL öNRF_POWER_BASE 0x40000000UL õNRF_CLOCK_BASE 0x40000000UL úNRF_RADIO_BASE 0x40001000UL ùNRF_UARTE0_BASE 0x40002000UL ûNRF_UART0_BASE 0x40002000UL üNRF_SPIM0_BASE 0x40003000UL †NRF_SPIS0_BASE 0x40003000UL °NRF_TWIM0_BASE 0x40003000UL ¢NRF_TWIS0_BASE 0x40003000UL £NRF_SPI0_BASE 0x40003000UL §NRF_TWI0_BASE 0x40003000UL •NRF_SPIM1_BASE 0x40004000UL ¶NRF_SPIS1_BASE 0x40004000UL ßNRF_TWIM1_BASE 0x40004000UL ®NRF_TWIS1_BASE 0x40004000UL ©NRF_SPI1_BASE 0x40004000UL ™NRF_TWI1_BASE 0x40004000UL ´NRF_NFCT_BASE 0x40005000UL ¨NRF_GPIOTE_BASE 0x40006000UL ≠NRF_SAADC_BASE 0x40007000UL ÆNRF_TIMER0_BASE 0x40008000UL ØNRF_TIMER1_BASE 0x40009000UL ∞NRF_TIMER2_BASE 0x4000A000UL ±NRF_RTC0_BASE 0x4000B000UL ≤NRF_TEMP_BASE 0x4000C000UL ≥NRF_RNG_BASE 0x4000D000UL ¥NRF_ECB_BASE 0x4000E000UL µNRF_CCM_BASE 0x4000F000UL ∂NRF_AAR_BASE 0x4000F000UL ∑NRF_WDT_BASE 0x40010000UL ∏NRF_RTC1_BASE 0x40011000UL πNRF_QDEC_BASE 0x40012000UL ∫NRF_COMP_BASE 0x40013000UL ªNRF_LPCOMP_BASE 0x40013000UL ºNRF_SWI0_BASE 0x40014000UL ΩNRF_EGU0_BASE 0x40014000UL æNRF_SWI1_BASE 0x40015000UL øNRF_EGU1_BASE 0x40015000UL ¿NRF_SWI2_BASE 0x40016000UL ¡NRF_EGU2_BASE 0x40016000UL ¬NRF_SWI3_BASE 0x40017000UL √NRF_EGU3_BASE 0x40017000UL ƒNRF_SWI4_BASE 0x40018000UL ≈NRF_EGU4_BASE 0x40018000UL ∆NRF_SWI5_BASE 0x40019000UL «NRF_EGU5_BASE 0x40019000UL »NRF_TIMER3_BASE 0x4001A000UL …NRF_TIMER4_BASE 0x4001B000UL  NRF_PWM0_BASE 0x4001C000UL ÀNRF_PDM_BASE 0x4001D000UL ÃNRF_NVMC_BASE 0x4001E000UL ÕNRF_PPI_BASE 0x4001F000UL ŒNRF_MWU_BASE 0x40020000UL œNRF_PWM1_BASE 0x40021000UL –NRF_PWM2_BASE 0x40022000UL —NRF_SPIM2_BASE 0x40023000UL “NRF_SPIS2_BASE 0x40023000UL ”NRF_SPI2_BASE 0x40023000UL ‘NRF_RTC2_BASE 0x40024000UL ’NRF_I2S_BASE 0x40025000UL ÷NRF_FPU_BASE 0x40026000UL ◊NRF_P0_BASE 0x50000000UL ﬁNRF_FICR ((NRF_FICR_Type *) NRF_FICR_BASE) ﬂNRF_UICR ((NRF_UICR_Type *) NRF_UICR_BASE) ‡NRF_BPROT ((NRF_BPROT_Type *) NRF_BPROT_BASE) ·NRF_POWER ((NRF_POWER_Type *) NRF_POWER_BASE) ‚NRF_CLOCK ((NRF_CLOCK_Type *) NRF_CLOCK_BASE) „NRF_RADIO ((NRF_RADIO_Type *) NRF_RADIO_BASE) ‰NRF_UARTE0 ((NRF_UARTE_Type *) NRF_UARTE0_BASE) ÂNRF_UART0 ((NRF_UART_Type *) NRF_UART0_BASE) ÊNRF_SPIM0 ((NRF_SPIM_Type *) NRF_SPIM0_BASE) ÁNRF_SPIS0 ((NRF_SPIS_Type *) NRF_SPIS0_BASE) ËNRF_TWIM0 ((NRF_TWIM_Type *) NRF_TWIM0_BASE) ÈNRF_TWIS0 ((NRF_TWIS_Type *) NRF_TWIS0_BASE) ÍNRF_SPI0 ((NRF_SPI_Type *) NRF_SPI0_BASE) ÎNRF_TWI0 ((NRF_TWI_Type *) NRF_TWI0_BASE) ÏNRF_SPIM1 ((NRF_SPIM_Type *) NRF_SPIM1_BASE) ÌNRF_SPIS1 ((NRF_SPIS_Type *) NRF_SPIS1_BASE) ÓNRF_TWIM1 ((NRF_TWIM_Type *) NRF_TWIM1_BASE) ÔNRF_TWIS1 ((NRF_TWIS_Type *) NRF_TWIS1_BASE) NRF_SPI1 ((NRF_SPI_Type *) NRF_SPI1_BASE) ÒNRF_TWI1 ((NRF_TWI_Type *) NRF_TWI1_BASE) ÚNRF_NFCT ((NRF_NFCT_Type *) NRF_NFCT_BASE) ÛNRF_GPIOTE ((NRF_GPIOTE_Type *) NRF_GPIOTE_BASE) ÙNRF_SAADC ((NRF_SAADC_Type *) NRF_SAADC_BASE) ıNRF_TIMER0 ((NRF_TIMER_Type *) NRF_TIMER0_BASE) ˆNRF_TIMER1 ((NRF_TIMER_Type *) NRF_TIMER1_BASE) ˜NRF_TIMER2 ((NRF_TIMER_Type *) NRF_TIMER2_BASE) ¯NRF_RTC0 ((NRF_RTC_Type *) NRF_RTC0_BASE) ˘NRF_TEMP ((NRF_TEMP_Type *) NRF_TEMP_BASE) ˙NRF_RNG ((NRF_RNG_Type *) NRF_RNG_BASE) ˚NRF_ECB ((NRF_ECB_Type *) NRF_ECB_BASE) ¸NRF_CCM ((NRF_CCM_Type *) NRF_CCM_BASE) ˝NRF_AAR ((NRF_AAR_Type *) NRF_AAR_BASE) ˛NRF_WDT ((NRF_WDT_Type *) NRF_WDT_BASE) ˇNRF_RTC1 ((NRF_RTC_Type *) NRF_RTC1_BASE) ÄNRF_QDEC ((NRF_QDEC_Type *) NRF_QDEC_BASE) ÅNRF_COMP ((NRF_COMP_Type *) NRF_COMP_BASE) ÇNRF_LPCOMP ((NRF_LPCOMP_Type *) NRF_LPCOMP_BASE) ÉNRF_SWI0 ((NRF_SWI_Type *) NRF_SWI0_BASE) ÑNRF_EGU0 ((NRF_EGU_Type *) NRF_EGU0_BASE) ÖNRF_SWI1 ((NRF_SWI_Type *) NRF_SWI1_BASE) ÜNRF_EGU1 ((NRF_EGU_Type *) NRF_EGU1_BASE) áNRF_SWI2 ((NRF_SWI_Type *) NRF_SWI2_BASE) àNRF_EGU2 ((NRF_EGU_Type *) NRF_EGU2_BASE) âNRF_SWI3 ((NRF_SWI_Type *) NRF_SWI3_BASE) äNRF_EGU3 ((NRF_EGU_Type *) NRF_EGU3_BASE) ãNRF_SWI4 ((NRF_SWI_Type *) NRF_SWI4_BASE) åNRF_EGU4 ((NRF_EGU_Type *) NRF_EGU4_BASE) çNRF_SWI5 ((NRF_SWI_Type *) NRF_SWI5_BASE) éNRF_EGU5 ((NRF_EGU_Type *) NRF_EGU5_BASE) èNRF_TIMER3 ((NRF_TIMER_Type *) NRF_TIMER3_BASE) êNRF_TIMER4 ((NRF_TIMER_Type *) NRF_TIMER4_BASE) ëNRF_PWM0 ((NRF_PWM_Type *) NRF_PWM0_BASE) íNRF_PDM ((NRF_PDM_Type *) NRF_PDM_BASE) ìNRF_NVMC ((NRF_NVMC_Type *) NRF_NVMC_BASE) îNRF_PPI ((NRF_PPI_Type *) NRF_PPI_BASE) ïNRF_MWU ((NRF_MWU_Type *) NRF_MWU_BASE) ñNRF_PWM1 ((NRF_PWM_Type *) NRF_PWM1_BASE) óNRF_PWM2 ((NRF_PWM_Type *) NRF_PWM2_BASE) òNRF_SPIM2 ((NRF_SPIM_Type *) NRF_SPIM2_BASE) ôNRF_SPIS2 ((NRF_SPIS_Type *) NRF_SPIS2_BASE) öNRF_SPI2 ((NRF_SPI_Type *) NRF_SPI2_BASE) õNRF_RTC2 ((NRF_RTC_Type *) NRF_RTC2_BASE) úNRF_I2S ((NRF_I2S_Type *) NRF_I2S_BASE) ùNRF_FPU ((NRF_FPU_Type *) NRF_FPU_BASE) ûNRF_P0 ((NRF_GPIO_Type *) NRF_P0_BASE)  ¿    ∑            ..\..\..\..\..\..\components\device\ F:\Program Files\Keil_v5\ARM\CMSIS\Include\ ..\..\..\..\..\..\components\toolchain\  nrf52.h   core_cm4.h   system_nrf52.h     ]       
..\..\..\..\..\..\components\device\nrf52.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4         ŸReset_IRQn qNonMaskableInt_IRQn rHardFault_IRQn sMemoryManagement_IRQn tBusFault_IRQn uUsageFault_IRQn vSVCall_IRQn {DebugMonitor_IRQn |PendSV_IRQn ~SysTick_IRQn POWER_CLOCK_IRQn  RADIO_IRQn UARTE0_UART0_IRQn SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn NFCT_IRQn GPIOTE_IRQn SAADC_IRQn TIMER0_IRQn TIMER1_IRQn 	TIMER2_IRQn 
RTC0_IRQn TEMP_IRQn RNG_IRQn ECB_IRQn CCM_AAR_IRQn WDT_IRQn RTC1_IRQn QDEC_IRQn COMP_LPCOMP_IRQn SWI0_EGU0_IRQn SWI1_EGU1_IRQn SWI2_EGU2_IRQn SWI3_EGU3_IRQn SWI4_EGU4_IRQn SWI5_EGU5_IRQn TIMER3_IRQn TIMER4_IRQn PWM0_IRQn PDM_IRQn MWU_IRQn  PWM1_IRQn !PWM2_IRQn "SPIM2_SPIS2_SPI2_IRQn #RTC2_IRQn $I2S_IRQn %FPU_IRQn & PIRQn_Type Á u*… PART O# VARIANT O#PACKAGE O#RAM O#FLASH O#πS UNUSED0 0# g  tItg  PFICR_INFO_Type ÍØ*ü
DA0 O# A1 O#A2 O#A3 O#A4 O#A5 O#B0 O#B1 O#B2 O# B3 O#$B4 O#(B5 O#,T0 O#0T1 O#4T2 O#8T3 O#<T4 O#@ PFICR_TEMP_Type p√*ÉTAGHEADER0 O# TAGHEADER1 O#TAGHEADER2 O#TAGHEADER3 O# PFICR_NFC_Type 6Œ*‹POWER S# POWERSET S#POWERCLR S#RESERVED0 O# PPOWER_RAM_Type ô’*§RTS S# TXD S#CTS S#RXD S# PUARTE_PSEL_Type Û‹*ËPTR S# MAXCNT S#AMOUNT O# PUARTE_RXD_Type <‚*´PTR S# MAXCNT S#AMOUNT O# PUARTE_TXD_Type Ë*ÍSCK S# MOSI S#MISO S# PSPIM_PSEL_Type ¬Ó*πPTR S# MAXCNT S#AMOUNT O#LIST S# PSPIM_RXD_Type ı*áPTR S# MAXCNT S#AMOUNT O#LIST S# PSPIM_TXD_Type O¸*–SCK S# MISO S#MOSI S#CSN S# PSPIS_PSEL_Type ùÉ*ìPTR S# MAXCNT S#AMOUNT O# PSPIS_RXD_Type Áâ*’PTR S# MAXCNT S#AMOUNT O# PSPIS_TXD_Type )è*ÜSCL S# SDA S# PTWIM_PSEL_Type kî*’PTR S# MAXCNT S#AMOUNT O#LIST S# PTWIM_RXD_Type ùõ*£PTR S# MAXCNT S#AMOUNT O#LIST S# PTWIM_TXD_Type Î¢*‘SCL S# SDA S# PTWIS_PSEL_Type 9	ß*óPTR S# MAXCNT S#AMOUNT O# PTWIS_RXD_Type k	≠*ŸPTR S# MAXCNT S#AMOUNT O# PTWIS_TXD_Type ≠	≥*óSCK S# MOSI S#MISO S# PSPI_PSEL_Type Ô	π*ºRX S#  PNFCT_FRAMESTATUS_Type -
Ω*ÄFRAMECONFIG S# AMOUNT S# PNFCT_TXD_Type Z
¬*ºFRAMECONFIG S# AMOUNT O# PNFCT_RXD_Type ñ
«*ÛLIMITH S# LIMITL S# PSAADC_EVENTS_CH_Type “
Ã* PSELP S# PSELN S#CONFIG S#LIMIT S# PSAADC_CH_Type ‘*åPTR S# MAXCNT S#AMOUNT O# PSAADC_RESULT_Type `⁄*»LED S# A S#B S# PQDEC_PSEL_Type ¶‡*≥ PTR S# CNT S#REFRESH S#ENDDELAY S#°O RESERVED1 # PPWM_SEQ_Type ﬂÎ*·’S OUT L#  PPWM_PSEL_Type H*íCLK S# DIN S# PPDM_PSEL_Type wı*∆PTR S# MAXCNT S# PPDM_SAMPLE_Type ®˙*¯EN S# DIS S# PPPI_TASKS_CHG_Type ﬁˇ*ÆEEP S# TEP S# PPPI_CH_Type Ñ*“TEP S#  PPPI_FORK_Type Bà*ÅWA S# RA S# PMWU_EVENTS_REGION_Type hç*πWA S# RA S# PMWU_EVENTS_PREGION_Type †ì*ÄSUBSTATWA S# SUBSTATRA S# PMWU_PERREGION_Type Ÿú*“START S# END S#¿O RESERVED2 7# PMWU_REGION_Type ¢*§START O# END O#SUBS S#RESERVED3 O# PMWU_PREGION_Type j©*»(MODE S# RXEN S#TXEN S#MCKEN S#MCKFREQ S#RATIO S#SWIDTH S#ALIGN S#FORMAT S# CHANNELS S#$ PI2S_CONFIG_Type Ω∂*PTR S#  PI2S_RXD_Type `∫*ïPTR S#  PI2S_TXD_Type Öæ*ΩMAXCNT S#  PI2S_RXTXD_Type ™¬*î MCK S# SCK S#LRCK S#SDIN S#SDOUT S# PI2S_PSEL_Type ‘ *é#‡∏ O RESERVED0 /# CODEPAGESIZE O#CODESIZE O#ˆ O RESERVED1 m#ê!O DEVICEID á#`©!O RESERVED2 †#h√!O ER ∫#Ä◊!O IR Œ#êDEVICEADDRTYPE O#†Ç"O DEVICEADDR ˘#§û"O RESERVED3 #¨INFO Y#Ä«"O∏ RESERVED4 =#†TEMP #ÑÔ"O RESERVED5 f#»NFC É#– PNRF_FICR_Type *Á*ï%êUNUSED0 S# UNUSED1 S#UNUSED2 S#RESERVED0 O#UNUSED3 S#ˇ#S NRFFW ˆ#ï$S NRFHW #P´$S CUSTOMER "#Ä≈$O? RESERVED1 <#Ä‡$S PSELRESET W#ÄAPPROTECT S#àNFCPINS S#å PNRF_UICR_Type §Ç*≥&ò∫%Oˇ RESERVED0 ∞# CONFIG0 S#ÄCONFIG1 S#ÑDISABLEINDEBUG S#àUNUSED0 S#åCONFIG2 S#êCONFIG3 S#î PNRF_BPROT_Type ´ñ*’+Äÿ&O RESERVED0 O# TASKS_CONSTLAT S#xTASKS_LOWPWR S#|ú'O! RESERVED1 ì#ÄEVENTS_POFWARN S#àŒ'O RESERVED2 ≈#åEVENTS_SLEEPENTER S#îEVENTS_SLEEPEXIT S#òú(Oy RESERVED3 #úINTENSET S#ÑINTENCLR S#àŸ(O< RESERVED4 P#åRESETREAS S#ÄÜ)O RESERVED5 }#ÑRAMSTATUS O#®≥)O4 RESERVED6 ™#¨SYSTEMOFF S#Ä
‡)O RESERVED7 ◊#Ñ
POFCON S#ê
ä*O RESERVED8 #î
GPREGRET S#ú
GPREGRET2 S#†
RAMON S#§
÷*O
 RESERVED9 M#®
RAMONB S#‘
Ä+O RESERVED10 w#ÿ
DCDCEN S#¯
¨+O‡ RESERVED11 ¢#¸
»+‹ RAM ø#Ä PNRF_POWER_Type J¬*ﬁ0‡
TASKS_HFCLKSTART S# TASKS_HFCLKSTOP S#TASKS_LFCLKSTART S#TASKS_LFCLKSTOP S#TASKS_CAL S#TASKS_CTSTART S#TASKS_CTSTOP S#í-O8 RESERVED0 â#EVENTS_HFCLKSTARTED S#ÄEVENTS_LFCLKSTARTED S#ÑRESERVED1 O#àEVENTS_DONE S#åEVENTS_CTTO S#êû.O{ RESERVED2 #îINTENSET S#ÑINTENCLR S#à€.O> RESERVED3 R#åHFCLKRUN O#àHFCLKSTAT O#åRESERVED4 O#êLFCLKRUN O#îLFCLKSTAT O#òLFCLKSRCCOPY O#ú„/O= RESERVED5 ⁄#†LFCLKSRC S#ò
è0O RESERVED6 #ú
CTIV S#∏
∑0O RESERVED7 .#º
TRACECONFIG S#‹
 PNRF_CLOCK_Type ÏÏ*˛:Ä TASKS_TXEN S# TASKS_RXEN S#TASKS_START S#TASKS_STOP S#TASKS_DISABLE S#TASKS_RSSISTART S#TASKS_RSSISTOP S#TASKS_BCSTART S#TASKS_BCSTOP S# ∑2O6 RESERVED0 .#$EVENTS_READY S#ÄEVENTS_ADDRESS S#ÑEVENTS_PAYLOAD S#àEVENTS_END S#åEVENTS_DISABLED S#êEVENTS_DEVMATCH S#îEVENTS_DEVMISS S#òEVENTS_RSSIEND S#úÖ4O RESERVED1 ¸#†EVENTS_BCMATCH S#®RESERVED2 O#¨EVENTS_CRCOK S#∞EVENTS_CRCERROR S#¥ˆ4O1 RESERVED3 m#∏SHORTS S#Ä†5O? RESERVED4 ó#ÑINTENSET S#ÑINTENCLR S#à›5O< RESERVED5 ‘#åCRCSTATUS O#ÄRESERVED6 O#ÑRXMATCH O#àRXCRC O#åDAI O#ê∆6O; RESERVED7 =#îPACKETPTR S#Ñ
FREQUENCY S#à
TXPOWER S#å
MODE S#ê
PCNF0 S#î
PCNF1 S#ò
BASE0 S#ú
BASE1 S#†
PREFIX0 S#§
PREFIX1 S#®
TXADDRESS S#¨
RXADDRESSES S#∞
CRCCNF S#¥
CRCPOLY S#∏
CRCINIT S#º
UNUSED0 S#¿
TIFS S#ƒ
RSSISAMPLE O#»
RESERVED8 O#Ã
STATE O#–
DATAWHITEIV S#‘
≥9O RESERVED9 ™#ÿ
BCC S#‡
⁄9O& RESERVED10 —#‰
ˆ9S DAB Ì#Äã:S DAP #†DACNF S#¿Æ:O RESERVED11 %#ƒMODECNF0 S#–‹:OÈ RESERVED12 R#‘POWER S#¸ PNRF_RADIO_Type uº*ûB
TASKS_STARTRX S# TASKS_STOPRX S#TASKS_STARTTX S#TASKS_STOPTX S#ı;O RESERVED0 Ï#TASKS_FLUSHRX S#,§<O3 RESERVED1 #0EVENTS_CTS S#ÄEVENTS_NCTS S#ÑEVENTS_RXDRDY S#àRESERVED2 O#åEVENTS_ENDRX S#ê¢=O RESERVED3 ô#îEVENTS_TXDRDY S#úEVENTS_ENDTX S#†EVENTS_ERROR S#§˝=O RESERVED4 Ù#®EVENTS_RXTO S#ƒRESERVED5 O#»EVENTS_RXSTARTED S#ÃEVENTS_TXSTARTED S#–RESERVED6 O#‘EVENTS_TXSTOPPED S#ÿõ?O( RESERVED7 í#‹SHORTS S#Ä≈?O> RESERVED8 º#ÑINTEN S#ÄINTENSET S#ÑINTENCLR S#àê@O\ RESERVED9  #åERRORSRC S#Ä	º@O RESERVED10 3 #Ñ	ENABLE S#Ä
RESERVED11 O#Ñ
PSEL $#à
áAO RESERVED12 ~ #ò
BAUDRATE S#§
¥AO RESERVED13 ´ #®
RXD h#¥
RESERVED14 O#¿
TXD ´#ƒ
˚AO RESERVED15 Ú #–
CONFIG S#Ï
 PNRF_UARTE_Type ïı*êH
TASKS_STARTRX S# TASKS_STOPRX S#TASKS_STARTTX S#TASKS_STOPTX S#ïCO RESERVED0 å!#TASKS_SUSPEND S#ƒCO7 RESERVED1 ª!# EVENTS_CTS S#ÄEVENTS_NCTS S#ÑEVENTS_RXDRDY S#àõDO RESERVED2 "#åEVENTS_TXDRDY S#úRESERVED3 O#†EVENTS_ERROR S#§ÛDO RESERVED4 j"#®EVENTS_RXTO S#ƒ¢EO- RESERVED5 ô"#»SHORTS S#ÄÃEO? RESERVED6 √"#ÑINTENSET S#ÑINTENCLR S#àâFO\ RESERVED7  ##åERRORSRC S#Ä	µFO RESERVED8 ,##Ñ	ENABLE S#Ä
RESERVED9 O#Ñ
PSELRTS S#à
PSELTXD S#å
PSELCTS S#ê
PSELRXD S#î
RXD O#ò
TXD S#ú
RESERVED10 O#†
BAUDRATE S#§
ÌGO RESERVED11 ‰##®
CONFIG S#Ï
 PNRF_UART_Type 5!¶*ŒMƒ¥HO RESERVED0 +$# TASKS_START S#TASKS_STOP S#RESERVED1 O#TASKS_SUSPEND S#TASKS_RESUME S# ≠IO7 RESERVED2 §$#$EVENTS_STOPPED S#ÑﬁIO RESERVED3 ’$#àEVENTS_ENDRX S#êRESERVED4 O#îEVENTS_END S#òRESERVED5 O#úEVENTS_ENDTX S#†⁄JO	 RESERVED6 Q%#§EVENTS_STARTED S#ÃåKO+ RESERVED7 É%#–SHORTS S#Ä∂KO? RESERVED8 ≠%#ÑINTENSET S#ÑINTENCLR S#àÛKO| RESERVED9 Í%#åENABLE S#Ä
RESERVED10 O#Ñ
PSEL Í#à
ΩLO RESERVED11 4&#î
FREQUENCY S#§
ÎLO RESERVED12 b&#®
RXD 9#¥
TXD á#ƒ
CONFIG S#‘
ÆMO RESERVED13 •&#ÿ
ORC S#¿ PNRF_SPIM_Type &$’*ÛRƒÚMO RESERVED0 È&# TASKS_ACQUIRE S#$TASKS_RELEASE S#(∂NO5 RESERVED1 -'#,EVENTS_END S#Ñ„NO RESERVED2 Z'#àEVENTS_ENDRX S#êìOO RESERVED3 ä'#îEVENTS_ACQUIRED S#®∆OO4 RESERVED4 Ω'#¨SHORTS S#ÄOO? RESERVED5 Á'#ÑINTENSET S#ÑINTENCLR S#à≠PO< RESERVED6 $(#åSEMSTAT O#ÄÿPO RESERVED7 O(#ÑSTATUS S#¿ÇQO. RESERVED8 y(#ƒENABLE S#Ä
RESERVED9 O#Ñ
PSEL –#à
ÀQO RESERVED10 ¬(#ò
RXD #¥
RESERVED11 O#¿
TXD U#ƒ
RESERVED12 O#–
CONFIG S#‘
RESERVED13 O#ÿ
DEF S#‹
”RO RESERVED14 J)#‡
ORC S#¿ PNRF_SPIS_Type ‰&É*∏YåTASKS_STARTRX S# RESERVED0 O#TASKS_STARTTX S#“SO RESERVED1 …)#TASKS_STOP S#RESERVED2 O#TASKS_SUSPEND S#TASKS_RESUME S# ∏TO7 RESERVED3 /*#$EVENTS_STOPPED S#ÑÈTO RESERVED4 `*#àEVENTS_ERROR S#§ôUO RESERVED5 ê*#®EVENTS_SUSPENDED S#»EVENTS_RXSTARTED S#ÃEVENTS_TXSTARTED S#–ˇUO RESERVED6 ˆ*#‘EVENTS_LASTRX S#‹EVENTS_LASTTX S#‡∆VO& RESERVED7 =+#‰SHORTS S#ÄVO> RESERVED8 g+#ÑINTEN S#ÄINTENSET S#ÑINTENCLR S#àªWOm RESERVED9 ≤+#åERRORSRC S#ƒ	ÁWO RESERVED10 ﬁ+#»	ENABLE S#Ä
RESERVED11 O#Ñ
PSEL Ü#à
≤XO RESERVED12 ),#ê
FREQUENCY S#§
‡XO RESERVED13 W,#®
RXD ’#¥
TXD #	#ƒ
îYO RESERVED14 ã,#‘
ADDRESS S#à PNRF_TWIM_Type â)∏*¥`ƒ‹YO RESERVED0 ”,# TASKS_STOP S#RESERVED1 O#TASKS_SUSPEND S#TASKS_RESUME S# ¬ZO RESERVED2 9-#$TASKS_PREPARERX S#0TASKS_PREPARETX S#4ä[O2 RESERVED3 Å-#8EVENTS_STOPPED S#Ñª[O RESERVED4 ≤-#àEVENTS_ERROR S#§Î[O RESERVED5 ‚-#®EVENTS_RXSTARTED S#ÃEVENTS_TXSTARTED S#–∏\O RESERVED6 /.#‘EVENTS_WRITE S#‰EVENTS_READ S#Ë¸\O$ RESERVED7 s.#ÏSHORTS S#Ä¶]O> RESERVED8 ù.#ÑINTEN S#ÄINTENSET S#ÑINTENCLR S#àÒ]Op RESERVED9 Ë.#åERRORSRC S#–	MATCH O#‘	´^O	 RESERVED10 "/#ÿ	ENABLE S#Ä
RESERVED11 O#Ñ
PSEL T	#à
ˆ^O RESERVED12 m/#ê
RXD ó	#¥
RESERVED13 O#¿
TXD Ÿ	#ƒ
Ω_O RESERVED14 ¥/#–
Ÿ_S ADDRESS –/#àRESERVED15 O#êCONFIG S#îî`O	 RESERVED16 0#òORC S#¿ PNRF_TWIS_Type Œ,Ô*˝bÿ
ÿ`OA RESERVED0 O0# EVENTS_READY S#àáaO} RESERVED1 ~0#åINTENSET S#ÑINTENCLR S#àƒaO| RESERVED2 ª0#åENABLE S#Ä
RESERVED3 O#Ñ
PSEL 
#à
RESERVED4 O#î
RXD O#ò
TXD S#ú
RESERVED5 O#†
FREQUENCY S#§
€bO
 RESERVED6 R1#®
CONFIG S#‘
 PNRF_SPI_Type J0å*≥iåTASKS_STARTRX S# RESERVED0 O#TASKS_STARTTX S#€cO RESERVED1 “1#TASKS_STOP S#RESERVED2 O#TASKS_SUSPEND S#TASKS_RESUME S# ¡dO7 RESERVED3 82#$EVENTS_STOPPED S#ÑEVENTS_RXDREADY S#àäeO RESERVED4 Å2#åEVENTS_TXDSENT S#úRESERVED5 O#†EVENTS_ERROR S#§„eO RESERVED6 ⁄2#®EVENTS_BB S#∏êfO RESERVED7 3#ºEVENTS_SUSPENDED S#»ƒfO, RESERVED8 ;3#ÃSHORTS S#ÄÓfO? RESERVED9 e3#ÑINTENSET S#ÑINTENCLR S#à´gOm RESERVED10 ¢3#åERRORSRC S#ƒ	ÿgO RESERVED11 œ3#»	ENABLE S#Ä
RESERVED12 O#Ñ
PSELSCL S#à
PSELSDA S#å
∂hO RESERVED13 -4#ê
RXD O#ò
TXD S#ú
RESERVED14 O#†
FREQUENCY S#§
èiO RESERVED15 Ü4#®
ADDRESS S#à PNRF_TWI_Type í1¿*¿s®TASKS_ACTIVATE S# TASKS_DISABLE S#TASKS_SENSE S#TASKS_STARTTX S#©jO RESERVED0  5#TASKS_ENABLERXDATA S#RESERVED1 O# TASKS_GOIDLE S#$TASKS_GOSLEEP S#(ókO4 RESERVED2 é5#,EVENTS_READY S#ÄEVENTS_FIELDDETECTED S#ÑEVENTS_FIELDLOST S#àEVENTS_TXFRAMESTART S#åEVENTS_TXFRAMEEND S#êEVENTS_RXFRAMESTART S#îEVENTS_RXFRAMEEND S#òEVENTS_ERROR S#ú˝lO RESERVED3 t6#†EVENTS_RXERROR S#®EVENTS_ENDRX S#¨EVENTS_ENDTX S#∞RESERVED4 O#¥EVENTS_AUTOCOLRESSTARTED S#∏ånO RESERVED5 7#ºEVENTS_COLLISION S#»EVENTS_SELECTED S#ÃEVENTS_STARTED S#–ÔnO* RESERVED6 f7#‘SHORTS S#ÄôoO> RESERVED7 ê7#ÑINTEN S#ÄINTENSET S#ÑINTENCLR S#à‰oO= RESERVED8 €7#åERRORSTATUS S#ÑRESERVED9 O#àFRAMESTATUS <
#åπpO RESERVED10 08#êCURRENTLOADCTRL O#∞ÌpO RESERVED11 d8#¥FIELDPRESENT O#ºûqO0 RESERVED12 ï8#¿FRAMEDELAYMIN S#Ñ
FRAMEDELAYMAX S#à
FRAMEDELAYMODE S#å
PACKETPTR S#ê
MAXLEN S#î
TXD Ä
#ò
RXD º
#†
∂rO RESERVED13 -9#®
NFCID1_LAST S#êNFCID1_2ND_LAST S#îNFCID1_3RD_LAST S#òRESERVED14 O#úSENSRES S#†SELRES S#§ PNRF_NFCT_Type »4å	*¥v∞
‰sS TASKS_OUT €9# ˛sO RESERVED0 ı9# òtS TASKS_SET :#0≤tO RESERVED1 ):#PÃtS TASKS_CLR C:#`ÊtO RESERVED2 ]:#ÄÅuS EVENTS_IN x:#ÄúuO RESERVED3 ì:#†EVENTS_PORT S#¸ÀuO` RESERVED4 ¬:#ÄINTENSET S#ÑINTENCLR S#àâvOÄ RESERVED5 ˇ:#å§vS CONFIG ;#ê
 PNRF_GPIOTE_Type ÷9≠	*µ{∏TASKS_START S# TASKS_SAMPLE S#TASKS_STOP S#TASKS_CALIBRATEOFFSET S#∞wO; RESERVED0 ß;#EVENTS_STARTED S#ÄEVENTS_END S#ÑEVENTS_DONE S#àEVENTS_RESULTDONE S#åEVENTS_CALIBRATEDONE S#êEVENTS_STOPPED S#î÷xÛ
 EVENTS_CH M<#òÒxOi RESERVED1 h<#ÿINTEN S#ÄINTENSET S#ÑINTENCLR S#àºyO< RESERVED2 ≥<#åSTATUS O#ÄÊyO> RESERVED3 ›<#ÑENABLE S#Ä
êzO RESERVED4 =#Ñ
´zJ CH "=#ê
øzO RESERVED5 6=#êRESOLUTION S#OVERSAMPLE S#ÙSAMPLERATE S#¯ì{O RESERVED6 ä=#¸RESULT å#¨ PNRF_SAADC_Type L;⁄	*óÿ
TASKS_START S# TASKS_STOP S#TASKS_COUNT S#TASKS_CLEAR S#TASKS_SHUTDOWN S#ª|O
 RESERVED0 2>#’|S TASKS_CAPTURE L>#@Û|O9 RESERVED1 j>#Xç}S EVENTS_COMPARE Ñ>#¿≠}O) RESERVED2 §>#ÿSHORTS S#Ä◊}O? RESERVED3 Œ>#ÑINTENSET S#ÑINTENCLR S#àî~O} RESERVED4 ?#åMODE S#Ñ
BITMODE S#à
RESERVED5 O#å
PRESCALER S#ê
~O
 RESERVED6 g?#î
ãS CC Ç?#¿
 PNRF_TIMER_Type Ã=¸	*ÄÉ–
TASKS_START S# TASKS_STOP S#TASKS_CLEAR S#TASKS_TRIGOVRFLW S#éÄO; RESERVED0 @#EVENTS_TICK S#ÄEVENTS_OVRFLW S#Ñ”ÄO RESERVED1 I@#àÔÄS EVENTS_COMPARE e@#¿êÅOl RESERVED2 Ü@#–INTENSET S#ÑINTENCLR S#àŒÅO RESERVED3 ƒ@#åEVTEN S#¿EVTENSET S#ƒEVTENCLR S#»öÇOm RESERVED4 A#ÃCOUNTER O#Ñ
PRESCALER S#à
ÿÇO RESERVED5 NA#å
ÙÇS CC jA#¿
 PNRF_RTC_Type Æ?ü
*ÈÜÙ
TASKS_START S# TASKS_STOP S# ÉO= RESERVED0 ¿A#EVENTS_DATARDY S#Ä¸ÉO RESERVED1 ÚA#ÑINTENSET S#ÑINTENCLR S#à∫ÑO~ RESERVED2 0B#åTEMP oC#à
„ÑO RESERVED3 YB#å
A0 S#†
A1 S#§
A2 S#®
A3 S#¨
A4 S#∞
A5 S#¥
¡ÖO RESERVED4 ∑B#∏
B0 S#¿
B1 S#ƒ
B2 S#»
B3 S#Ã
B4 S#–
B5 S#‘
üÜO RESERVED5 C#ÿ
T0 S#‡
T1 S#‰
T2 S#Ë
T3 S#Ï
T4 S#
 *  tiCPNRF_TEMP_Type ïA…
*àâå
TASKS_START S# TASKS_STOP S#æáO= RESERVED0 ¥C#EVENTS_VALRDY S#ÄÔáO> RESERVED1 ÂC#ÑSHORTS S#ÄöàO? RESERVED2 D#ÑINTENSET S#ÑINTENCLR S#àÿàO} RESERVED3 ND#åCONFIG S#Ñ
VALUE O#à
 PNRF_RNG_Type âC„
*Öãà
TASKS_STARTECB S# TASKS_STOPECB S#ÿâO= RESERVED0 ŒD#EVENTS_ENDECB S#ÄEVENTS_ERRORECB S#Ñ°äO~ RESERVED1 E#àINTENSET S#ÑINTENCLR S#àﬂäO} RESERVED2 UE#åECBDATAPTR S#Ñ
 PNRF_ECB_Type ùD˚
*«éò
TASKS_KSGEN S# TASKS_CRYPT S#TASKS_STOP S#‚ãO< RESERVED0 ÿE#EVENTS_ENDKSGEN S#ÄEVENTS_ENDCRYPT S#ÑEVENTS_ERROR S#à¬åO< RESERVED1 8F#åSHORTS S#ÄÌåO? RESERVED2 cF#ÑINTENSET S#ÑINTENCLR S#à´çO< RESERVED3 °F#åMICSTATUS O#ÄŸçO> RESERVED4 œF#ÑENABLE S#Ä
MODE S#Ñ
CNFPTR S#à
INPTR S#å
OUTPTR S#ê
SCRATCHPTR S#î
 PNRF_CCM_Type öEü*ﬂëò
TASKS_START S# RESERVED0 O#TASKS_STOP S#¢èO< RESERVED1 òG#EVENTS_END S#ÄEVENTS_RESOLVED S#ÑEVENTS_NOTRESOLVED S#àÉêO} RESERVED2 ˘G#åINTENSET S#ÑINTENCLR S#à¡êO< RESERVED3 7H#åSTATUS O#ÄÏêO> RESERVED4 bH#ÑENABLE S#Ä
NIRK S#Ñ
IRKPTR S#à
RESERVED5 O#å
ADDRPTR S#ê
SCRATCHPTR S#î
 PNRF_AAR_Type \G¿*≥î†TASKS_START S# óíO> RESERVED0 I#EVENTS_TIMEOUT S#Ä…íO RESERVED1 ?I#ÑINTENSET S#ÑINTENCLR S#àáìO< RESERVED2 }I#åRUNSTATUS O#ÄREQSTATUS O#Ñ«ìO> RESERVED3 ΩI#àCRV S#Ñ
RREN S#à
CONFIG S#å
ãîO; RESERVED4 J#ê
ßîS RR J#Ä PNRF_WDT_Type ÙH‹*°ôÃ
TASKS_START S# TASKS_STOP S#TASKS_READCLRACC S#TASKS_RDCLRACC S#TASKS_RDCLRDBL S#¡ïO: RESERVED0 ∑J#EVENTS_SAMPLERDY S#ÄEVENTS_REPORTRDY S#ÑEVENTS_ACCOF S#àEVENTS_DBLRDY S#åEVENTS_STOPPED S#ê–ñO: RESERVED1 FK#îSHORTS S#Ä˚ñO? RESERVED2 qK#ÑINTENSET S#ÑINTENCLR S#àπóO| RESERVED3 ØK#åENABLE S#Ä
LEDPOL S#Ñ
SAMPLEPER S#à
SAMPLE oC#å
REPORTPER S#ê
ACC oC#î
ACCREAD oC#ò
PSEL »#ú
DBFEN S#®
›òO RESERVED4 SL#¨
LEDPRE S#¿
ACCDBL O#ƒ
ACCDBLREAD O#»
 PNRF_QDEC_Type HJã*Æù¿
TASKS_START S# TASKS_STOP S#TASKS_SAMPLE S#ÄöO< RESERVED0 ˆL#EVENTS_READY S#ÄEVENTS_DOWN S#ÑEVENTS_UP S#àEVENTS_CROSS S#åÎöO; RESERVED1 aM#êSHORTS S#ÄñõO> RESERVED2 åM#ÑINTEN S#ÄINTENSET S#ÑINTENCLR S#à‚õO< RESERVED3 ÿM#åRESULT O#ÄçúO> RESERVED4 N#ÑENABLE S#Ä
PSEL S#Ñ
REFSEL S#à
EXTREFSEL S#å
ÊúO RESERVED5 \N#ê
TH S#∞
MODE S#¥
HYST S#∏
ISOURCE S#º
 PNRF_COMP_Type ∑L≤*≥°º
TASKS_START S# TASKS_STOP S#TASKS_SAMPLE S#çûO< RESERVED0 O#EVENTS_READY S#ÄEVENTS_DOWN S#ÑEVENTS_UP S#àEVENTS_CROSS S#å¯ûO; RESERVED1 nO#êSHORTS S#Ä£üO? RESERVED2 ôO#ÑINTENSET S#ÑINTENCLR S#à·üO< RESERVED3 ◊O#åRESULT O#Äå†O> RESERVED4 P#ÑENABLE S#Ä
PSEL S#Ñ
REFSEL S#à
EXTREFSEL S#å
Â†O RESERVED5 [P#ê
ANADETECT S#†
ì°O RESERVED6 âP#§
HYST S#∏
 PNRF_LPCOMP_Type ƒN◊*ﬂ°UNUSED O#  PNRF_SWI_Type ÀPÂ*§£åÑ¢S TASKS_TRIGGER ˙P# £¢O/ RESERVED0 Q#@æ¢S EVENTS_TRIGGERED 4Q#Ä·¢Oo RESERVED1 WQ#¿INTEN S#ÄINTENSET S#ÑINTENCLR S#à PNRF_EGU_Type ÙP˚*Ùß
RESERVED0 O# TASKS_STOP S#Ï£S TASKS_SEQSTART ‚Q#TASKS_NEXTSTEP S#¢§O; RESERVED1 R#EVENTS_STOPPED S#Ñ‘§S EVENTS_SEQSTARTED JR#à¯§S EVENTS_SEQEND nR#êEVENTS_PWMPERIODEND S#òEVENTS_LOOPSDONE S#úÕ•O7 RESERVED2 √R#†SHORTS S#Ä¯•O> RESERVED3 ÓR#ÑINTEN S#ÄINTENSET S#ÑINTENCLR S#àƒ¶O| RESERVED4 :S#åENABLE S#Ä
MODE S#Ñ
COUNTERTOP S#à
PRESCALER S#å
DECODER S#ê
LOOP S#î
æßO RESERVED5 ¥S#ò
⁄ß3 SEQ –S#†
PSEL a#‡
 PNRF_PWM_Type πQ¨*¥´Ë
TASKS_START S# TASKS_STOP S#æ®O= RESERVED0 4T#EVENTS_STARTED S#ÄEVENTS_STOPPED S#ÑEVENTS_END S#àö©O| RESERVED1 êT#åINTEN S#ÄINTENSET S#ÑINTENCLR S#àÊ©O| RESERVED2 ‹T#åENABLE S#Ä
PDMCLKCTRL S#Ñ
MODE S#à
±™O RESERVED3 'U#å
GAINL S#ò
GAINR S#ú
È™O RESERVED4 _U#†
PSEL í#¿
í´O RESERVED5 àU#»
SAMPLE ∆#‡
 PNRF_PDM_Type 	T–SÎ´ERASEPCR1 SERASEPAGE S *‡≠–
¸´Oˇ RESERVED0 ÒU# READY O#Ä•¨O? RESERVED1 V#ÑCONFIG S#Ñ
 …U#à
ERASEALL S#å
ERASEPCR0 S#ê
ERASEUICR S#î
é≠O	 RESERVED2 ÑV#ò
ICACHECNF S#¿
RESERVED3 O#ƒ
IHIT S#»
IMISS S#Ã
 PNRF_NVMC_Type ÎU*ÓØêÜÆ¯ TASKS_CHG ¸V# ¢ÆO≥ RESERVED0 W#0CHEN S#Ä
CHENSET S#Ñ
CHENCLR S#à
RESERVED1 O#å
¸Æ. CH rW#ê
íØOì RESERVED2 áW#∞ÆØS CHG §W#ÄƒØO= RESERVED3 ∫W#ò‡ØR FORK ÷W#ê PNRF_PPI_Type ˆVà*í¥‡ì∞O? RESERVED0 	X# Æ∞Å EVENTS_REGION $X#ÄŒ∞O RESERVED1 DX#†Í∞π EVENTS_PREGION `X#‡ã±Oc RESERVED2 ÅX#INTEN S#ÄINTENSET S#ÑINTENCLR S#à◊±O RESERVED3 ÕX#åNMIEN S#†NMIENSET S#§NMIENCLR S#®£≤O4 RESERVED4 Y#¨ø≤  PERREGION 5Y#Ä€≤O? RESERVED5 QY#êREGIONEN S#ê
REGIONENSET S#î
REGIONENCLR S#ò
∞≥O8 RESERVED6 ¶Y#ú
Ã≥R REGION ¬Y#ÄÂ≥O RESERVED7 €Y#¿Å¥§ PREGION ˜Y#¿ PNRF_MWU_Type X´*∑Ù
TASKS_START S# TASKS_STOP S#‹¥O> RESERVED0 RZ#EVENTS_RXPTRUPD S#ÑEVENTS_STOPPED S#à¶µO RESERVED1 úZ#åEVENTS_TXPTRUPD S#î⁄µOy RESERVED2 –Z#òINTEN S#ÄINTENSET S#ÑINTENCLR S#à¶∂O| RESERVED3 [#åENABLE S#Ä
CONFIG H#Ñ
‡∂O RESERVED4 V[#¨
RXD p#∏
RESERVED5 O#º
TXD ï#¿
¶∑O RESERVED6 ú[#ƒ
RXTXD Ω#–
–∑O RESERVED7 ∆[#‘
PSEL #‡
 PNRF_I2S_Type 'Z÷*ô∏UNUSED O#  PNRF_FPU_Type \‰*á∫Äø∏O¿ RESERVED0 4\# OUT S#Ñ
OUTSET S#à
OUTCLR S#å
IN O#ê
DIR S#î
DIRSET S#ò
DIRCLR S#ú
LATCH S#†
DETECTMODE S#§
⁄πOu RESERVED1 –\#®
ˆπS PIN_CNF Ï\#Ä PNRF_GPIO_Type .\˛      g   h   i     __NRF52_BITS_H  +AAR_INTENSET_NOTRESOLVED_Pos (2UL) ,AAR_INTENSET_NOTRESOLVED_Msk (0x1UL << AAR_INTENSET_NOTRESOLVED_Pos) -AAR_INTENSET_NOTRESOLVED_Disabled (0UL) .AAR_INTENSET_NOTRESOLVED_Enabled (1UL) /AAR_INTENSET_NOTRESOLVED_Set (1UL) 2AAR_INTENSET_RESOLVED_Pos (1UL) 3AAR_INTENSET_RESOLVED_Msk (0x1UL << AAR_INTENSET_RESOLVED_Pos) 4AAR_INTENSET_RESOLVED_Disabled (0UL) 5AAR_INTENSET_RESOLVED_Enabled (1UL) 6AAR_INTENSET_RESOLVED_Set (1UL) 9AAR_INTENSET_END_Pos (0UL) :AAR_INTENSET_END_Msk (0x1UL << AAR_INTENSET_END_Pos) ;AAR_INTENSET_END_Disabled (0UL) <AAR_INTENSET_END_Enabled (1UL) =AAR_INTENSET_END_Set (1UL) CAAR_INTENCLR_NOTRESOLVED_Pos (2UL) DAAR_INTENCLR_NOTRESOLVED_Msk (0x1UL << AAR_INTENCLR_NOTRESOLVED_Pos) EAAR_INTENCLR_NOTRESOLVED_Disabled (0UL) FAAR_INTENCLR_NOTRESOLVED_Enabled (1UL) GAAR_INTENCLR_NOTRESOLVED_Clear (1UL) JAAR_INTENCLR_RESOLVED_Pos (1UL) KAAR_INTENCLR_RESOLVED_Msk (0x1UL << AAR_INTENCLR_RESOLVED_Pos) LAAR_INTENCLR_RESOLVED_Disabled (0UL) MAAR_INTENCLR_RESOLVED_Enabled (1UL) NAAR_INTENCLR_RESOLVED_Clear (1UL) QAAR_INTENCLR_END_Pos (0UL) RAAR_INTENCLR_END_Msk (0x1UL << AAR_INTENCLR_END_Pos) SAAR_INTENCLR_END_Disabled (0UL) TAAR_INTENCLR_END_Enabled (1UL) UAAR_INTENCLR_END_Clear (1UL) [AAR_STATUS_STATUS_Pos (0UL) \AAR_STATUS_STATUS_Msk (0xFUL << AAR_STATUS_STATUS_Pos) bAAR_ENABLE_ENABLE_Pos (0UL) cAAR_ENABLE_ENABLE_Msk (0x3UL << AAR_ENABLE_ENABLE_Pos) dAAR_ENABLE_ENABLE_Disabled (0UL) eAAR_ENABLE_ENABLE_Enabled (3UL) kAAR_NIRK_NIRK_Pos (0UL) lAAR_NIRK_NIRK_Msk (0x1FUL << AAR_NIRK_NIRK_Pos) rAAR_IRKPTR_IRKPTR_Pos (0UL) sAAR_IRKPTR_IRKPTR_Msk (0xFFFFFFFFUL << AAR_IRKPTR_IRKPTR_Pos) yAAR_ADDRPTR_ADDRPTR_Pos (0UL) zAAR_ADDRPTR_ADDRPTR_Msk (0xFFFFFFFFUL << AAR_ADDRPTR_ADDRPTR_Pos) ÄAAR_SCRATCHPTR_SCRATCHPTR_Pos (0UL) ÅAAR_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << AAR_SCRATCHPTR_SCRATCHPTR_Pos) ãBPROT_CONFIG0_REGION31_Pos (31UL) åBPROT_CONFIG0_REGION31_Msk (0x1UL << BPROT_CONFIG0_REGION31_Pos) çBPROT_CONFIG0_REGION31_Disabled (0UL) éBPROT_CONFIG0_REGION31_Enabled (1UL) ëBPROT_CONFIG0_REGION30_Pos (30UL) íBPROT_CONFIG0_REGION30_Msk (0x1UL << BPROT_CONFIG0_REGION30_Pos) ìBPROT_CONFIG0_REGION30_Disabled (0UL) îBPROT_CONFIG0_REGION30_Enabled (1UL) óBPROT_CONFIG0_REGION29_Pos (29UL) òBPROT_CONFIG0_REGION29_Msk (0x1UL << BPROT_CONFIG0_REGION29_Pos) ôBPROT_CONFIG0_REGION29_Disabled (0UL) öBPROT_CONFIG0_REGION29_Enabled (1UL) ùBPROT_CONFIG0_REGION28_Pos (28UL) ûBPROT_CONFIG0_REGION28_Msk (0x1UL << BPROT_CONFIG0_REGION28_Pos) üBPROT_CONFIG0_REGION28_Disabled (0UL) †BPROT_CONFIG0_REGION28_Enabled (1UL) £BPROT_CONFIG0_REGION27_Pos (27UL) §BPROT_CONFIG0_REGION27_Msk (0x1UL << BPROT_CONFIG0_REGION27_Pos) •BPROT_CONFIG0_REGION27_Disabled (0UL) ¶BPROT_CONFIG0_REGION27_Enabled (1UL) ©BPROT_CONFIG0_REGION26_Pos (26UL) ™BPROT_CONFIG0_REGION26_Msk (0x1UL << BPROT_CONFIG0_REGION26_Pos) ´BPROT_CONFIG0_REGION26_Disabled (0UL) ¨BPROT_CONFIG0_REGION26_Enabled (1UL) ØBPROT_CONFIG0_REGION25_Pos (25UL) ∞BPROT_CONFIG0_REGION25_Msk (0x1UL << BPROT_CONFIG0_REGION25_Pos) ±BPROT_CONFIG0_REGION25_Disabled (0UL) ≤BPROT_CONFIG0_REGION25_Enabled (1UL) µBPROT_CONFIG0_REGION24_Pos (24UL) ∂BPROT_CONFIG0_REGION24_Msk (0x1UL << BPROT_CONFIG0_REGION24_Pos) ∑BPROT_CONFIG0_REGION24_Disabled (0UL) ∏BPROT_CONFIG0_REGION24_Enabled (1UL) ªBPROT_CONFIG0_REGION23_Pos (23UL) ºBPROT_CONFIG0_REGION23_Msk (0x1UL << BPROT_CONFIG0_REGION23_Pos) ΩBPROT_CONFIG0_REGION23_Disabled (0UL) æBPROT_CONFIG0_REGION23_Enabled (1UL) ¡BPROT_CONFIG0_REGION22_Pos (22UL) ¬BPROT_CONFIG0_REGION22_Msk (0x1UL << BPROT_CONFIG0_REGION22_Pos) √BPROT_CONFIG0_REGION22_Disabled (0UL) ƒBPROT_CONFIG0_REGION22_Enabled (1UL) «BPROT_CONFIG0_REGION21_Pos (21UL) »BPROT_CONFIG0_REGION21_Msk (0x1UL << BPROT_CONFIG0_REGION21_Pos) …BPROT_CONFIG0_REGION21_Disabled (0UL)  BPROT_CONFIG0_REGION21_Enabled (1UL) ÕBPROT_CONFIG0_REGION20_Pos (20UL) ŒBPROT_CONFIG0_REGION20_Msk (0x1UL << BPROT_CONFIG0_REGION20_Pos) œBPROT_CONFIG0_REGION20_Disabled (0UL) –BPROT_CONFIG0_REGION20_Enabled (1UL) ”BPROT_CONFIG0_REGION19_Pos (19UL) ‘BPROT_CONFIG0_REGION19_Msk (0x1UL << BPROT_CONFIG0_REGION19_Pos) ’BPROT_CONFIG0_REGION19_Disabled (0UL) ÷BPROT_CONFIG0_REGION19_Enabled (1UL) ŸBPROT_CONFIG0_REGION18_Pos (18UL) ⁄BPROT_CONFIG0_REGION18_Msk (0x1UL << BPROT_CONFIG0_REGION18_Pos) €BPROT_CONFIG0_REGION18_Disabled (0UL) ‹BPROT_CONFIG0_REGION18_Enabled (1UL) ﬂBPROT_CONFIG0_REGION17_Pos (17UL) ‡BPROT_CONFIG0_REGION17_Msk (0x1UL << BPROT_CONFIG0_REGION17_Pos) ·BPROT_CONFIG0_REGION17_Disabled (0UL) ‚BPROT_CONFIG0_REGION17_Enabled (1UL) ÂBPROT_CONFIG0_REGION16_Pos (16UL) ÊBPROT_CONFIG0_REGION16_Msk (0x1UL << BPROT_CONFIG0_REGION16_Pos) ÁBPROT_CONFIG0_REGION16_Disabled (0UL) ËBPROT_CONFIG0_REGION16_Enabled (1UL) ÎBPROT_CONFIG0_REGION15_Pos (15UL) ÏBPROT_CONFIG0_REGION15_Msk (0x1UL << BPROT_CONFIG0_REGION15_Pos) ÌBPROT_CONFIG0_REGION15_Disabled (0UL) ÓBPROT_CONFIG0_REGION15_Enabled (1UL) ÒBPROT_CONFIG0_REGION14_Pos (14UL) ÚBPROT_CONFIG0_REGION14_Msk (0x1UL << BPROT_CONFIG0_REGION14_Pos) ÛBPROT_CONFIG0_REGION14_Disabled (0UL) ÙBPROT_CONFIG0_REGION14_Enabled (1UL) ˜BPROT_CONFIG0_REGION13_Pos (13UL) ¯BPROT_CONFIG0_REGION13_Msk (0x1UL << BPROT_CONFIG0_REGION13_Pos) ˘BPROT_CONFIG0_REGION13_Disabled (0UL) ˙BPROT_CONFIG0_REGION13_Enabled (1UL) ˝BPROT_CONFIG0_REGION12_Pos (12UL) ˛BPROT_CONFIG0_REGION12_Msk (0x1UL << BPROT_CONFIG0_REGION12_Pos) ˇBPROT_CONFIG0_REGION12_Disabled (0UL) ÄBPROT_CONFIG0_REGION12_Enabled (1UL) ÉBPROT_CONFIG0_REGION11_Pos (11UL) ÑBPROT_CONFIG0_REGION11_Msk (0x1UL << BPROT_CONFIG0_REGION11_Pos) ÖBPROT_CONFIG0_REGION11_Disabled (0UL) ÜBPROT_CONFIG0_REGION11_Enabled (1UL) âBPROT_CONFIG0_REGION10_Pos (10UL) äBPROT_CONFIG0_REGION10_Msk (0x1UL << BPROT_CONFIG0_REGION10_Pos) ãBPROT_CONFIG0_REGION10_Disabled (0UL) åBPROT_CONFIG0_REGION10_Enabled (1UL) èBPROT_CONFIG0_REGION9_Pos (9UL) êBPROT_CONFIG0_REGION9_Msk (0x1UL << BPROT_CONFIG0_REGION9_Pos) ëBPROT_CONFIG0_REGION9_Disabled (0UL) íBPROT_CONFIG0_REGION9_Enabled (1UL) ïBPROT_CONFIG0_REGION8_Pos (8UL) ñBPROT_CONFIG0_REGION8_Msk (0x1UL << BPROT_CONFIG0_REGION8_Pos) óBPROT_CONFIG0_REGION8_Disabled (0UL) òBPROT_CONFIG0_REGION8_Enabled (1UL) õBPROT_CONFIG0_REGION7_Pos (7UL) úBPROT_CONFIG0_REGION7_Msk (0x1UL << BPROT_CONFIG0_REGION7_Pos) ùBPROT_CONFIG0_REGION7_Disabled (0UL) ûBPROT_CONFIG0_REGION7_Enabled (1UL) °BPROT_CONFIG0_REGION6_Pos (6UL) ¢BPROT_CONFIG0_REGION6_Msk (0x1UL << BPROT_CONFIG0_REGION6_Pos) £BPROT_CONFIG0_REGION6_Disabled (0UL) §BPROT_CONFIG0_REGION6_Enabled (1UL) ßBPROT_CONFIG0_REGION5_Pos (5UL) ®BPROT_CONFIG0_REGION5_Msk (0x1UL << BPROT_CONFIG0_REGION5_Pos) ©BPROT_CONFIG0_REGION5_Disabled (0UL) ™BPROT_CONFIG0_REGION5_Enabled (1UL) ≠BPROT_CONFIG0_REGION4_Pos (4UL) ÆBPROT_CONFIG0_REGION4_Msk (0x1UL << BPROT_CONFIG0_REGION4_Pos) ØBPROT_CONFIG0_REGION4_Disabled (0UL) ∞BPROT_CONFIG0_REGION4_Enabled (1UL) ≥BPROT_CONFIG0_REGION3_Pos (3UL) ¥BPROT_CONFIG0_REGION3_Msk (0x1UL << BPROT_CONFIG0_REGION3_Pos) µBPROT_CONFIG0_REGION3_Disabled (0UL) ∂BPROT_CONFIG0_REGION3_Enabled (1UL) πBPROT_CONFIG0_REGION2_Pos (2UL) ∫BPROT_CONFIG0_REGION2_Msk (0x1UL << BPROT_CONFIG0_REGION2_Pos) ªBPROT_CONFIG0_REGION2_Disabled (0UL) ºBPROT_CONFIG0_REGION2_Enabled (1UL) øBPROT_CONFIG0_REGION1_Pos (1UL) ¿BPROT_CONFIG0_REGION1_Msk (0x1UL << BPROT_CONFIG0_REGION1_Pos) ¡BPROT_CONFIG0_REGION1_Disabled (0UL) ¬BPROT_CONFIG0_REGION1_Enabled (1UL) ≈BPROT_CONFIG0_REGION0_Pos (0UL) ∆BPROT_CONFIG0_REGION0_Msk (0x1UL << BPROT_CONFIG0_REGION0_Pos) «BPROT_CONFIG0_REGION0_Disabled (0UL) »BPROT_CONFIG0_REGION0_Enabled (1UL) ŒBPROT_CONFIG1_REGION63_Pos (31UL) œBPROT_CONFIG1_REGION63_Msk (0x1UL << BPROT_CONFIG1_REGION63_Pos) –BPROT_CONFIG1_REGION63_Disabled (0UL) —BPROT_CONFIG1_REGION63_Enabled (1UL) ‘BPROT_CONFIG1_REGION62_Pos (30UL) ’BPROT_CONFIG1_REGION62_Msk (0x1UL << BPROT_CONFIG1_REGION62_Pos) ÷BPROT_CONFIG1_REGION62_Disabled (0UL) ◊BPROT_CONFIG1_REGION62_Enabled (1UL) ⁄BPROT_CONFIG1_REGION61_Pos (29UL) €BPROT_CONFIG1_REGION61_Msk (0x1UL << BPROT_CONFIG1_REGION61_Pos) ‹BPROT_CONFIG1_REGION61_Disabled (0UL) ›BPROT_CONFIG1_REGION61_Enabled (1UL) ‡BPROT_CONFIG1_REGION60_Pos (28UL) ·BPROT_CONFIG1_REGION60_Msk (0x1UL << BPROT_CONFIG1_REGION60_Pos) ‚BPROT_CONFIG1_REGION60_Disabled (0UL) „BPROT_CONFIG1_REGION60_Enabled (1UL) ÊBPROT_CONFIG1_REGION59_Pos (27UL) ÁBPROT_CONFIG1_REGION59_Msk (0x1UL << BPROT_CONFIG1_REGION59_Pos) ËBPROT_CONFIG1_REGION59_Disabled (0UL) ÈBPROT_CONFIG1_REGION59_Enabled (1UL) ÏBPROT_CONFIG1_REGION58_Pos (26UL) ÌBPROT_CONFIG1_REGION58_Msk (0x1UL << BPROT_CONFIG1_REGION58_Pos) ÓBPROT_CONFIG1_REGION58_Disabled (0UL) ÔBPROT_CONFIG1_REGION58_Enabled (1UL) ÚBPROT_CONFIG1_REGION57_Pos (25UL) ÛBPROT_CONFIG1_REGION57_Msk (0x1UL << BPROT_CONFIG1_REGION57_Pos) ÙBPROT_CONFIG1_REGION57_Disabled (0UL) ıBPROT_CONFIG1_REGION57_Enabled (1UL) ¯BPROT_CONFIG1_REGION56_Pos (24UL) ˘BPROT_CONFIG1_REGION56_Msk (0x1UL << BPROT_CONFIG1_REGION56_Pos) ˙BPROT_CONFIG1_REGION56_Disabled (0UL) ˚BPROT_CONFIG1_REGION56_Enabled (1UL) ˛BPROT_CONFIG1_REGION55_Pos (23UL) ˇBPROT_CONFIG1_REGION55_Msk (0x1UL << BPROT_CONFIG1_REGION55_Pos) ÄBPROT_CONFIG1_REGION55_Disabled (0UL) ÅBPROT_CONFIG1_REGION55_Enabled (1UL) ÑBPROT_CONFIG1_REGION54_Pos (22UL) ÖBPROT_CONFIG1_REGION54_Msk (0x1UL << BPROT_CONFIG1_REGION54_Pos) ÜBPROT_CONFIG1_REGION54_Disabled (0UL) áBPROT_CONFIG1_REGION54_Enabled (1UL) äBPROT_CONFIG1_REGION53_Pos (21UL) ãBPROT_CONFIG1_REGION53_Msk (0x1UL << BPROT_CONFIG1_REGION53_Pos) åBPROT_CONFIG1_REGION53_Disabled (0UL) çBPROT_CONFIG1_REGION53_Enabled (1UL) êBPROT_CONFIG1_REGION52_Pos (20UL) ëBPROT_CONFIG1_REGION52_Msk (0x1UL << BPROT_CONFIG1_REGION52_Pos) íBPROT_CONFIG1_REGION52_Disabled (0UL) ìBPROT_CONFIG1_REGION52_Enabled (1UL) ñBPROT_CONFIG1_REGION51_Pos (19UL) óBPROT_CONFIG1_REGION51_Msk (0x1UL << BPROT_CONFIG1_REGION51_Pos) òBPROT_CONFIG1_REGION51_Disabled (0UL) ôBPROT_CONFIG1_REGION51_Enabled (1UL) úBPROT_CONFIG1_REGION50_Pos (18UL) ùBPROT_CONFIG1_REGION50_Msk (0x1UL << BPROT_CONFIG1_REGION50_Pos) ûBPROT_CONFIG1_REGION50_Disabled (0UL) üBPROT_CONFIG1_REGION50_Enabled (1UL) ¢BPROT_CONFIG1_REGION49_Pos (17UL) £BPROT_CONFIG1_REGION49_Msk (0x1UL << BPROT_CONFIG1_REGION49_Pos) §BPROT_CONFIG1_REGION49_Disabled (0UL) •BPROT_CONFIG1_REGION49_Enabled (1UL) ®BPROT_CONFIG1_REGION48_Pos (16UL) ©BPROT_CONFIG1_REGION48_Msk (0x1UL << BPROT_CONFIG1_REGION48_Pos) ™BPROT_CONFIG1_REGION48_Disabled (0UL) ´BPROT_CONFIG1_REGION48_Enabled (1UL) ÆBPROT_CONFIG1_REGION47_Pos (15UL) ØBPROT_CONFIG1_REGION47_Msk (0x1UL << BPROT_CONFIG1_REGION47_Pos) ∞BPROT_CONFIG1_REGION47_Disabled (0UL) ±BPROT_CONFIG1_REGION47_Enabled (1UL) ¥BPROT_CONFIG1_REGION46_Pos (14UL) µBPROT_CONFIG1_REGION46_Msk (0x1UL << BPROT_CONFIG1_REGION46_Pos) ∂BPROT_CONFIG1_REGION46_Disabled (0UL) ∑BPROT_CONFIG1_REGION46_Enabled (1UL) ∫BPROT_CONFIG1_REGION45_Pos (13UL) ªBPROT_CONFIG1_REGION45_Msk (0x1UL << BPROT_CONFIG1_REGION45_Pos) ºBPROT_CONFIG1_REGION45_Disabled (0UL) ΩBPROT_CONFIG1_REGION45_Enabled (1UL) ¿BPROT_CONFIG1_REGION44_Pos (12UL) ¡BPROT_CONFIG1_REGION44_Msk (0x1UL << BPROT_CONFIG1_REGION44_Pos) ¬BPROT_CONFIG1_REGION44_Disabled (0UL) √BPROT_CONFIG1_REGION44_Enabled (1UL) ∆BPROT_CONFIG1_REGION43_Pos (11UL) «BPROT_CONFIG1_REGION43_Msk (0x1UL << BPROT_CONFIG1_REGION43_Pos) »BPROT_CONFIG1_REGION43_Disabled (0UL) …BPROT_CONFIG1_REGION43_Enabled (1UL) ÃBPROT_CONFIG1_REGION42_Pos (10UL) ÕBPROT_CONFIG1_REGION42_Msk (0x1UL << BPROT_CONFIG1_REGION42_Pos) ŒBPROT_CONFIG1_REGION42_Disabled (0UL) œBPROT_CONFIG1_REGION42_Enabled (1UL) “BPROT_CONFIG1_REGION41_Pos (9UL) ”BPROT_CONFIG1_REGION41_Msk (0x1UL << BPROT_CONFIG1_REGION41_Pos) ‘BPROT_CONFIG1_REGION41_Disabled (0UL) ’BPROT_CONFIG1_REGION41_Enabled (1UL) ÿBPROT_CONFIG1_REGION40_Pos (8UL) ŸBPROT_CONFIG1_REGION40_Msk (0x1UL << BPROT_CONFIG1_REGION40_Pos) ⁄BPROT_CONFIG1_REGION40_Disabled (0UL) €BPROT_CONFIG1_REGION40_Enabled (1UL) ﬁBPROT_CONFIG1_REGION39_Pos (7UL) ﬂBPROT_CONFIG1_REGION39_Msk (0x1UL << BPROT_CONFIG1_REGION39_Pos) ‡BPROT_CONFIG1_REGION39_Disabled (0UL) ·BPROT_CONFIG1_REGION39_Enabled (1UL) ‰BPROT_CONFIG1_REGION38_Pos (6UL) ÂBPROT_CONFIG1_REGION38_Msk (0x1UL << BPROT_CONFIG1_REGION38_Pos) ÊBPROT_CONFIG1_REGION38_Disabled (0UL) ÁBPROT_CONFIG1_REGION38_Enabled (1UL) ÍBPROT_CONFIG1_REGION37_Pos (5UL) ÎBPROT_CONFIG1_REGION37_Msk (0x1UL << BPROT_CONFIG1_REGION37_Pos) ÏBPROT_CONFIG1_REGION37_Disabled (0UL) ÌBPROT_CONFIG1_REGION37_Enabled (1UL) BPROT_CONFIG1_REGION36_Pos (4UL) ÒBPROT_CONFIG1_REGION36_Msk (0x1UL << BPROT_CONFIG1_REGION36_Pos) ÚBPROT_CONFIG1_REGION36_Disabled (0UL) ÛBPROT_CONFIG1_REGION36_Enabled (1UL) ˆBPROT_CONFIG1_REGION35_Pos (3UL) ˜BPROT_CONFIG1_REGION35_Msk (0x1UL << BPROT_CONFIG1_REGION35_Pos) ¯BPROT_CONFIG1_REGION35_Disabled (0UL) ˘BPROT_CONFIG1_REGION35_Enabled (1UL) ¸BPROT_CONFIG1_REGION34_Pos (2UL) ˝BPROT_CONFIG1_REGION34_Msk (0x1UL << BPROT_CONFIG1_REGION34_Pos) ˛BPROT_CONFIG1_REGION34_Disabled (0UL) ˇBPROT_CONFIG1_REGION34_Enabled (1UL) ÇBPROT_CONFIG1_REGION33_Pos (1UL) ÉBPROT_CONFIG1_REGION33_Msk (0x1UL << BPROT_CONFIG1_REGION33_Pos) ÑBPROT_CONFIG1_REGION33_Disabled (0UL) ÖBPROT_CONFIG1_REGION33_Enabled (1UL) àBPROT_CONFIG1_REGION32_Pos (0UL) âBPROT_CONFIG1_REGION32_Msk (0x1UL << BPROT_CONFIG1_REGION32_Pos) äBPROT_CONFIG1_REGION32_Disabled (0UL) ãBPROT_CONFIG1_REGION32_Enabled (1UL) ëBPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos (0UL) íBPROT_DISABLEINDEBUG_DISABLEINDEBUG_Msk (0x1UL << BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos) ìBPROT_DISABLEINDEBUG_DISABLEINDEBUG_Enabled (0UL) îBPROT_DISABLEINDEBUG_DISABLEINDEBUG_Disabled (1UL) öBPROT_CONFIG2_REGION95_Pos (31UL) õBPROT_CONFIG2_REGION95_Msk (0x1UL << BPROT_CONFIG2_REGION95_Pos) úBPROT_CONFIG2_REGION95_Disabled (0UL) ùBPROT_CONFIG2_REGION95_Enabled (1UL) †BPROT_CONFIG2_REGION94_Pos (30UL) °BPROT_CONFIG2_REGION94_Msk (0x1UL << BPROT_CONFIG2_REGION94_Pos) ¢BPROT_CONFIG2_REGION94_Disabled (0UL) £BPROT_CONFIG2_REGION94_Enabled (1UL) ¶BPROT_CONFIG2_REGION93_Pos (29UL) ßBPROT_CONFIG2_REGION93_Msk (0x1UL << BPROT_CONFIG2_REGION93_Pos) ®BPROT_CONFIG2_REGION93_Disabled (0UL) ©BPROT_CONFIG2_REGION93_Enabled (1UL) ¨BPROT_CONFIG2_REGION92_Pos (28UL) ≠BPROT_CONFIG2_REGION92_Msk (0x1UL << BPROT_CONFIG2_REGION92_Pos) ÆBPROT_CONFIG2_REGION92_Disabled (0UL) ØBPROT_CONFIG2_REGION92_Enabled (1UL) ≤BPROT_CONFIG2_REGION91_Pos (27UL) ≥BPROT_CONFIG2_REGION91_Msk (0x1UL << BPROT_CONFIG2_REGION91_Pos) ¥BPROT_CONFIG2_REGION91_Disabled (0UL) µBPROT_CONFIG2_REGION91_Enabled (1UL) ∏BPROT_CONFIG2_REGION90_Pos (26UL) πBPROT_CONFIG2_REGION90_Msk (0x1UL << BPROT_CONFIG2_REGION90_Pos) ∫BPROT_CONFIG2_REGION90_Disabled (0UL) ªBPROT_CONFIG2_REGION90_Enabled (1UL) æBPROT_CONFIG2_REGION89_Pos (25UL) øBPROT_CONFIG2_REGION89_Msk (0x1UL << BPROT_CONFIG2_REGION89_Pos) ¿BPROT_CONFIG2_REGION89_Disabled (0UL) ¡BPROT_CONFIG2_REGION89_Enabled (1UL) ƒBPROT_CONFIG2_REGION88_Pos (24UL) ≈BPROT_CONFIG2_REGION88_Msk (0x1UL << BPROT_CONFIG2_REGION88_Pos) ∆BPROT_CONFIG2_REGION88_Disabled (0UL) «BPROT_CONFIG2_REGION88_Enabled (1UL)  BPROT_CONFIG2_REGION87_Pos (23UL) ÀBPROT_CONFIG2_REGION87_Msk (0x1UL << BPROT_CONFIG2_REGION87_Pos) ÃBPROT_CONFIG2_REGION87_Disabled (0UL) ÕBPROT_CONFIG2_REGION87_Enabled (1UL) –BPROT_CONFIG2_REGION86_Pos (22UL) —BPROT_CONFIG2_REGION86_Msk (0x1UL << BPROT_CONFIG2_REGION86_Pos) “BPROT_CONFIG2_REGION86_Disabled (0UL) ”BPROT_CONFIG2_REGION86_Enabled (1UL) ÷BPROT_CONFIG2_REGION85_Pos (21UL) ◊BPROT_CONFIG2_REGION85_Msk (0x1UL << BPROT_CONFIG2_REGION85_Pos) ÿBPROT_CONFIG2_REGION85_Disabled (0UL) ŸBPROT_CONFIG2_REGION85_Enabled (1UL) ‹BPROT_CONFIG2_REGION84_Pos (20UL) ›BPROT_CONFIG2_REGION84_Msk (0x1UL << BPROT_CONFIG2_REGION84_Pos) ﬁBPROT_CONFIG2_REGION84_Disabled (0UL) ﬂBPROT_CONFIG2_REGION84_Enabled (1UL) ‚BPROT_CONFIG2_REGION83_Pos (19UL) „BPROT_CONFIG2_REGION83_Msk (0x1UL << BPROT_CONFIG2_REGION83_Pos) ‰BPROT_CONFIG2_REGION83_Disabled (0UL) ÂBPROT_CONFIG2_REGION83_Enabled (1UL) ËBPROT_CONFIG2_REGION82_Pos (18UL) ÈBPROT_CONFIG2_REGION82_Msk (0x1UL << BPROT_CONFIG2_REGION82_Pos) ÍBPROT_CONFIG2_REGION82_Disabled (0UL) ÎBPROT_CONFIG2_REGION82_Enabled (1UL) ÓBPROT_CONFIG2_REGION81_Pos (17UL) ÔBPROT_CONFIG2_REGION81_Msk (0x1UL << BPROT_CONFIG2_REGION81_Pos) BPROT_CONFIG2_REGION81_Disabled (0UL) ÒBPROT_CONFIG2_REGION81_Enabled (1UL) ÙBPROT_CONFIG2_REGION80_Pos (16UL) ıBPROT_CONFIG2_REGION80_Msk (0x1UL << BPROT_CONFIG2_REGION80_Pos) ˆBPROT_CONFIG2_REGION80_Disabled (0UL) ˜BPROT_CONFIG2_REGION80_Enabled (1UL) ˙BPROT_CONFIG2_REGION79_Pos (15UL) ˚BPROT_CONFIG2_REGION79_Msk (0x1UL << BPROT_CONFIG2_REGION79_Pos) ¸BPROT_CONFIG2_REGION79_Disabled (0UL) ˝BPROT_CONFIG2_REGION79_Enabled (1UL) ÄBPROT_CONFIG2_REGION78_Pos (14UL) ÅBPROT_CONFIG2_REGION78_Msk (0x1UL << BPROT_CONFIG2_REGION78_Pos) ÇBPROT_CONFIG2_REGION78_Disabled (0UL) ÉBPROT_CONFIG2_REGION78_Enabled (1UL) ÜBPROT_CONFIG2_REGION77_Pos (13UL) áBPROT_CONFIG2_REGION77_Msk (0x1UL << BPROT_CONFIG2_REGION77_Pos) àBPROT_CONFIG2_REGION77_Disabled (0UL) âBPROT_CONFIG2_REGION77_Enabled (1UL) åBPROT_CONFIG2_REGION76_Pos (12UL) çBPROT_CONFIG2_REGION76_Msk (0x1UL << BPROT_CONFIG2_REGION76_Pos) éBPROT_CONFIG2_REGION76_Disabled (0UL) èBPROT_CONFIG2_REGION76_Enabled (1UL) íBPROT_CONFIG2_REGION75_Pos (11UL) ìBPROT_CONFIG2_REGION75_Msk (0x1UL << BPROT_CONFIG2_REGION75_Pos) îBPROT_CONFIG2_REGION75_Disabled (0UL) ïBPROT_CONFIG2_REGION75_Enabled (1UL) òBPROT_CONFIG2_REGION74_Pos (10UL) ôBPROT_CONFIG2_REGION74_Msk (0x1UL << BPROT_CONFIG2_REGION74_Pos) öBPROT_CONFIG2_REGION74_Disabled (0UL) õBPROT_CONFIG2_REGION74_Enabled (1UL) ûBPROT_CONFIG2_REGION73_Pos (9UL) üBPROT_CONFIG2_REGION73_Msk (0x1UL << BPROT_CONFIG2_REGION73_Pos) †BPROT_CONFIG2_REGION73_Disabled (0UL) °BPROT_CONFIG2_REGION73_Enabled (1UL) §BPROT_CONFIG2_REGION72_Pos (8UL) •BPROT_CONFIG2_REGION72_Msk (0x1UL << BPROT_CONFIG2_REGION72_Pos) ¶BPROT_CONFIG2_REGION72_Disabled (0UL) ßBPROT_CONFIG2_REGION72_Enabled (1UL) ™BPROT_CONFIG2_REGION71_Pos (7UL) ´BPROT_CONFIG2_REGION71_Msk (0x1UL << BPROT_CONFIG2_REGION71_Pos) ¨BPROT_CONFIG2_REGION71_Disabled (0UL) ≠BPROT_CONFIG2_REGION71_Enabled (1UL) ∞BPROT_CONFIG2_REGION70_Pos (6UL) ±BPROT_CONFIG2_REGION70_Msk (0x1UL << BPROT_CONFIG2_REGION70_Pos) ≤BPROT_CONFIG2_REGION70_Disabled (0UL) ≥BPROT_CONFIG2_REGION70_Enabled (1UL) ∂BPROT_CONFIG2_REGION69_Pos (5UL) ∑BPROT_CONFIG2_REGION69_Msk (0x1UL << BPROT_CONFIG2_REGION69_Pos) ∏BPROT_CONFIG2_REGION69_Disabled (0UL) πBPROT_CONFIG2_REGION69_Enabled (1UL) ºBPROT_CONFIG2_REGION68_Pos (4UL) ΩBPROT_CONFIG2_REGION68_Msk (0x1UL << BPROT_CONFIG2_REGION68_Pos) æBPROT_CONFIG2_REGION68_Disabled (0UL) øBPROT_CONFIG2_REGION68_Enabled (1UL) ¬BPROT_CONFIG2_REGION67_Pos (3UL) √BPROT_CONFIG2_REGION67_Msk (0x1UL << BPROT_CONFIG2_REGION67_Pos) ƒBPROT_CONFIG2_REGION67_Disabled (0UL) ≈BPROT_CONFIG2_REGION67_Enabled (1UL) »BPROT_CONFIG2_REGION66_Pos (2UL) …BPROT_CONFIG2_REGION66_Msk (0x1UL << BPROT_CONFIG2_REGION66_Pos)  BPROT_CONFIG2_REGION66_Disabled (0UL) ÀBPROT_CONFIG2_REGION66_Enabled (1UL) ŒBPROT_CONFIG2_REGION65_Pos (1UL) œBPROT_CONFIG2_REGION65_Msk (0x1UL << BPROT_CONFIG2_REGION65_Pos) –BPROT_CONFIG2_REGION65_Disabled (0UL) —BPROT_CONFIG2_REGION65_Enabled (1UL) ‘BPROT_CONFIG2_REGION64_Pos (0UL) ’BPROT_CONFIG2_REGION64_Msk (0x1UL << BPROT_CONFIG2_REGION64_Pos) ÷BPROT_CONFIG2_REGION64_Disabled (0UL) ◊BPROT_CONFIG2_REGION64_Enabled (1UL) ›BPROT_CONFIG3_REGION127_Pos (31UL) ﬁBPROT_CONFIG3_REGION127_Msk (0x1UL << BPROT_CONFIG3_REGION127_Pos) ﬂBPROT_CONFIG3_REGION127_Disabled (0UL) ‡BPROT_CONFIG3_REGION127_Enabled (1UL) „BPROT_CONFIG3_REGION126_Pos (30UL) ‰BPROT_CONFIG3_REGION126_Msk (0x1UL << BPROT_CONFIG3_REGION126_Pos) ÂBPROT_CONFIG3_REGION126_Disabled (0UL) ÊBPROT_CONFIG3_REGION126_Enabled (1UL) ÈBPROT_CONFIG3_REGION125_Pos (29UL) ÍBPROT_CONFIG3_REGION125_Msk (0x1UL << BPROT_CONFIG3_REGION125_Pos) ÎBPROT_CONFIG3_REGION125_Disabled (0UL) ÏBPROT_CONFIG3_REGION125_Enabled (1UL) ÔBPROT_CONFIG3_REGION124_Pos (28UL) BPROT_CONFIG3_REGION124_Msk (0x1UL << BPROT_CONFIG3_REGION124_Pos) ÒBPROT_CONFIG3_REGION124_Disabled (0UL) ÚBPROT_CONFIG3_REGION124_Enabled (1UL) ıBPROT_CONFIG3_REGION123_Pos (27UL) ˆBPROT_CONFIG3_REGION123_Msk (0x1UL << BPROT_CONFIG3_REGION123_Pos) ˜BPROT_CONFIG3_REGION123_Disabled (0UL) ¯BPROT_CONFIG3_REGION123_Enabled (1UL) ˚BPROT_CONFIG3_REGION122_Pos (26UL) ¸BPROT_CONFIG3_REGION122_Msk (0x1UL << BPROT_CONFIG3_REGION122_Pos) ˝BPROT_CONFIG3_REGION122_Disabled (0UL) ˛BPROT_CONFIG3_REGION122_Enabled (1UL) ÅBPROT_CONFIG3_REGION121_Pos (25UL) ÇBPROT_CONFIG3_REGION121_Msk (0x1UL << BPROT_CONFIG3_REGION121_Pos) ÉBPROT_CONFIG3_REGION121_Disabled (0UL) ÑBPROT_CONFIG3_REGION121_Enabled (1UL) áBPROT_CONFIG3_REGION120_Pos (24UL) àBPROT_CONFIG3_REGION120_Msk (0x1UL << BPROT_CONFIG3_REGION120_Pos) âBPROT_CONFIG3_REGION120_Disabled (0UL) äBPROT_CONFIG3_REGION120_Enabled (1UL) çBPROT_CONFIG3_REGION119_Pos (23UL) éBPROT_CONFIG3_REGION119_Msk (0x1UL << BPROT_CONFIG3_REGION119_Pos) èBPROT_CONFIG3_REGION119_Disabled (0UL) êBPROT_CONFIG3_REGION119_Enabled (1UL) ìBPROT_CONFIG3_REGION118_Pos (22UL) îBPROT_CONFIG3_REGION118_Msk (0x1UL << BPROT_CONFIG3_REGION118_Pos) ïBPROT_CONFIG3_REGION118_Disabled (0UL) ñBPROT_CONFIG3_REGION118_Enabled (1UL) ôBPROT_CONFIG3_REGION117_Pos (21UL) öBPROT_CONFIG3_REGION117_Msk (0x1UL << BPROT_CONFIG3_REGION117_Pos) õBPROT_CONFIG3_REGION117_Disabled (0UL) úBPROT_CONFIG3_REGION117_Enabled (1UL) üBPROT_CONFIG3_REGION116_Pos (20UL) †BPROT_CONFIG3_REGION116_Msk (0x1UL << BPROT_CONFIG3_REGION116_Pos) °BPROT_CONFIG3_REGION116_Disabled (0UL) ¢BPROT_CONFIG3_REGION116_Enabled (1UL) •BPROT_CONFIG3_REGION115_Pos (19UL) ¶BPROT_CONFIG3_REGION115_Msk (0x1UL << BPROT_CONFIG3_REGION115_Pos) ßBPROT_CONFIG3_REGION115_Disabled (0UL) ®BPROT_CONFIG3_REGION115_Enabled (1UL) ´BPROT_CONFIG3_REGION114_Pos (18UL) ¨BPROT_CONFIG3_REGION114_Msk (0x1UL << BPROT_CONFIG3_REGION114_Pos) ≠BPROT_CONFIG3_REGION114_Disabled (0UL) ÆBPROT_CONFIG3_REGION114_Enabled (1UL) ±BPROT_CONFIG3_REGION113_Pos (17UL) ≤BPROT_CONFIG3_REGION113_Msk (0x1UL << BPROT_CONFIG3_REGION113_Pos) ≥BPROT_CONFIG3_REGION113_Disabled (0UL) ¥BPROT_CONFIG3_REGION113_Enabled (1UL) ∑BPROT_CONFIG3_REGION112_Pos (16UL) ∏BPROT_CONFIG3_REGION112_Msk (0x1UL << BPROT_CONFIG3_REGION112_Pos) πBPROT_CONFIG3_REGION112_Disabled (0UL) ∫BPROT_CONFIG3_REGION112_Enabled (1UL) ΩBPROT_CONFIG3_REGION111_Pos (15UL) æBPROT_CONFIG3_REGION111_Msk (0x1UL << BPROT_CONFIG3_REGION111_Pos) øBPROT_CONFIG3_REGION111_Disabled (0UL) ¿BPROT_CONFIG3_REGION111_Enabled (1UL) √BPROT_CONFIG3_REGION110_Pos (14UL) ƒBPROT_CONFIG3_REGION110_Msk (0x1UL << BPROT_CONFIG3_REGION110_Pos) ≈BPROT_CONFIG3_REGION110_Disabled (0UL) ∆BPROT_CONFIG3_REGION110_Enabled (1UL) …BPROT_CONFIG3_REGION109_Pos (13UL)  BPROT_CONFIG3_REGION109_Msk (0x1UL << BPROT_CONFIG3_REGION109_Pos) ÀBPROT_CONFIG3_REGION109_Disabled (0UL) ÃBPROT_CONFIG3_REGION109_Enabled (1UL) œBPROT_CONFIG3_REGION108_Pos (12UL) –BPROT_CONFIG3_REGION108_Msk (0x1UL << BPROT_CONFIG3_REGION108_Pos) —BPROT_CONFIG3_REGION108_Disabled (0UL) “BPROT_CONFIG3_REGION108_Enabled (1UL) ’BPROT_CONFIG3_REGION107_Pos (11UL) ÷BPROT_CONFIG3_REGION107_Msk (0x1UL << BPROT_CONFIG3_REGION107_Pos) ◊BPROT_CONFIG3_REGION107_Disabled (0UL) ÿBPROT_CONFIG3_REGION107_Enabled (1UL) €BPROT_CONFIG3_REGION106_Pos (10UL) ‹BPROT_CONFIG3_REGION106_Msk (0x1UL << BPROT_CONFIG3_REGION106_Pos) ›BPROT_CONFIG3_REGION106_Disabled (0UL) ﬁBPROT_CONFIG3_REGION106_Enabled (1UL) ·BPROT_CONFIG3_REGION105_Pos (9UL) ‚BPROT_CONFIG3_REGION105_Msk (0x1UL << BPROT_CONFIG3_REGION105_Pos) „BPROT_CONFIG3_REGION105_Disabled (0UL) ‰BPROT_CONFIG3_REGION105_Enabled (1UL) ÁBPROT_CONFIG3_REGION104_Pos (8UL) ËBPROT_CONFIG3_REGION104_Msk (0x1UL << BPROT_CONFIG3_REGION104_Pos) ÈBPROT_CONFIG3_REGION104_Disabled (0UL) ÍBPROT_CONFIG3_REGION104_Enabled (1UL) ÌBPROT_CONFIG3_REGION103_Pos (7UL) ÓBPROT_CONFIG3_REGION103_Msk (0x1UL << BPROT_CONFIG3_REGION103_Pos) ÔBPROT_CONFIG3_REGION103_Disabled (0UL) BPROT_CONFIG3_REGION103_Enabled (1UL) ÛBPROT_CONFIG3_REGION102_Pos (6UL) ÙBPROT_CONFIG3_REGION102_Msk (0x1UL << BPROT_CONFIG3_REGION102_Pos) ıBPROT_CONFIG3_REGION102_Disabled (0UL) ˆBPROT_CONFIG3_REGION102_Enabled (1UL) ˘BPROT_CONFIG3_REGION101_Pos (5UL) ˙BPROT_CONFIG3_REGION101_Msk (0x1UL << BPROT_CONFIG3_REGION101_Pos) ˚BPROT_CONFIG3_REGION101_Disabled (0UL) ¸BPROT_CONFIG3_REGION101_Enabled (1UL) ˇBPROT_CONFIG3_REGION100_Pos (4UL) ÄBPROT_CONFIG3_REGION100_Msk (0x1UL << BPROT_CONFIG3_REGION100_Pos) ÅBPROT_CONFIG3_REGION100_Disabled (0UL) ÇBPROT_CONFIG3_REGION100_Enabled (1UL) ÖBPROT_CONFIG3_REGION99_Pos (3UL) ÜBPROT_CONFIG3_REGION99_Msk (0x1UL << BPROT_CONFIG3_REGION99_Pos) áBPROT_CONFIG3_REGION99_Disabled (0UL) àBPROT_CONFIG3_REGION99_Enabled (1UL) ãBPROT_CONFIG3_REGION98_Pos (2UL) åBPROT_CONFIG3_REGION98_Msk (0x1UL << BPROT_CONFIG3_REGION98_Pos) çBPROT_CONFIG3_REGION98_Disabled (0UL) éBPROT_CONFIG3_REGION98_Enabled (1UL) ëBPROT_CONFIG3_REGION97_Pos (1UL) íBPROT_CONFIG3_REGION97_Msk (0x1UL << BPROT_CONFIG3_REGION97_Pos) ìBPROT_CONFIG3_REGION97_Disabled (0UL) îBPROT_CONFIG3_REGION97_Enabled (1UL) óBPROT_CONFIG3_REGION96_Pos (0UL) òBPROT_CONFIG3_REGION96_Msk (0x1UL << BPROT_CONFIG3_REGION96_Pos) ôBPROT_CONFIG3_REGION96_Disabled (0UL) öBPROT_CONFIG3_REGION96_Enabled (1UL) §CCM_SHORTS_ENDKSGEN_CRYPT_Pos (0UL) •CCM_SHORTS_ENDKSGEN_CRYPT_Msk (0x1UL << CCM_SHORTS_ENDKSGEN_CRYPT_Pos) ¶CCM_SHORTS_ENDKSGEN_CRYPT_Disabled (0UL) ßCCM_SHORTS_ENDKSGEN_CRYPT_Enabled (1UL) ≠CCM_INTENSET_ERROR_Pos (2UL) ÆCCM_INTENSET_ERROR_Msk (0x1UL << CCM_INTENSET_ERROR_Pos) ØCCM_INTENSET_ERROR_Disabled (0UL) ∞CCM_INTENSET_ERROR_Enabled (1UL) ±CCM_INTENSET_ERROR_Set (1UL) ¥CCM_INTENSET_ENDCRYPT_Pos (1UL) µCCM_INTENSET_ENDCRYPT_Msk (0x1UL << CCM_INTENSET_ENDCRYPT_Pos) ∂CCM_INTENSET_ENDCRYPT_Disabled (0UL) ∑CCM_INTENSET_ENDCRYPT_Enabled (1UL) ∏CCM_INTENSET_ENDCRYPT_Set (1UL) ªCCM_INTENSET_ENDKSGEN_Pos (0UL) ºCCM_INTENSET_ENDKSGEN_Msk (0x1UL << CCM_INTENSET_ENDKSGEN_Pos) ΩCCM_INTENSET_ENDKSGEN_Disabled (0UL) æCCM_INTENSET_ENDKSGEN_Enabled (1UL) øCCM_INTENSET_ENDKSGEN_Set (1UL) ≈CCM_INTENCLR_ERROR_Pos (2UL) ∆CCM_INTENCLR_ERROR_Msk (0x1UL << CCM_INTENCLR_ERROR_Pos) «CCM_INTENCLR_ERROR_Disabled (0UL) »CCM_INTENCLR_ERROR_Enabled (1UL) …CCM_INTENCLR_ERROR_Clear (1UL) ÃCCM_INTENCLR_ENDCRYPT_Pos (1UL) ÕCCM_INTENCLR_ENDCRYPT_Msk (0x1UL << CCM_INTENCLR_ENDCRYPT_Pos) ŒCCM_INTENCLR_ENDCRYPT_Disabled (0UL) œCCM_INTENCLR_ENDCRYPT_Enabled (1UL) –CCM_INTENCLR_ENDCRYPT_Clear (1UL) ”CCM_INTENCLR_ENDKSGEN_Pos (0UL) ‘CCM_INTENCLR_ENDKSGEN_Msk (0x1UL << CCM_INTENCLR_ENDKSGEN_Pos) ’CCM_INTENCLR_ENDKSGEN_Disabled (0UL) ÷CCM_INTENCLR_ENDKSGEN_Enabled (1UL) ◊CCM_INTENCLR_ENDKSGEN_Clear (1UL) ›CCM_MICSTATUS_MICSTATUS_Pos (0UL) ﬁCCM_MICSTATUS_MICSTATUS_Msk (0x1UL << CCM_MICSTATUS_MICSTATUS_Pos) ﬂCCM_MICSTATUS_MICSTATUS_CheckFailed (0UL) ‡CCM_MICSTATUS_MICSTATUS_CheckPassed (1UL) ÊCCM_ENABLE_ENABLE_Pos (0UL) ÁCCM_ENABLE_ENABLE_Msk (0x3UL << CCM_ENABLE_ENABLE_Pos) ËCCM_ENABLE_ENABLE_Disabled (0UL) ÈCCM_ENABLE_ENABLE_Enabled (2UL) ÔCCM_MODE_LENGTH_Pos (24UL) CCM_MODE_LENGTH_Msk (0x1UL << CCM_MODE_LENGTH_Pos) ÒCCM_MODE_LENGTH_Default (0UL) ÚCCM_MODE_LENGTH_Extended (1UL) ıCCM_MODE_DATARATE_Pos (16UL) ˆCCM_MODE_DATARATE_Msk (0x1UL << CCM_MODE_DATARATE_Pos) ˜CCM_MODE_DATARATE_1Mbit (0UL) ¯CCM_MODE_DATARATE_2Mbit (1UL) ˚CCM_MODE_MODE_Pos (0UL) ¸CCM_MODE_MODE_Msk (0x1UL << CCM_MODE_MODE_Pos) ˝CCM_MODE_MODE_Encryption (0UL) ˛CCM_MODE_MODE_Decryption (1UL) ÑCCM_CNFPTR_CNFPTR_Pos (0UL) ÖCCM_CNFPTR_CNFPTR_Msk (0xFFFFFFFFUL << CCM_CNFPTR_CNFPTR_Pos) ãCCM_INPTR_INPTR_Pos (0UL) åCCM_INPTR_INPTR_Msk (0xFFFFFFFFUL << CCM_INPTR_INPTR_Pos) íCCM_OUTPTR_OUTPTR_Pos (0UL) ìCCM_OUTPTR_OUTPTR_Msk (0xFFFFFFFFUL << CCM_OUTPTR_OUTPTR_Pos) ôCCM_SCRATCHPTR_SCRATCHPTR_Pos (0UL) öCCM_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << CCM_SCRATCHPTR_SCRATCHPTR_Pos) §CLOCK_INTENSET_CTTO_Pos (4UL) •CLOCK_INTENSET_CTTO_Msk (0x1UL << CLOCK_INTENSET_CTTO_Pos) ¶CLOCK_INTENSET_CTTO_Disabled (0UL) ßCLOCK_INTENSET_CTTO_Enabled (1UL) ®CLOCK_INTENSET_CTTO_Set (1UL) ´CLOCK_INTENSET_DONE_Pos (3UL) ¨CLOCK_INTENSET_DONE_Msk (0x1UL << CLOCK_INTENSET_DONE_Pos) ≠CLOCK_INTENSET_DONE_Disabled (0UL) ÆCLOCK_INTENSET_DONE_Enabled (1UL) ØCLOCK_INTENSET_DONE_Set (1UL) ≤CLOCK_INTENSET_LFCLKSTARTED_Pos (1UL) ≥CLOCK_INTENSET_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_LFCLKSTARTED_Pos) ¥CLOCK_INTENSET_LFCLKSTARTED_Disabled (0UL) µCLOCK_INTENSET_LFCLKSTARTED_Enabled (1UL) ∂CLOCK_INTENSET_LFCLKSTARTED_Set (1UL) πCLOCK_INTENSET_HFCLKSTARTED_Pos (0UL) ∫CLOCK_INTENSET_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_HFCLKSTARTED_Pos) ªCLOCK_INTENSET_HFCLKSTARTED_Disabled (0UL) ºCLOCK_INTENSET_HFCLKSTARTED_Enabled (1UL) ΩCLOCK_INTENSET_HFCLKSTARTED_Set (1UL) √CLOCK_INTENCLR_CTTO_Pos (4UL) ƒCLOCK_INTENCLR_CTTO_Msk (0x1UL << CLOCK_INTENCLR_CTTO_Pos) ≈CLOCK_INTENCLR_CTTO_Disabled (0UL) ∆CLOCK_INTENCLR_CTTO_Enabled (1UL) «CLOCK_INTENCLR_CTTO_Clear (1UL)  CLOCK_INTENCLR_DONE_Pos (3UL) ÀCLOCK_INTENCLR_DONE_Msk (0x1UL << CLOCK_INTENCLR_DONE_Pos) ÃCLOCK_INTENCLR_DONE_Disabled (0UL) ÕCLOCK_INTENCLR_DONE_Enabled (1UL) ŒCLOCK_INTENCLR_DONE_Clear (1UL) —CLOCK_INTENCLR_LFCLKSTARTED_Pos (1UL) “CLOCK_INTENCLR_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_LFCLKSTARTED_Pos) ”CLOCK_INTENCLR_LFCLKSTARTED_Disabled (0UL) ‘CLOCK_INTENCLR_LFCLKSTARTED_Enabled (1UL) ’CLOCK_INTENCLR_LFCLKSTARTED_Clear (1UL) ÿCLOCK_INTENCLR_HFCLKSTARTED_Pos (0UL) ŸCLOCK_INTENCLR_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_HFCLKSTARTED_Pos) ⁄CLOCK_INTENCLR_HFCLKSTARTED_Disabled (0UL) €CLOCK_INTENCLR_HFCLKSTARTED_Enabled (1UL) ‹CLOCK_INTENCLR_HFCLKSTARTED_Clear (1UL) ‚CLOCK_HFCLKRUN_STATUS_Pos (0UL) „CLOCK_HFCLKRUN_STATUS_Msk (0x1UL << CLOCK_HFCLKRUN_STATUS_Pos) ‰CLOCK_HFCLKRUN_STATUS_NotTriggered (0UL) ÂCLOCK_HFCLKRUN_STATUS_Triggered (1UL) ÎCLOCK_HFCLKSTAT_STATE_Pos (16UL) ÏCLOCK_HFCLKSTAT_STATE_Msk (0x1UL << CLOCK_HFCLKSTAT_STATE_Pos) ÌCLOCK_HFCLKSTAT_STATE_NotRunning (0UL) ÓCLOCK_HFCLKSTAT_STATE_Running (1UL) ÒCLOCK_HFCLKSTAT_SRC_Pos (0UL) ÚCLOCK_HFCLKSTAT_SRC_Msk (0x1UL << CLOCK_HFCLKSTAT_SRC_Pos) ÛCLOCK_HFCLKSTAT_SRC_RC (0UL) ÙCLOCK_HFCLKSTAT_SRC_Xtal (1UL) ˙CLOCK_LFCLKRUN_STATUS_Pos (0UL) ˚CLOCK_LFCLKRUN_STATUS_Msk (0x1UL << CLOCK_LFCLKRUN_STATUS_Pos) ¸CLOCK_LFCLKRUN_STATUS_NotTriggered (0UL) ˝CLOCK_LFCLKRUN_STATUS_Triggered (1UL) É	CLOCK_LFCLKSTAT_STATE_Pos (16UL) Ñ	CLOCK_LFCLKSTAT_STATE_Msk (0x1UL << CLOCK_LFCLKSTAT_STATE_Pos) Ö	CLOCK_LFCLKSTAT_STATE_NotRunning (0UL) Ü	CLOCK_LFCLKSTAT_STATE_Running (1UL) â	CLOCK_LFCLKSTAT_SRC_Pos (0UL) ä	CLOCK_LFCLKSTAT_SRC_Msk (0x3UL << CLOCK_LFCLKSTAT_SRC_Pos) ã	CLOCK_LFCLKSTAT_SRC_RC (0UL) å	CLOCK_LFCLKSTAT_SRC_Xtal (1UL) ç	CLOCK_LFCLKSTAT_SRC_Synth (2UL) ì	CLOCK_LFCLKSRCCOPY_SRC_Pos (0UL) î	CLOCK_LFCLKSRCCOPY_SRC_Msk (0x3UL << CLOCK_LFCLKSRCCOPY_SRC_Pos) ï	CLOCK_LFCLKSRCCOPY_SRC_RC (0UL) ñ	CLOCK_LFCLKSRCCOPY_SRC_Xtal (1UL) ó	CLOCK_LFCLKSRCCOPY_SRC_Synth (2UL) ù	CLOCK_LFCLKSRC_EXTERNAL_Pos (17UL) û	CLOCK_LFCLKSRC_EXTERNAL_Msk (0x1UL << CLOCK_LFCLKSRC_EXTERNAL_Pos) ü	CLOCK_LFCLKSRC_EXTERNAL_Disabled (0UL) †	CLOCK_LFCLKSRC_EXTERNAL_Enabled (1UL) £	CLOCK_LFCLKSRC_BYPASS_Pos (16UL) §	CLOCK_LFCLKSRC_BYPASS_Msk (0x1UL << CLOCK_LFCLKSRC_BYPASS_Pos) •	CLOCK_LFCLKSRC_BYPASS_Disabled (0UL) ¶	CLOCK_LFCLKSRC_BYPASS_Enabled (1UL) ©	CLOCK_LFCLKSRC_SRC_Pos (0UL) ™	CLOCK_LFCLKSRC_SRC_Msk (0x3UL << CLOCK_LFCLKSRC_SRC_Pos) ´	CLOCK_LFCLKSRC_SRC_RC (0UL) ¨	CLOCK_LFCLKSRC_SRC_Xtal (1UL) ≠	CLOCK_LFCLKSRC_SRC_Synth (2UL) ≥	CLOCK_CTIV_CTIV_Pos (0UL) ¥	CLOCK_CTIV_CTIV_Msk (0x7FUL << CLOCK_CTIV_CTIV_Pos) ∫	CLOCK_TRACECONFIG_TRACEMUX_Pos (16UL) ª	CLOCK_TRACECONFIG_TRACEMUX_Msk (0x3UL << CLOCK_TRACECONFIG_TRACEMUX_Pos) º	CLOCK_TRACECONFIG_TRACEMUX_GPIO (0UL) Ω	CLOCK_TRACECONFIG_TRACEMUX_Serial (1UL) æ	CLOCK_TRACECONFIG_TRACEMUX_Parallel (2UL) ¡	CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos (0UL) ¬	CLOCK_TRACECONFIG_TRACEPORTSPEED_Msk (0x3UL << CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos) √	CLOCK_TRACECONFIG_TRACEPORTSPEED_32MHz (0UL) ƒ	CLOCK_TRACECONFIG_TRACEPORTSPEED_16MHz (1UL) ≈	CLOCK_TRACECONFIG_TRACEPORTSPEED_8MHz (2UL) ∆	CLOCK_TRACECONFIG_TRACEPORTSPEED_4MHz (3UL) –	COMP_SHORTS_CROSS_STOP_Pos (4UL) —	COMP_SHORTS_CROSS_STOP_Msk (0x1UL << COMP_SHORTS_CROSS_STOP_Pos) “	COMP_SHORTS_CROSS_STOP_Disabled (0UL) ”	COMP_SHORTS_CROSS_STOP_Enabled (1UL) ÷	COMP_SHORTS_UP_STOP_Pos (3UL) ◊	COMP_SHORTS_UP_STOP_Msk (0x1UL << COMP_SHORTS_UP_STOP_Pos) ÿ	COMP_SHORTS_UP_STOP_Disabled (0UL) Ÿ	COMP_SHORTS_UP_STOP_Enabled (1UL) ‹	COMP_SHORTS_DOWN_STOP_Pos (2UL) ›	COMP_SHORTS_DOWN_STOP_Msk (0x1UL << COMP_SHORTS_DOWN_STOP_Pos) ﬁ	COMP_SHORTS_DOWN_STOP_Disabled (0UL) ﬂ	COMP_SHORTS_DOWN_STOP_Enabled (1UL) ‚	COMP_SHORTS_READY_STOP_Pos (1UL) „	COMP_SHORTS_READY_STOP_Msk (0x1UL << COMP_SHORTS_READY_STOP_Pos) ‰	COMP_SHORTS_READY_STOP_Disabled (0UL) Â	COMP_SHORTS_READY_STOP_Enabled (1UL) Ë	COMP_SHORTS_READY_SAMPLE_Pos (0UL) È	COMP_SHORTS_READY_SAMPLE_Msk (0x1UL << COMP_SHORTS_READY_SAMPLE_Pos) Í	COMP_SHORTS_READY_SAMPLE_Disabled (0UL) Î	COMP_SHORTS_READY_SAMPLE_Enabled (1UL) Ò	COMP_INTEN_CROSS_Pos (3UL) Ú	COMP_INTEN_CROSS_Msk (0x1UL << COMP_INTEN_CROSS_Pos) Û	COMP_INTEN_CROSS_Disabled (0UL) Ù	COMP_INTEN_CROSS_Enabled (1UL) ˜	COMP_INTEN_UP_Pos (2UL) ¯	COMP_INTEN_UP_Msk (0x1UL << COMP_INTEN_UP_Pos) ˘	COMP_INTEN_UP_Disabled (0UL) ˙	COMP_INTEN_UP_Enabled (1UL) ˝	COMP_INTEN_DOWN_Pos (1UL) ˛	COMP_INTEN_DOWN_Msk (0x1UL << COMP_INTEN_DOWN_Pos) ˇ	COMP_INTEN_DOWN_Disabled (0UL) Ä
COMP_INTEN_DOWN_Enabled (1UL) É
COMP_INTEN_READY_Pos (0UL) Ñ
COMP_INTEN_READY_Msk (0x1UL << COMP_INTEN_READY_Pos) Ö
COMP_INTEN_READY_Disabled (0UL) Ü
COMP_INTEN_READY_Enabled (1UL) å
COMP_INTENSET_CROSS_Pos (3UL) ç
COMP_INTENSET_CROSS_Msk (0x1UL << COMP_INTENSET_CROSS_Pos) é
COMP_INTENSET_CROSS_Disabled (0UL) è
COMP_INTENSET_CROSS_Enabled (1UL) ê
COMP_INTENSET_CROSS_Set (1UL) ì
COMP_INTENSET_UP_Pos (2UL) î
COMP_INTENSET_UP_Msk (0x1UL << COMP_INTENSET_UP_Pos) ï
COMP_INTENSET_UP_Disabled (0UL) ñ
COMP_INTENSET_UP_Enabled (1UL) ó
COMP_INTENSET_UP_Set (1UL) ö
COMP_INTENSET_DOWN_Pos (1UL) õ
COMP_INTENSET_DOWN_Msk (0x1UL << COMP_INTENSET_DOWN_Pos) ú
COMP_INTENSET_DOWN_Disabled (0UL) ù
COMP_INTENSET_DOWN_Enabled (1UL) û
COMP_INTENSET_DOWN_Set (1UL) °
COMP_INTENSET_READY_Pos (0UL) ¢
COMP_INTENSET_READY_Msk (0x1UL << COMP_INTENSET_READY_Pos) £
COMP_INTENSET_READY_Disabled (0UL) §
COMP_INTENSET_READY_Enabled (1UL) •
COMP_INTENSET_READY_Set (1UL) ´
COMP_INTENCLR_CROSS_Pos (3UL) ¨
COMP_INTENCLR_CROSS_Msk (0x1UL << COMP_INTENCLR_CROSS_Pos) ≠
COMP_INTENCLR_CROSS_Disabled (0UL) Æ
COMP_INTENCLR_CROSS_Enabled (1UL) Ø
COMP_INTENCLR_CROSS_Clear (1UL) ≤
COMP_INTENCLR_UP_Pos (2UL) ≥
COMP_INTENCLR_UP_Msk (0x1UL << COMP_INTENCLR_UP_Pos) ¥
COMP_INTENCLR_UP_Disabled (0UL) µ
COMP_INTENCLR_UP_Enabled (1UL) ∂
COMP_INTENCLR_UP_Clear (1UL) π
COMP_INTENCLR_DOWN_Pos (1UL) ∫
COMP_INTENCLR_DOWN_Msk (0x1UL << COMP_INTENCLR_DOWN_Pos) ª
COMP_INTENCLR_DOWN_Disabled (0UL) º
COMP_INTENCLR_DOWN_Enabled (1UL) Ω
COMP_INTENCLR_DOWN_Clear (1UL) ¿
COMP_INTENCLR_READY_Pos (0UL) ¡
COMP_INTENCLR_READY_Msk (0x1UL << COMP_INTENCLR_READY_Pos) ¬
COMP_INTENCLR_READY_Disabled (0UL) √
COMP_INTENCLR_READY_Enabled (1UL) ƒ
COMP_INTENCLR_READY_Clear (1UL)  
COMP_RESULT_RESULT_Pos (0UL) À
COMP_RESULT_RESULT_Msk (0x1UL << COMP_RESULT_RESULT_Pos) Ã
COMP_RESULT_RESULT_Below (0UL) Õ
COMP_RESULT_RESULT_Above (1UL) ”
COMP_ENABLE_ENABLE_Pos (0UL) ‘
COMP_ENABLE_ENABLE_Msk (0x3UL << COMP_ENABLE_ENABLE_Pos) ’
COMP_ENABLE_ENABLE_Disabled (0UL) ÷
COMP_ENABLE_ENABLE_Enabled (2UL) ‹
COMP_PSEL_PSEL_Pos (0UL) ›
COMP_PSEL_PSEL_Msk (0x7UL << COMP_PSEL_PSEL_Pos) ﬁ
COMP_PSEL_PSEL_AnalogInput0 (0UL) ﬂ
COMP_PSEL_PSEL_AnalogInput1 (1UL) ‡
COMP_PSEL_PSEL_AnalogInput2 (2UL) ·
COMP_PSEL_PSEL_AnalogInput3 (3UL) ‚
COMP_PSEL_PSEL_AnalogInput4 (4UL) „
COMP_PSEL_PSEL_AnalogInput5 (5UL) ‰
COMP_PSEL_PSEL_AnalogInput6 (6UL) Â
COMP_PSEL_PSEL_AnalogInput7 (7UL) Î
COMP_REFSEL_REFSEL_Pos (0UL) Ï
COMP_REFSEL_REFSEL_Msk (0x7UL << COMP_REFSEL_REFSEL_Pos) Ì
COMP_REFSEL_REFSEL_Int1V2 (0UL) Ó
COMP_REFSEL_REFSEL_Int1V8 (1UL) Ô
COMP_REFSEL_REFSEL_Int2V4 (2UL) 
COMP_REFSEL_REFSEL_VDD (4UL) Ò
COMP_REFSEL_REFSEL_ARef (7UL) ˜
COMP_EXTREFSEL_EXTREFSEL_Pos (0UL) ¯
COMP_EXTREFSEL_EXTREFSEL_Msk (0x1UL << COMP_EXTREFSEL_EXTREFSEL_Pos) ˘
COMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL) ˙
COMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL) ÄCOMP_TH_THUP_Pos (8UL) ÅCOMP_TH_THUP_Msk (0x3FUL << COMP_TH_THUP_Pos) ÑCOMP_TH_THDOWN_Pos (0UL) ÖCOMP_TH_THDOWN_Msk (0x3FUL << COMP_TH_THDOWN_Pos) ãCOMP_MODE_MAIN_Pos (8UL) åCOMP_MODE_MAIN_Msk (0x1UL << COMP_MODE_MAIN_Pos) çCOMP_MODE_MAIN_SE (0UL) éCOMP_MODE_MAIN_Diff (1UL) ëCOMP_MODE_SP_Pos (0UL) íCOMP_MODE_SP_Msk (0x3UL << COMP_MODE_SP_Pos) ìCOMP_MODE_SP_Low (0UL) îCOMP_MODE_SP_Normal (1UL) ïCOMP_MODE_SP_High (2UL) õCOMP_HYST_HYST_Pos (0UL) úCOMP_HYST_HYST_Msk (0x1UL << COMP_HYST_HYST_Pos) ùCOMP_HYST_HYST_NoHyst (0UL) ûCOMP_HYST_HYST_Hyst50mV (1UL) §COMP_ISOURCE_ISOURCE_Pos (0UL) •COMP_ISOURCE_ISOURCE_Msk (0x3UL << COMP_ISOURCE_ISOURCE_Pos) ¶COMP_ISOURCE_ISOURCE_Off (0UL) ßCOMP_ISOURCE_ISOURCE_Ien2mA5 (1UL) ®COMP_ISOURCE_ISOURCE_Ien5mA (2UL) ©COMP_ISOURCE_ISOURCE_Ien10mA (3UL) ≥ECB_INTENSET_ERRORECB_Pos (1UL) ¥ECB_INTENSET_ERRORECB_Msk (0x1UL << ECB_INTENSET_ERRORECB_Pos) µECB_INTENSET_ERRORECB_Disabled (0UL) ∂ECB_INTENSET_ERRORECB_Enabled (1UL) ∑ECB_INTENSET_ERRORECB_Set (1UL) ∫ECB_INTENSET_ENDECB_Pos (0UL) ªECB_INTENSET_ENDECB_Msk (0x1UL << ECB_INTENSET_ENDECB_Pos) ºECB_INTENSET_ENDECB_Disabled (0UL) ΩECB_INTENSET_ENDECB_Enabled (1UL) æECB_INTENSET_ENDECB_Set (1UL) ƒECB_INTENCLR_ERRORECB_Pos (1UL) ≈ECB_INTENCLR_ERRORECB_Msk (0x1UL << ECB_INTENCLR_ERRORECB_Pos) ∆ECB_INTENCLR_ERRORECB_Disabled (0UL) «ECB_INTENCLR_ERRORECB_Enabled (1UL) »ECB_INTENCLR_ERRORECB_Clear (1UL) ÀECB_INTENCLR_ENDECB_Pos (0UL) ÃECB_INTENCLR_ENDECB_Msk (0x1UL << ECB_INTENCLR_ENDECB_Pos) ÕECB_INTENCLR_ENDECB_Disabled (0UL) ŒECB_INTENCLR_ENDECB_Enabled (1UL) œECB_INTENCLR_ENDECB_Clear (1UL) ’ECB_ECBDATAPTR_ECBDATAPTR_Pos (0UL) ÷ECB_ECBDATAPTR_ECBDATAPTR_Msk (0xFFFFFFFFUL << ECB_ECBDATAPTR_ECBDATAPTR_Pos) ‡EGU_INTEN_TRIGGERED15_Pos (15UL) ·EGU_INTEN_TRIGGERED15_Msk (0x1UL << EGU_INTEN_TRIGGERED15_Pos) ‚EGU_INTEN_TRIGGERED15_Disabled (0UL) „EGU_INTEN_TRIGGERED15_Enabled (1UL) ÊEGU_INTEN_TRIGGERED14_Pos (14UL) ÁEGU_INTEN_TRIGGERED14_Msk (0x1UL << EGU_INTEN_TRIGGERED14_Pos) ËEGU_INTEN_TRIGGERED14_Disabled (0UL) ÈEGU_INTEN_TRIGGERED14_Enabled (1UL) ÏEGU_INTEN_TRIGGERED13_Pos (13UL) ÌEGU_INTEN_TRIGGERED13_Msk (0x1UL << EGU_INTEN_TRIGGERED13_Pos) ÓEGU_INTEN_TRIGGERED13_Disabled (0UL) ÔEGU_INTEN_TRIGGERED13_Enabled (1UL) ÚEGU_INTEN_TRIGGERED12_Pos (12UL) ÛEGU_INTEN_TRIGGERED12_Msk (0x1UL << EGU_INTEN_TRIGGERED12_Pos) ÙEGU_INTEN_TRIGGERED12_Disabled (0UL) ıEGU_INTEN_TRIGGERED12_Enabled (1UL) ¯EGU_INTEN_TRIGGERED11_Pos (11UL) ˘EGU_INTEN_TRIGGERED11_Msk (0x1UL << EGU_INTEN_TRIGGERED11_Pos) ˙EGU_INTEN_TRIGGERED11_Disabled (0UL) ˚EGU_INTEN_TRIGGERED11_Enabled (1UL) ˛EGU_INTEN_TRIGGERED10_Pos (10UL) ˇEGU_INTEN_TRIGGERED10_Msk (0x1UL << EGU_INTEN_TRIGGERED10_Pos) ÄEGU_INTEN_TRIGGERED10_Disabled (0UL) ÅEGU_INTEN_TRIGGERED10_Enabled (1UL) ÑEGU_INTEN_TRIGGERED9_Pos (9UL) ÖEGU_INTEN_TRIGGERED9_Msk (0x1UL << EGU_INTEN_TRIGGERED9_Pos) ÜEGU_INTEN_TRIGGERED9_Disabled (0UL) áEGU_INTEN_TRIGGERED9_Enabled (1UL) äEGU_INTEN_TRIGGERED8_Pos (8UL) ãEGU_INTEN_TRIGGERED8_Msk (0x1UL << EGU_INTEN_TRIGGERED8_Pos) åEGU_INTEN_TRIGGERED8_Disabled (0UL) çEGU_INTEN_TRIGGERED8_Enabled (1UL) êEGU_INTEN_TRIGGERED7_Pos (7UL) ëEGU_INTEN_TRIGGERED7_Msk (0x1UL << EGU_INTEN_TRIGGERED7_Pos) íEGU_INTEN_TRIGGERED7_Disabled (0UL) ìEGU_INTEN_TRIGGERED7_Enabled (1UL) ñEGU_INTEN_TRIGGERED6_Pos (6UL) óEGU_INTEN_TRIGGERED6_Msk (0x1UL << EGU_INTEN_TRIGGERED6_Pos) òEGU_INTEN_TRIGGERED6_Disabled (0UL) ôEGU_INTEN_TRIGGERED6_Enabled (1UL) úEGU_INTEN_TRIGGERED5_Pos (5UL) ùEGU_INTEN_TRIGGERED5_Msk (0x1UL << EGU_INTEN_TRIGGERED5_Pos) ûEGU_INTEN_TRIGGERED5_Disabled (0UL) üEGU_INTEN_TRIGGERED5_Enabled (1UL) ¢EGU_INTEN_TRIGGERED4_Pos (4UL) £EGU_INTEN_TRIGGERED4_Msk (0x1UL << EGU_INTEN_TRIGGERED4_Pos) §EGU_INTEN_TRIGGERED4_Disabled (0UL) •EGU_INTEN_TRIGGERED4_Enabled (1UL) ®EGU_INTEN_TRIGGERED3_Pos (3UL) ©EGU_INTEN_TRIGGERED3_Msk (0x1UL << EGU_INTEN_TRIGGERED3_Pos) ™EGU_INTEN_TRIGGERED3_Disabled (0UL) ´EGU_INTEN_TRIGGERED3_Enabled (1UL) ÆEGU_INTEN_TRIGGERED2_Pos (2UL) ØEGU_INTEN_TRIGGERED2_Msk (0x1UL << EGU_INTEN_TRIGGERED2_Pos) ∞EGU_INTEN_TRIGGERED2_Disabled (0UL) ±EGU_INTEN_TRIGGERED2_Enabled (1UL) ¥EGU_INTEN_TRIGGERED1_Pos (1UL) µEGU_INTEN_TRIGGERED1_Msk (0x1UL << EGU_INTEN_TRIGGERED1_Pos) ∂EGU_INTEN_TRIGGERED1_Disabled (0UL) ∑EGU_INTEN_TRIGGERED1_Enabled (1UL) ∫EGU_INTEN_TRIGGERED0_Pos (0UL) ªEGU_INTEN_TRIGGERED0_Msk (0x1UL << EGU_INTEN_TRIGGERED0_Pos) ºEGU_INTEN_TRIGGERED0_Disabled (0UL) ΩEGU_INTEN_TRIGGERED0_Enabled (1UL) √EGU_INTENSET_TRIGGERED15_Pos (15UL) ƒEGU_INTENSET_TRIGGERED15_Msk (0x1UL << EGU_INTENSET_TRIGGERED15_Pos) ≈EGU_INTENSET_TRIGGERED15_Disabled (0UL) ∆EGU_INTENSET_TRIGGERED15_Enabled (1UL) «EGU_INTENSET_TRIGGERED15_Set (1UL)  EGU_INTENSET_TRIGGERED14_Pos (14UL) ÀEGU_INTENSET_TRIGGERED14_Msk (0x1UL << EGU_INTENSET_TRIGGERED14_Pos) ÃEGU_INTENSET_TRIGGERED14_Disabled (0UL) ÕEGU_INTENSET_TRIGGERED14_Enabled (1UL) ŒEGU_INTENSET_TRIGGERED14_Set (1UL) —EGU_INTENSET_TRIGGERED13_Pos (13UL) “EGU_INTENSET_TRIGGERED13_Msk (0x1UL << EGU_INTENSET_TRIGGERED13_Pos) ”EGU_INTENSET_TRIGGERED13_Disabled (0UL) ‘EGU_INTENSET_TRIGGERED13_Enabled (1UL) ’EGU_INTENSET_TRIGGERED13_Set (1UL) ÿEGU_INTENSET_TRIGGERED12_Pos (12UL) ŸEGU_INTENSET_TRIGGERED12_Msk (0x1UL << EGU_INTENSET_TRIGGERED12_Pos) ⁄EGU_INTENSET_TRIGGERED12_Disabled (0UL) €EGU_INTENSET_TRIGGERED12_Enabled (1UL) ‹EGU_INTENSET_TRIGGERED12_Set (1UL) ﬂEGU_INTENSET_TRIGGERED11_Pos (11UL) ‡EGU_INTENSET_TRIGGERED11_Msk (0x1UL << EGU_INTENSET_TRIGGERED11_Pos) ·EGU_INTENSET_TRIGGERED11_Disabled (0UL) ‚EGU_INTENSET_TRIGGERED11_Enabled (1UL) „EGU_INTENSET_TRIGGERED11_Set (1UL) ÊEGU_INTENSET_TRIGGERED10_Pos (10UL) ÁEGU_INTENSET_TRIGGERED10_Msk (0x1UL << EGU_INTENSET_TRIGGERED10_Pos) ËEGU_INTENSET_TRIGGERED10_Disabled (0UL) ÈEGU_INTENSET_TRIGGERED10_Enabled (1UL) ÍEGU_INTENSET_TRIGGERED10_Set (1UL) ÌEGU_INTENSET_TRIGGERED9_Pos (9UL) ÓEGU_INTENSET_TRIGGERED9_Msk (0x1UL << EGU_INTENSET_TRIGGERED9_Pos) ÔEGU_INTENSET_TRIGGERED9_Disabled (0UL) EGU_INTENSET_TRIGGERED9_Enabled (1UL) ÒEGU_INTENSET_TRIGGERED9_Set (1UL) ÙEGU_INTENSET_TRIGGERED8_Pos (8UL) ıEGU_INTENSET_TRIGGERED8_Msk (0x1UL << EGU_INTENSET_TRIGGERED8_Pos) ˆEGU_INTENSET_TRIGGERED8_Disabled (0UL) ˜EGU_INTENSET_TRIGGERED8_Enabled (1UL) ¯EGU_INTENSET_TRIGGERED8_Set (1UL) ˚EGU_INTENSET_TRIGGERED7_Pos (7UL) ¸EGU_INTENSET_TRIGGERED7_Msk (0x1UL << EGU_INTENSET_TRIGGERED7_Pos) ˝EGU_INTENSET_TRIGGERED7_Disabled (0UL) ˛EGU_INTENSET_TRIGGERED7_Enabled (1UL) ˇEGU_INTENSET_TRIGGERED7_Set (1UL) ÇEGU_INTENSET_TRIGGERED6_Pos (6UL) ÉEGU_INTENSET_TRIGGERED6_Msk (0x1UL << EGU_INTENSET_TRIGGERED6_Pos) ÑEGU_INTENSET_TRIGGERED6_Disabled (0UL) ÖEGU_INTENSET_TRIGGERED6_Enabled (1UL) ÜEGU_INTENSET_TRIGGERED6_Set (1UL) âEGU_INTENSET_TRIGGERED5_Pos (5UL) äEGU_INTENSET_TRIGGERED5_Msk (0x1UL << EGU_INTENSET_TRIGGERED5_Pos) ãEGU_INTENSET_TRIGGERED5_Disabled (0UL) åEGU_INTENSET_TRIGGERED5_Enabled (1UL) çEGU_INTENSET_TRIGGERED5_Set (1UL) êEGU_INTENSET_TRIGGERED4_Pos (4UL) ëEGU_INTENSET_TRIGGERED4_Msk (0x1UL << EGU_INTENSET_TRIGGERED4_Pos) íEGU_INTENSET_TRIGGERED4_Disabled (0UL) ìEGU_INTENSET_TRIGGERED4_Enabled (1UL) îEGU_INTENSET_TRIGGERED4_Set (1UL) óEGU_INTENSET_TRIGGERED3_Pos (3UL) òEGU_INTENSET_TRIGGERED3_Msk (0x1UL << EGU_INTENSET_TRIGGERED3_Pos) ôEGU_INTENSET_TRIGGERED3_Disabled (0UL) öEGU_INTENSET_TRIGGERED3_Enabled (1UL) õEGU_INTENSET_TRIGGERED3_Set (1UL) ûEGU_INTENSET_TRIGGERED2_Pos (2UL) üEGU_INTENSET_TRIGGERED2_Msk (0x1UL << EGU_INTENSET_TRIGGERED2_Pos) †EGU_INTENSET_TRIGGERED2_Disabled (0UL) °EGU_INTENSET_TRIGGERED2_Enabled (1UL) ¢EGU_INTENSET_TRIGGERED2_Set (1UL) •EGU_INTENSET_TRIGGERED1_Pos (1UL) ¶EGU_INTENSET_TRIGGERED1_Msk (0x1UL << EGU_INTENSET_TRIGGERED1_Pos) ßEGU_INTENSET_TRIGGERED1_Disabled (0UL) ®EGU_INTENSET_TRIGGERED1_Enabled (1UL) ©EGU_INTENSET_TRIGGERED1_Set (1UL) ¨EGU_INTENSET_TRIGGERED0_Pos (0UL) ≠EGU_INTENSET_TRIGGERED0_Msk (0x1UL << EGU_INTENSET_TRIGGERED0_Pos) ÆEGU_INTENSET_TRIGGERED0_Disabled (0UL) ØEGU_INTENSET_TRIGGERED0_Enabled (1UL) ∞EGU_INTENSET_TRIGGERED0_Set (1UL) ∂EGU_INTENCLR_TRIGGERED15_Pos (15UL) ∑EGU_INTENCLR_TRIGGERED15_Msk (0x1UL << EGU_INTENCLR_TRIGGERED15_Pos) ∏EGU_INTENCLR_TRIGGERED15_Disabled (0UL) πEGU_INTENCLR_TRIGGERED15_Enabled (1UL) ∫EGU_INTENCLR_TRIGGERED15_Clear (1UL) ΩEGU_INTENCLR_TRIGGERED14_Pos (14UL) æEGU_INTENCLR_TRIGGERED14_Msk (0x1UL << EGU_INTENCLR_TRIGGERED14_Pos) øEGU_INTENCLR_TRIGGERED14_Disabled (0UL) ¿EGU_INTENCLR_TRIGGERED14_Enabled (1UL) ¡EGU_INTENCLR_TRIGGERED14_Clear (1UL) ƒEGU_INTENCLR_TRIGGERED13_Pos (13UL) ≈EGU_INTENCLR_TRIGGERED13_Msk (0x1UL << EGU_INTENCLR_TRIGGERED13_Pos) ∆EGU_INTENCLR_TRIGGERED13_Disabled (0UL) «EGU_INTENCLR_TRIGGERED13_Enabled (1UL) »EGU_INTENCLR_TRIGGERED13_Clear (1UL) ÀEGU_INTENCLR_TRIGGERED12_Pos (12UL) ÃEGU_INTENCLR_TRIGGERED12_Msk (0x1UL << EGU_INTENCLR_TRIGGERED12_Pos) ÕEGU_INTENCLR_TRIGGERED12_Disabled (0UL) ŒEGU_INTENCLR_TRIGGERED12_Enabled (1UL) œEGU_INTENCLR_TRIGGERED12_Clear (1UL) “EGU_INTENCLR_TRIGGERED11_Pos (11UL) ”EGU_INTENCLR_TRIGGERED11_Msk (0x1UL << EGU_INTENCLR_TRIGGERED11_Pos) ‘EGU_INTENCLR_TRIGGERED11_Disabled (0UL) ’EGU_INTENCLR_TRIGGERED11_Enabled (1UL) ÷EGU_INTENCLR_TRIGGERED11_Clear (1UL) ŸEGU_INTENCLR_TRIGGERED10_Pos (10UL) ⁄EGU_INTENCLR_TRIGGERED10_Msk (0x1UL << EGU_INTENCLR_TRIGGERED10_Pos) €EGU_INTENCLR_TRIGGERED10_Disabled (0UL) ‹EGU_INTENCLR_TRIGGERED10_Enabled (1UL) ›EGU_INTENCLR_TRIGGERED10_Clear (1UL) ‡EGU_INTENCLR_TRIGGERED9_Pos (9UL) ·EGU_INTENCLR_TRIGGERED9_Msk (0x1UL << EGU_INTENCLR_TRIGGERED9_Pos) ‚EGU_INTENCLR_TRIGGERED9_Disabled (0UL) „EGU_INTENCLR_TRIGGERED9_Enabled (1UL) ‰EGU_INTENCLR_TRIGGERED9_Clear (1UL) ÁEGU_INTENCLR_TRIGGERED8_Pos (8UL) ËEGU_INTENCLR_TRIGGERED8_Msk (0x1UL << EGU_INTENCLR_TRIGGERED8_Pos) ÈEGU_INTENCLR_TRIGGERED8_Disabled (0UL) ÍEGU_INTENCLR_TRIGGERED8_Enabled (1UL) ÎEGU_INTENCLR_TRIGGERED8_Clear (1UL) ÓEGU_INTENCLR_TRIGGERED7_Pos (7UL) ÔEGU_INTENCLR_TRIGGERED7_Msk (0x1UL << EGU_INTENCLR_TRIGGERED7_Pos) EGU_INTENCLR_TRIGGERED7_Disabled (0UL) ÒEGU_INTENCLR_TRIGGERED7_Enabled (1UL) ÚEGU_INTENCLR_TRIGGERED7_Clear (1UL) ıEGU_INTENCLR_TRIGGERED6_Pos (6UL) ˆEGU_INTENCLR_TRIGGERED6_Msk (0x1UL << EGU_INTENCLR_TRIGGERED6_Pos) ˜EGU_INTENCLR_TRIGGERED6_Disabled (0UL) ¯EGU_INTENCLR_TRIGGERED6_Enabled (1UL) ˘EGU_INTENCLR_TRIGGERED6_Clear (1UL) ¸EGU_INTENCLR_TRIGGERED5_Pos (5UL) ˝EGU_INTENCLR_TRIGGERED5_Msk (0x1UL << EGU_INTENCLR_TRIGGERED5_Pos) ˛EGU_INTENCLR_TRIGGERED5_Disabled (0UL) ˇEGU_INTENCLR_TRIGGERED5_Enabled (1UL) ÄEGU_INTENCLR_TRIGGERED5_Clear (1UL) ÉEGU_INTENCLR_TRIGGERED4_Pos (4UL) ÑEGU_INTENCLR_TRIGGERED4_Msk (0x1UL << EGU_INTENCLR_TRIGGERED4_Pos) ÖEGU_INTENCLR_TRIGGERED4_Disabled (0UL) ÜEGU_INTENCLR_TRIGGERED4_Enabled (1UL) áEGU_INTENCLR_TRIGGERED4_Clear (1UL) äEGU_INTENCLR_TRIGGERED3_Pos (3UL) ãEGU_INTENCLR_TRIGGERED3_Msk (0x1UL << EGU_INTENCLR_TRIGGERED3_Pos) åEGU_INTENCLR_TRIGGERED3_Disabled (0UL) çEGU_INTENCLR_TRIGGERED3_Enabled (1UL) éEGU_INTENCLR_TRIGGERED3_Clear (1UL) ëEGU_INTENCLR_TRIGGERED2_Pos (2UL) íEGU_INTENCLR_TRIGGERED2_Msk (0x1UL << EGU_INTENCLR_TRIGGERED2_Pos) ìEGU_INTENCLR_TRIGGERED2_Disabled (0UL) îEGU_INTENCLR_TRIGGERED2_Enabled (1UL) ïEGU_INTENCLR_TRIGGERED2_Clear (1UL) òEGU_INTENCLR_TRIGGERED1_Pos (1UL) ôEGU_INTENCLR_TRIGGERED1_Msk (0x1UL << EGU_INTENCLR_TRIGGERED1_Pos) öEGU_INTENCLR_TRIGGERED1_Disabled (0UL) õEGU_INTENCLR_TRIGGERED1_Enabled (1UL) úEGU_INTENCLR_TRIGGERED1_Clear (1UL) üEGU_INTENCLR_TRIGGERED0_Pos (0UL) †EGU_INTENCLR_TRIGGERED0_Msk (0x1UL << EGU_INTENCLR_TRIGGERED0_Pos) °EGU_INTENCLR_TRIGGERED0_Disabled (0UL) ¢EGU_INTENCLR_TRIGGERED0_Enabled (1UL) £EGU_INTENCLR_TRIGGERED0_Clear (1UL) ≠FICR_CODEPAGESIZE_CODEPAGESIZE_Pos (0UL) ÆFICR_CODEPAGESIZE_CODEPAGESIZE_Msk (0xFFFFFFFFUL << FICR_CODEPAGESIZE_CODEPAGESIZE_Pos) ¥FICR_CODESIZE_CODESIZE_Pos (0UL) µFICR_CODESIZE_CODESIZE_Msk (0xFFFFFFFFUL << FICR_CODESIZE_CODESIZE_Pos) ªFICR_DEVICEID_DEVICEID_Pos (0UL) ºFICR_DEVICEID_DEVICEID_Msk (0xFFFFFFFFUL << FICR_DEVICEID_DEVICEID_Pos) ¬FICR_ER_ER_Pos (0UL) √FICR_ER_ER_Msk (0xFFFFFFFFUL << FICR_ER_ER_Pos) …FICR_IR_IR_Pos (0UL)  FICR_IR_IR_Msk (0xFFFFFFFFUL << FICR_IR_IR_Pos) –FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos (0UL) —FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk (0x1UL << FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos) “FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public (0UL) ”FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random (1UL) ŸFICR_DEVICEADDR_DEVICEADDR_Pos (0UL) ⁄FICR_DEVICEADDR_DEVICEADDR_Msk (0xFFFFFFFFUL << FICR_DEVICEADDR_DEVICEADDR_Pos) ‡FICR_INFO_PART_PART_Pos (0UL) ·FICR_INFO_PART_PART_Msk (0xFFFFFFFFUL << FICR_INFO_PART_PART_Pos) ‚FICR_INFO_PART_PART_N52832 (0x52832UL) „FICR_INFO_PART_PART_Unspecified (0xFFFFFFFFUL) ÈFICR_INFO_VARIANT_VARIANT_Pos (0UL) ÍFICR_INFO_VARIANT_VARIANT_Msk (0xFFFFFFFFUL << FICR_INFO_VARIANT_VARIANT_Pos) ÎFICR_INFO_VARIANT_VARIANT_AAAA (0x41414141UL) ÏFICR_INFO_VARIANT_VARIANT_AAAB (0x41414142UL) ÌFICR_INFO_VARIANT_VARIANT_AABA (0x41414241UL) ÓFICR_INFO_VARIANT_VARIANT_AABB (0x41414242UL) ÔFICR_INFO_VARIANT_VARIANT_Unspecified (0xFFFFFFFFUL) ıFICR_INFO_PACKAGE_PACKAGE_Pos (0UL) ˆFICR_INFO_PACKAGE_PACKAGE_Msk (0xFFFFFFFFUL << FICR_INFO_PACKAGE_PACKAGE_Pos) ˜FICR_INFO_PACKAGE_PACKAGE_QF (0x2000UL) ¯FICR_INFO_PACKAGE_PACKAGE_CH (0x2001UL) ˘FICR_INFO_PACKAGE_PACKAGE_CI (0x2002UL) ˙FICR_INFO_PACKAGE_PACKAGE_Unspecified (0xFFFFFFFFUL) ÄFICR_INFO_RAM_RAM_Pos (0UL) ÅFICR_INFO_RAM_RAM_Msk (0xFFFFFFFFUL << FICR_INFO_RAM_RAM_Pos) ÇFICR_INFO_RAM_RAM_K16 (0x10UL) ÉFICR_INFO_RAM_RAM_K32 (0x20UL) ÑFICR_INFO_RAM_RAM_K64 (0x40UL) ÖFICR_INFO_RAM_RAM_Unspecified (0xFFFFFFFFUL) ãFICR_INFO_FLASH_FLASH_Pos (0UL) åFICR_INFO_FLASH_FLASH_Msk (0xFFFFFFFFUL << FICR_INFO_FLASH_FLASH_Pos) çFICR_INFO_FLASH_FLASH_K128 (0x80UL) éFICR_INFO_FLASH_FLASH_K256 (0x100UL) èFICR_INFO_FLASH_FLASH_K512 (0x200UL) êFICR_INFO_FLASH_FLASH_Unspecified (0xFFFFFFFFUL) ñFICR_TEMP_A0_A_Pos (0UL) óFICR_TEMP_A0_A_Msk (0xFFFUL << FICR_TEMP_A0_A_Pos) ùFICR_TEMP_A1_A_Pos (0UL) ûFICR_TEMP_A1_A_Msk (0xFFFUL << FICR_TEMP_A1_A_Pos) §FICR_TEMP_A2_A_Pos (0UL) •FICR_TEMP_A2_A_Msk (0xFFFUL << FICR_TEMP_A2_A_Pos) ´FICR_TEMP_A3_A_Pos (0UL) ¨FICR_TEMP_A3_A_Msk (0xFFFUL << FICR_TEMP_A3_A_Pos) ≤FICR_TEMP_A4_A_Pos (0UL) ≥FICR_TEMP_A4_A_Msk (0xFFFUL << FICR_TEMP_A4_A_Pos) πFICR_TEMP_A5_A_Pos (0UL) ∫FICR_TEMP_A5_A_Msk (0xFFFUL << FICR_TEMP_A5_A_Pos) ¿FICR_TEMP_B0_B_Pos (0UL) ¡FICR_TEMP_B0_B_Msk (0x3FFFUL << FICR_TEMP_B0_B_Pos) «FICR_TEMP_B1_B_Pos (0UL) »FICR_TEMP_B1_B_Msk (0x3FFFUL << FICR_TEMP_B1_B_Pos) ŒFICR_TEMP_B2_B_Pos (0UL) œFICR_TEMP_B2_B_Msk (0x3FFFUL << FICR_TEMP_B2_B_Pos) ’FICR_TEMP_B3_B_Pos (0UL) ÷FICR_TEMP_B3_B_Msk (0x3FFFUL << FICR_TEMP_B3_B_Pos) ‹FICR_TEMP_B4_B_Pos (0UL) ›FICR_TEMP_B4_B_Msk (0x3FFFUL << FICR_TEMP_B4_B_Pos) „FICR_TEMP_B5_B_Pos (0UL) ‰FICR_TEMP_B5_B_Msk (0x3FFFUL << FICR_TEMP_B5_B_Pos) ÍFICR_TEMP_T0_T_Pos (0UL) ÎFICR_TEMP_T0_T_Msk (0xFFUL << FICR_TEMP_T0_T_Pos) ÒFICR_TEMP_T1_T_Pos (0UL) ÚFICR_TEMP_T1_T_Msk (0xFFUL << FICR_TEMP_T1_T_Pos) ¯FICR_TEMP_T2_T_Pos (0UL) ˘FICR_TEMP_T2_T_Msk (0xFFUL << FICR_TEMP_T2_T_Pos) ˇFICR_TEMP_T3_T_Pos (0UL) ÄFICR_TEMP_T3_T_Msk (0xFFUL << FICR_TEMP_T3_T_Pos) ÜFICR_TEMP_T4_T_Pos (0UL) áFICR_TEMP_T4_T_Msk (0xFFUL << FICR_TEMP_T4_T_Pos) çFICR_NFC_TAGHEADER0_UD3_Pos (24UL) éFICR_NFC_TAGHEADER0_UD3_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD3_Pos) ëFICR_NFC_TAGHEADER0_UD2_Pos (16UL) íFICR_NFC_TAGHEADER0_UD2_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD2_Pos) ïFICR_NFC_TAGHEADER0_UD1_Pos (8UL) ñFICR_NFC_TAGHEADER0_UD1_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD1_Pos) ôFICR_NFC_TAGHEADER0_MFGID_Pos (0UL) öFICR_NFC_TAGHEADER0_MFGID_Msk (0xFFUL << FICR_NFC_TAGHEADER0_MFGID_Pos) †FICR_NFC_TAGHEADER1_UD7_Pos (24UL) °FICR_NFC_TAGHEADER1_UD7_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD7_Pos) §FICR_NFC_TAGHEADER1_UD6_Pos (16UL) •FICR_NFC_TAGHEADER1_UD6_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD6_Pos) ®FICR_NFC_TAGHEADER1_UD5_Pos (8UL) ©FICR_NFC_TAGHEADER1_UD5_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD5_Pos) ¨FICR_NFC_TAGHEADER1_UD4_Pos (0UL) ≠FICR_NFC_TAGHEADER1_UD4_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD4_Pos) ≥FICR_NFC_TAGHEADER2_UD11_Pos (24UL) ¥FICR_NFC_TAGHEADER2_UD11_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD11_Pos) ∑FICR_NFC_TAGHEADER2_UD10_Pos (16UL) ∏FICR_NFC_TAGHEADER2_UD10_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD10_Pos) ªFICR_NFC_TAGHEADER2_UD9_Pos (8UL) ºFICR_NFC_TAGHEADER2_UD9_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD9_Pos) øFICR_NFC_TAGHEADER2_UD8_Pos (0UL) ¿FICR_NFC_TAGHEADER2_UD8_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD8_Pos) ∆FICR_NFC_TAGHEADER3_UD15_Pos (24UL) «FICR_NFC_TAGHEADER3_UD15_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD15_Pos)  FICR_NFC_TAGHEADER3_UD14_Pos (16UL) ÀFICR_NFC_TAGHEADER3_UD14_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD14_Pos) ŒFICR_NFC_TAGHEADER3_UD13_Pos (8UL) œFICR_NFC_TAGHEADER3_UD13_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD13_Pos) “FICR_NFC_TAGHEADER3_UD12_Pos (0UL) ”FICR_NFC_TAGHEADER3_UD12_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD12_Pos) ›GPIOTE_INTENSET_PORT_Pos (31UL) ﬁGPIOTE_INTENSET_PORT_Msk (0x1UL << GPIOTE_INTENSET_PORT_Pos) ﬂGPIOTE_INTENSET_PORT_Disabled (0UL) ‡GPIOTE_INTENSET_PORT_Enabled (1UL) ·GPIOTE_INTENSET_PORT_Set (1UL) ‰GPIOTE_INTENSET_IN7_Pos (7UL) ÂGPIOTE_INTENSET_IN7_Msk (0x1UL << GPIOTE_INTENSET_IN7_Pos) ÊGPIOTE_INTENSET_IN7_Disabled (0UL) ÁGPIOTE_INTENSET_IN7_Enabled (1UL) ËGPIOTE_INTENSET_IN7_Set (1UL) ÎGPIOTE_INTENSET_IN6_Pos (6UL) ÏGPIOTE_INTENSET_IN6_Msk (0x1UL << GPIOTE_INTENSET_IN6_Pos) ÌGPIOTE_INTENSET_IN6_Disabled (0UL) ÓGPIOTE_INTENSET_IN6_Enabled (1UL) ÔGPIOTE_INTENSET_IN6_Set (1UL) ÚGPIOTE_INTENSET_IN5_Pos (5UL) ÛGPIOTE_INTENSET_IN5_Msk (0x1UL << GPIOTE_INTENSET_IN5_Pos) ÙGPIOTE_INTENSET_IN5_Disabled (0UL) ıGPIOTE_INTENSET_IN5_Enabled (1UL) ˆGPIOTE_INTENSET_IN5_Set (1UL) ˘GPIOTE_INTENSET_IN4_Pos (4UL) ˙GPIOTE_INTENSET_IN4_Msk (0x1UL << GPIOTE_INTENSET_IN4_Pos) ˚GPIOTE_INTENSET_IN4_Disabled (0UL) ¸GPIOTE_INTENSET_IN4_Enabled (1UL) ˝GPIOTE_INTENSET_IN4_Set (1UL) ÄGPIOTE_INTENSET_IN3_Pos (3UL) ÅGPIOTE_INTENSET_IN3_Msk (0x1UL << GPIOTE_INTENSET_IN3_Pos) ÇGPIOTE_INTENSET_IN3_Disabled (0UL) ÉGPIOTE_INTENSET_IN3_Enabled (1UL) ÑGPIOTE_INTENSET_IN3_Set (1UL) áGPIOTE_INTENSET_IN2_Pos (2UL) àGPIOTE_INTENSET_IN2_Msk (0x1UL << GPIOTE_INTENSET_IN2_Pos) âGPIOTE_INTENSET_IN2_Disabled (0UL) äGPIOTE_INTENSET_IN2_Enabled (1UL) ãGPIOTE_INTENSET_IN2_Set (1UL) éGPIOTE_INTENSET_IN1_Pos (1UL) èGPIOTE_INTENSET_IN1_Msk (0x1UL << GPIOTE_INTENSET_IN1_Pos) êGPIOTE_INTENSET_IN1_Disabled (0UL) ëGPIOTE_INTENSET_IN1_Enabled (1UL) íGPIOTE_INTENSET_IN1_Set (1UL) ïGPIOTE_INTENSET_IN0_Pos (0UL) ñGPIOTE_INTENSET_IN0_Msk (0x1UL << GPIOTE_INTENSET_IN0_Pos) óGPIOTE_INTENSET_IN0_Disabled (0UL) òGPIOTE_INTENSET_IN0_Enabled (1UL) ôGPIOTE_INTENSET_IN0_Set (1UL) üGPIOTE_INTENCLR_PORT_Pos (31UL) †GPIOTE_INTENCLR_PORT_Msk (0x1UL << GPIOTE_INTENCLR_PORT_Pos) °GPIOTE_INTENCLR_PORT_Disabled (0UL) ¢GPIOTE_INTENCLR_PORT_Enabled (1UL) £GPIOTE_INTENCLR_PORT_Clear (1UL) ¶GPIOTE_INTENCLR_IN7_Pos (7UL) ßGPIOTE_INTENCLR_IN7_Msk (0x1UL << GPIOTE_INTENCLR_IN7_Pos) ®GPIOTE_INTENCLR_IN7_Disabled (0UL) ©GPIOTE_INTENCLR_IN7_Enabled (1UL) ™GPIOTE_INTENCLR_IN7_Clear (1UL) ≠GPIOTE_INTENCLR_IN6_Pos (6UL) ÆGPIOTE_INTENCLR_IN6_Msk (0x1UL << GPIOTE_INTENCLR_IN6_Pos) ØGPIOTE_INTENCLR_IN6_Disabled (0UL) ∞GPIOTE_INTENCLR_IN6_Enabled (1UL) ±GPIOTE_INTENCLR_IN6_Clear (1UL) ¥GPIOTE_INTENCLR_IN5_Pos (5UL) µGPIOTE_INTENCLR_IN5_Msk (0x1UL << GPIOTE_INTENCLR_IN5_Pos) ∂GPIOTE_INTENCLR_IN5_Disabled (0UL) ∑GPIOTE_INTENCLR_IN5_Enabled (1UL) ∏GPIOTE_INTENCLR_IN5_Clear (1UL) ªGPIOTE_INTENCLR_IN4_Pos (4UL) ºGPIOTE_INTENCLR_IN4_Msk (0x1UL << GPIOTE_INTENCLR_IN4_Pos) ΩGPIOTE_INTENCLR_IN4_Disabled (0UL) æGPIOTE_INTENCLR_IN4_Enabled (1UL) øGPIOTE_INTENCLR_IN4_Clear (1UL) ¬GPIOTE_INTENCLR_IN3_Pos (3UL) √GPIOTE_INTENCLR_IN3_Msk (0x1UL << GPIOTE_INTENCLR_IN3_Pos) ƒGPIOTE_INTENCLR_IN3_Disabled (0UL) ≈GPIOTE_INTENCLR_IN3_Enabled (1UL) ∆GPIOTE_INTENCLR_IN3_Clear (1UL) …GPIOTE_INTENCLR_IN2_Pos (2UL)  GPIOTE_INTENCLR_IN2_Msk (0x1UL << GPIOTE_INTENCLR_IN2_Pos) ÀGPIOTE_INTENCLR_IN2_Disabled (0UL) ÃGPIOTE_INTENCLR_IN2_Enabled (1UL) ÕGPIOTE_INTENCLR_IN2_Clear (1UL) –GPIOTE_INTENCLR_IN1_Pos (1UL) —GPIOTE_INTENCLR_IN1_Msk (0x1UL << GPIOTE_INTENCLR_IN1_Pos) “GPIOTE_INTENCLR_IN1_Disabled (0UL) ”GPIOTE_INTENCLR_IN1_Enabled (1UL) ‘GPIOTE_INTENCLR_IN1_Clear (1UL) ◊GPIOTE_INTENCLR_IN0_Pos (0UL) ÿGPIOTE_INTENCLR_IN0_Msk (0x1UL << GPIOTE_INTENCLR_IN0_Pos) ŸGPIOTE_INTENCLR_IN0_Disabled (0UL) ⁄GPIOTE_INTENCLR_IN0_Enabled (1UL) €GPIOTE_INTENCLR_IN0_Clear (1UL) ·GPIOTE_CONFIG_OUTINIT_Pos (20UL) ‚GPIOTE_CONFIG_OUTINIT_Msk (0x1UL << GPIOTE_CONFIG_OUTINIT_Pos) „GPIOTE_CONFIG_OUTINIT_Low (0UL) ‰GPIOTE_CONFIG_OUTINIT_High (1UL) ÁGPIOTE_CONFIG_POLARITY_Pos (16UL) ËGPIOTE_CONFIG_POLARITY_Msk (0x3UL << GPIOTE_CONFIG_POLARITY_Pos) ÈGPIOTE_CONFIG_POLARITY_None (0UL) ÍGPIOTE_CONFIG_POLARITY_LoToHi (1UL) ÎGPIOTE_CONFIG_POLARITY_HiToLo (2UL) ÏGPIOTE_CONFIG_POLARITY_Toggle (3UL) ÔGPIOTE_CONFIG_PSEL_Pos (8UL) GPIOTE_CONFIG_PSEL_Msk (0x1FUL << GPIOTE_CONFIG_PSEL_Pos) ÛGPIOTE_CONFIG_MODE_Pos (0UL) ÙGPIOTE_CONFIG_MODE_Msk (0x3UL << GPIOTE_CONFIG_MODE_Pos) ıGPIOTE_CONFIG_MODE_Disabled (0UL) ˆGPIOTE_CONFIG_MODE_Event (1UL) ˜GPIOTE_CONFIG_MODE_Task (3UL) ÅI2S_INTEN_TXPTRUPD_Pos (5UL) ÇI2S_INTEN_TXPTRUPD_Msk (0x1UL << I2S_INTEN_TXPTRUPD_Pos) ÉI2S_INTEN_TXPTRUPD_Disabled (0UL) ÑI2S_INTEN_TXPTRUPD_Enabled (1UL) áI2S_INTEN_STOPPED_Pos (2UL) àI2S_INTEN_STOPPED_Msk (0x1UL << I2S_INTEN_STOPPED_Pos) âI2S_INTEN_STOPPED_Disabled (0UL) äI2S_INTEN_STOPPED_Enabled (1UL) çI2S_INTEN_RXPTRUPD_Pos (1UL) éI2S_INTEN_RXPTRUPD_Msk (0x1UL << I2S_INTEN_RXPTRUPD_Pos) èI2S_INTEN_RXPTRUPD_Disabled (0UL) êI2S_INTEN_RXPTRUPD_Enabled (1UL) ñI2S_INTENSET_TXPTRUPD_Pos (5UL) óI2S_INTENSET_TXPTRUPD_Msk (0x1UL << I2S_INTENSET_TXPTRUPD_Pos) òI2S_INTENSET_TXPTRUPD_Disabled (0UL) ôI2S_INTENSET_TXPTRUPD_Enabled (1UL) öI2S_INTENSET_TXPTRUPD_Set (1UL) ùI2S_INTENSET_STOPPED_Pos (2UL) ûI2S_INTENSET_STOPPED_Msk (0x1UL << I2S_INTENSET_STOPPED_Pos) üI2S_INTENSET_STOPPED_Disabled (0UL) †I2S_INTENSET_STOPPED_Enabled (1UL) °I2S_INTENSET_STOPPED_Set (1UL) §I2S_INTENSET_RXPTRUPD_Pos (1UL) •I2S_INTENSET_RXPTRUPD_Msk (0x1UL << I2S_INTENSET_RXPTRUPD_Pos) ¶I2S_INTENSET_RXPTRUPD_Disabled (0UL) ßI2S_INTENSET_RXPTRUPD_Enabled (1UL) ®I2S_INTENSET_RXPTRUPD_Set (1UL) ÆI2S_INTENCLR_TXPTRUPD_Pos (5UL) ØI2S_INTENCLR_TXPTRUPD_Msk (0x1UL << I2S_INTENCLR_TXPTRUPD_Pos) ∞I2S_INTENCLR_TXPTRUPD_Disabled (0UL) ±I2S_INTENCLR_TXPTRUPD_Enabled (1UL) ≤I2S_INTENCLR_TXPTRUPD_Clear (1UL) µI2S_INTENCLR_STOPPED_Pos (2UL) ∂I2S_INTENCLR_STOPPED_Msk (0x1UL << I2S_INTENCLR_STOPPED_Pos) ∑I2S_INTENCLR_STOPPED_Disabled (0UL) ∏I2S_INTENCLR_STOPPED_Enabled (1UL) πI2S_INTENCLR_STOPPED_Clear (1UL) ºI2S_INTENCLR_RXPTRUPD_Pos (1UL) ΩI2S_INTENCLR_RXPTRUPD_Msk (0x1UL << I2S_INTENCLR_RXPTRUPD_Pos) æI2S_INTENCLR_RXPTRUPD_Disabled (0UL) øI2S_INTENCLR_RXPTRUPD_Enabled (1UL) ¿I2S_INTENCLR_RXPTRUPD_Clear (1UL) ∆I2S_ENABLE_ENABLE_Pos (0UL) «I2S_ENABLE_ENABLE_Msk (0x1UL << I2S_ENABLE_ENABLE_Pos) »I2S_ENABLE_ENABLE_Disabled (0UL) …I2S_ENABLE_ENABLE_Enabled (1UL) œI2S_CONFIG_MODE_MODE_Pos (0UL) –I2S_CONFIG_MODE_MODE_Msk (0x1UL << I2S_CONFIG_MODE_MODE_Pos) —I2S_CONFIG_MODE_MODE_Master (0UL) “I2S_CONFIG_MODE_MODE_Slave (1UL) ÿI2S_CONFIG_RXEN_RXEN_Pos (0UL) ŸI2S_CONFIG_RXEN_RXEN_Msk (0x1UL << I2S_CONFIG_RXEN_RXEN_Pos) ⁄I2S_CONFIG_RXEN_RXEN_Disabled (0UL) €I2S_CONFIG_RXEN_RXEN_Enabled (1UL) ·I2S_CONFIG_TXEN_TXEN_Pos (0UL) ‚I2S_CONFIG_TXEN_TXEN_Msk (0x1UL << I2S_CONFIG_TXEN_TXEN_Pos) „I2S_CONFIG_TXEN_TXEN_Disabled (0UL) ‰I2S_CONFIG_TXEN_TXEN_Enabled (1UL) ÍI2S_CONFIG_MCKEN_MCKEN_Pos (0UL) ÎI2S_CONFIG_MCKEN_MCKEN_Msk (0x1UL << I2S_CONFIG_MCKEN_MCKEN_Pos) ÏI2S_CONFIG_MCKEN_MCKEN_Disabled (0UL) ÌI2S_CONFIG_MCKEN_MCKEN_Enabled (1UL) ÛI2S_CONFIG_MCKFREQ_MCKFREQ_Pos (0UL) ÙI2S_CONFIG_MCKFREQ_MCKFREQ_Msk (0xFFFFFFFFUL << I2S_CONFIG_MCKFREQ_MCKFREQ_Pos) ıI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV125 (0x020C0000UL) ˆI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV63 (0x04100000UL) ˜I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV42 (0x06000000UL) ¯I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV32 (0x08000000UL) ˘I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV31 (0x08400000UL) ˙I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV30 (0x08800000UL) ˚I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV23 (0x0B000000UL) ¸I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV21 (0x0C000000UL) ˝I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV16 (0x10000000UL) ˛I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV15 (0x11000000UL) ˇI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV11 (0x16000000UL) ÄI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV10 (0x18000000UL) ÅI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV8 (0x20000000UL) ÇI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV6 (0x28000000UL) ÉI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV5 (0x30000000UL) ÑI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV4 (0x40000000UL) ÖI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV3 (0x50000000UL) ÜI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV2 (0x80000000UL) åI2S_CONFIG_RATIO_RATIO_Pos (0UL) çI2S_CONFIG_RATIO_RATIO_Msk (0xFUL << I2S_CONFIG_RATIO_RATIO_Pos) éI2S_CONFIG_RATIO_RATIO_32X (0UL) èI2S_CONFIG_RATIO_RATIO_48X (1UL) êI2S_CONFIG_RATIO_RATIO_64X (2UL) ëI2S_CONFIG_RATIO_RATIO_96X (3UL) íI2S_CONFIG_RATIO_RATIO_128X (4UL) ìI2S_CONFIG_RATIO_RATIO_192X (5UL) îI2S_CONFIG_RATIO_RATIO_256X (6UL) ïI2S_CONFIG_RATIO_RATIO_384X (7UL) ñI2S_CONFIG_RATIO_RATIO_512X (8UL) úI2S_CONFIG_SWIDTH_SWIDTH_Pos (0UL) ùI2S_CONFIG_SWIDTH_SWIDTH_Msk (0x3UL << I2S_CONFIG_SWIDTH_SWIDTH_Pos) ûI2S_CONFIG_SWIDTH_SWIDTH_8Bit (0UL) üI2S_CONFIG_SWIDTH_SWIDTH_16Bit (1UL) †I2S_CONFIG_SWIDTH_SWIDTH_24Bit (2UL) ¶I2S_CONFIG_ALIGN_ALIGN_Pos (0UL) ßI2S_CONFIG_ALIGN_ALIGN_Msk (0x1UL << I2S_CONFIG_ALIGN_ALIGN_Pos) ®I2S_CONFIG_ALIGN_ALIGN_Left (0UL) ©I2S_CONFIG_ALIGN_ALIGN_Right (1UL) ØI2S_CONFIG_FORMAT_FORMAT_Pos (0UL) ∞I2S_CONFIG_FORMAT_FORMAT_Msk (0x1UL << I2S_CONFIG_FORMAT_FORMAT_Pos) ±I2S_CONFIG_FORMAT_FORMAT_I2S (0UL) ≤I2S_CONFIG_FORMAT_FORMAT_Aligned (1UL) ∏I2S_CONFIG_CHANNELS_CHANNELS_Pos (0UL) πI2S_CONFIG_CHANNELS_CHANNELS_Msk (0x3UL << I2S_CONFIG_CHANNELS_CHANNELS_Pos) ∫I2S_CONFIG_CHANNELS_CHANNELS_Stereo (0UL) ªI2S_CONFIG_CHANNELS_CHANNELS_Left (1UL) ºI2S_CONFIG_CHANNELS_CHANNELS_Right (2UL) ¬I2S_RXD_PTR_PTR_Pos (0UL) √I2S_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << I2S_RXD_PTR_PTR_Pos) …I2S_TXD_PTR_PTR_Pos (0UL)  I2S_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << I2S_TXD_PTR_PTR_Pos) –I2S_RXTXD_MAXCNT_MAXCNT_Pos (0UL) —I2S_RXTXD_MAXCNT_MAXCNT_Msk (0x3FFFUL << I2S_RXTXD_MAXCNT_MAXCNT_Pos) ◊I2S_PSEL_MCK_CONNECT_Pos (31UL) ÿI2S_PSEL_MCK_CONNECT_Msk (0x1UL << I2S_PSEL_MCK_CONNECT_Pos) ŸI2S_PSEL_MCK_CONNECT_Connected (0UL) ⁄I2S_PSEL_MCK_CONNECT_Disconnected (1UL) ›I2S_PSEL_MCK_PIN_Pos (0UL) ﬁI2S_PSEL_MCK_PIN_Msk (0x1FUL << I2S_PSEL_MCK_PIN_Pos) ‰I2S_PSEL_SCK_CONNECT_Pos (31UL) ÂI2S_PSEL_SCK_CONNECT_Msk (0x1UL << I2S_PSEL_SCK_CONNECT_Pos) ÊI2S_PSEL_SCK_CONNECT_Connected (0UL) ÁI2S_PSEL_SCK_CONNECT_Disconnected (1UL) ÍI2S_PSEL_SCK_PIN_Pos (0UL) ÎI2S_PSEL_SCK_PIN_Msk (0x1FUL << I2S_PSEL_SCK_PIN_Pos) ÒI2S_PSEL_LRCK_CONNECT_Pos (31UL) ÚI2S_PSEL_LRCK_CONNECT_Msk (0x1UL << I2S_PSEL_LRCK_CONNECT_Pos) ÛI2S_PSEL_LRCK_CONNECT_Connected (0UL) ÙI2S_PSEL_LRCK_CONNECT_Disconnected (1UL) ˜I2S_PSEL_LRCK_PIN_Pos (0UL) ¯I2S_PSEL_LRCK_PIN_Msk (0x1FUL << I2S_PSEL_LRCK_PIN_Pos) ˛I2S_PSEL_SDIN_CONNECT_Pos (31UL) ˇI2S_PSEL_SDIN_CONNECT_Msk (0x1UL << I2S_PSEL_SDIN_CONNECT_Pos) ÄI2S_PSEL_SDIN_CONNECT_Connected (0UL) ÅI2S_PSEL_SDIN_CONNECT_Disconnected (1UL) ÑI2S_PSEL_SDIN_PIN_Pos (0UL) ÖI2S_PSEL_SDIN_PIN_Msk (0x1FUL << I2S_PSEL_SDIN_PIN_Pos) ãI2S_PSEL_SDOUT_CONNECT_Pos (31UL) åI2S_PSEL_SDOUT_CONNECT_Msk (0x1UL << I2S_PSEL_SDOUT_CONNECT_Pos) çI2S_PSEL_SDOUT_CONNECT_Connected (0UL) éI2S_PSEL_SDOUT_CONNECT_Disconnected (1UL) ëI2S_PSEL_SDOUT_PIN_Pos (0UL) íI2S_PSEL_SDOUT_PIN_Msk (0x1FUL << I2S_PSEL_SDOUT_PIN_Pos) úLPCOMP_SHORTS_CROSS_STOP_Pos (4UL) ùLPCOMP_SHORTS_CROSS_STOP_Msk (0x1UL << LPCOMP_SHORTS_CROSS_STOP_Pos) ûLPCOMP_SHORTS_CROSS_STOP_Disabled (0UL) üLPCOMP_SHORTS_CROSS_STOP_Enabled (1UL) ¢LPCOMP_SHORTS_UP_STOP_Pos (3UL) £LPCOMP_SHORTS_UP_STOP_Msk (0x1UL << LPCOMP_SHORTS_UP_STOP_Pos) §LPCOMP_SHORTS_UP_STOP_Disabled (0UL) •LPCOMP_SHORTS_UP_STOP_Enabled (1UL) ®LPCOMP_SHORTS_DOWN_STOP_Pos (2UL) ©LPCOMP_SHORTS_DOWN_STOP_Msk (0x1UL << LPCOMP_SHORTS_DOWN_STOP_Pos) ™LPCOMP_SHORTS_DOWN_STOP_Disabled (0UL) ´LPCOMP_SHORTS_DOWN_STOP_Enabled (1UL) ÆLPCOMP_SHORTS_READY_STOP_Pos (1UL) ØLPCOMP_SHORTS_READY_STOP_Msk (0x1UL << LPCOMP_SHORTS_READY_STOP_Pos) ∞LPCOMP_SHORTS_READY_STOP_Disabled (0UL) ±LPCOMP_SHORTS_READY_STOP_Enabled (1UL) ¥LPCOMP_SHORTS_READY_SAMPLE_Pos (0UL) µLPCOMP_SHORTS_READY_SAMPLE_Msk (0x1UL << LPCOMP_SHORTS_READY_SAMPLE_Pos) ∂LPCOMP_SHORTS_READY_SAMPLE_Disabled (0UL) ∑LPCOMP_SHORTS_READY_SAMPLE_Enabled (1UL) ΩLPCOMP_INTENSET_CROSS_Pos (3UL) æLPCOMP_INTENSET_CROSS_Msk (0x1UL << LPCOMP_INTENSET_CROSS_Pos) øLPCOMP_INTENSET_CROSS_Disabled (0UL) ¿LPCOMP_INTENSET_CROSS_Enabled (1UL) ¡LPCOMP_INTENSET_CROSS_Set (1UL) ƒLPCOMP_INTENSET_UP_Pos (2UL) ≈LPCOMP_INTENSET_UP_Msk (0x1UL << LPCOMP_INTENSET_UP_Pos) ∆LPCOMP_INTENSET_UP_Disabled (0UL) «LPCOMP_INTENSET_UP_Enabled (1UL) »LPCOMP_INTENSET_UP_Set (1UL) ÀLPCOMP_INTENSET_DOWN_Pos (1UL) ÃLPCOMP_INTENSET_DOWN_Msk (0x1UL << LPCOMP_INTENSET_DOWN_Pos) ÕLPCOMP_INTENSET_DOWN_Disabled (0UL) ŒLPCOMP_INTENSET_DOWN_Enabled (1UL) œLPCOMP_INTENSET_DOWN_Set (1UL) “LPCOMP_INTENSET_READY_Pos (0UL) ”LPCOMP_INTENSET_READY_Msk (0x1UL << LPCOMP_INTENSET_READY_Pos) ‘LPCOMP_INTENSET_READY_Disabled (0UL) ’LPCOMP_INTENSET_READY_Enabled (1UL) ÷LPCOMP_INTENSET_READY_Set (1UL) ‹LPCOMP_INTENCLR_CROSS_Pos (3UL) ›LPCOMP_INTENCLR_CROSS_Msk (0x1UL << LPCOMP_INTENCLR_CROSS_Pos) ﬁLPCOMP_INTENCLR_CROSS_Disabled (0UL) ﬂLPCOMP_INTENCLR_CROSS_Enabled (1UL) ‡LPCOMP_INTENCLR_CROSS_Clear (1UL) „LPCOMP_INTENCLR_UP_Pos (2UL) ‰LPCOMP_INTENCLR_UP_Msk (0x1UL << LPCOMP_INTENCLR_UP_Pos) ÂLPCOMP_INTENCLR_UP_Disabled (0UL) ÊLPCOMP_INTENCLR_UP_Enabled (1UL) ÁLPCOMP_INTENCLR_UP_Clear (1UL) ÍLPCOMP_INTENCLR_DOWN_Pos (1UL) ÎLPCOMP_INTENCLR_DOWN_Msk (0x1UL << LPCOMP_INTENCLR_DOWN_Pos) ÏLPCOMP_INTENCLR_DOWN_Disabled (0UL) ÌLPCOMP_INTENCLR_DOWN_Enabled (1UL) ÓLPCOMP_INTENCLR_DOWN_Clear (1UL) ÒLPCOMP_INTENCLR_READY_Pos (0UL) ÚLPCOMP_INTENCLR_READY_Msk (0x1UL << LPCOMP_INTENCLR_READY_Pos) ÛLPCOMP_INTENCLR_READY_Disabled (0UL) ÙLPCOMP_INTENCLR_READY_Enabled (1UL) ıLPCOMP_INTENCLR_READY_Clear (1UL) ˚LPCOMP_RESULT_RESULT_Pos (0UL) ¸LPCOMP_RESULT_RESULT_Msk (0x1UL << LPCOMP_RESULT_RESULT_Pos) ˝LPCOMP_RESULT_RESULT_Below (0UL) ˛LPCOMP_RESULT_RESULT_Above (1UL) ÑLPCOMP_ENABLE_ENABLE_Pos (0UL) ÖLPCOMP_ENABLE_ENABLE_Msk (0x3UL << LPCOMP_ENABLE_ENABLE_Pos) ÜLPCOMP_ENABLE_ENABLE_Disabled (0UL) áLPCOMP_ENABLE_ENABLE_Enabled (1UL) çLPCOMP_PSEL_PSEL_Pos (0UL) éLPCOMP_PSEL_PSEL_Msk (0x7UL << LPCOMP_PSEL_PSEL_Pos) èLPCOMP_PSEL_PSEL_AnalogInput0 (0UL) êLPCOMP_PSEL_PSEL_AnalogInput1 (1UL) ëLPCOMP_PSEL_PSEL_AnalogInput2 (2UL) íLPCOMP_PSEL_PSEL_AnalogInput3 (3UL) ìLPCOMP_PSEL_PSEL_AnalogInput4 (4UL) îLPCOMP_PSEL_PSEL_AnalogInput5 (5UL) ïLPCOMP_PSEL_PSEL_AnalogInput6 (6UL) ñLPCOMP_PSEL_PSEL_AnalogInput7 (7UL) úLPCOMP_REFSEL_REFSEL_Pos (0UL) ùLPCOMP_REFSEL_REFSEL_Msk (0xFUL << LPCOMP_REFSEL_REFSEL_Pos) ûLPCOMP_REFSEL_REFSEL_Ref1_8Vdd (0UL) üLPCOMP_REFSEL_REFSEL_Ref2_8Vdd (1UL) †LPCOMP_REFSEL_REFSEL_Ref3_8Vdd (2UL) °LPCOMP_REFSEL_REFSEL_Ref4_8Vdd (3UL) ¢LPCOMP_REFSEL_REFSEL_Ref5_8Vdd (4UL) £LPCOMP_REFSEL_REFSEL_Ref6_8Vdd (5UL) §LPCOMP_REFSEL_REFSEL_Ref7_8Vdd (6UL) •LPCOMP_REFSEL_REFSEL_ARef (7UL) ¶LPCOMP_REFSEL_REFSEL_Ref1_16Vdd (8UL) ßLPCOMP_REFSEL_REFSEL_Ref3_16Vdd (9UL) ®LPCOMP_REFSEL_REFSEL_Ref5_16Vdd (10UL) ©LPCOMP_REFSEL_REFSEL_Ref7_16Vdd (11UL) ™LPCOMP_REFSEL_REFSEL_Ref9_16Vdd (12UL) ´LPCOMP_REFSEL_REFSEL_Ref11_16Vdd (13UL) ¨LPCOMP_REFSEL_REFSEL_Ref13_16Vdd (14UL) ≠LPCOMP_REFSEL_REFSEL_Ref15_16Vdd (15UL) ≥LPCOMP_EXTREFSEL_EXTREFSEL_Pos (0UL) ¥LPCOMP_EXTREFSEL_EXTREFSEL_Msk (0x1UL << LPCOMP_EXTREFSEL_EXTREFSEL_Pos) µLPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL) ∂LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL) ºLPCOMP_ANADETECT_ANADETECT_Pos (0UL) ΩLPCOMP_ANADETECT_ANADETECT_Msk (0x3UL << LPCOMP_ANADETECT_ANADETECT_Pos) æLPCOMP_ANADETECT_ANADETECT_Cross (0UL) øLPCOMP_ANADETECT_ANADETECT_Up (1UL) ¿LPCOMP_ANADETECT_ANADETECT_Down (2UL) ∆LPCOMP_HYST_HYST_Pos (0UL) «LPCOMP_HYST_HYST_Msk (0x1UL << LPCOMP_HYST_HYST_Pos) »LPCOMP_HYST_HYST_NoHyst (0UL) …LPCOMP_HYST_HYST_Hyst50mV (1UL) ”MWU_INTEN_PREGION1RA_Pos (27UL) ‘MWU_INTEN_PREGION1RA_Msk (0x1UL << MWU_INTEN_PREGION1RA_Pos) ’MWU_INTEN_PREGION1RA_Disabled (0UL) ÷MWU_INTEN_PREGION1RA_Enabled (1UL) ŸMWU_INTEN_PREGION1WA_Pos (26UL) ⁄MWU_INTEN_PREGION1WA_Msk (0x1UL << MWU_INTEN_PREGION1WA_Pos) €MWU_INTEN_PREGION1WA_Disabled (0UL) ‹MWU_INTEN_PREGION1WA_Enabled (1UL) ﬂMWU_INTEN_PREGION0RA_Pos (25UL) ‡MWU_INTEN_PREGION0RA_Msk (0x1UL << MWU_INTEN_PREGION0RA_Pos) ·MWU_INTEN_PREGION0RA_Disabled (0UL) ‚MWU_INTEN_PREGION0RA_Enabled (1UL) ÂMWU_INTEN_PREGION0WA_Pos (24UL) ÊMWU_INTEN_PREGION0WA_Msk (0x1UL << MWU_INTEN_PREGION0WA_Pos) ÁMWU_INTEN_PREGION0WA_Disabled (0UL) ËMWU_INTEN_PREGION0WA_Enabled (1UL) ÎMWU_INTEN_REGION3RA_Pos (7UL) ÏMWU_INTEN_REGION3RA_Msk (0x1UL << MWU_INTEN_REGION3RA_Pos) ÌMWU_INTEN_REGION3RA_Disabled (0UL) ÓMWU_INTEN_REGION3RA_Enabled (1UL) ÒMWU_INTEN_REGION3WA_Pos (6UL) ÚMWU_INTEN_REGION3WA_Msk (0x1UL << MWU_INTEN_REGION3WA_Pos) ÛMWU_INTEN_REGION3WA_Disabled (0UL) ÙMWU_INTEN_REGION3WA_Enabled (1UL) ˜MWU_INTEN_REGION2RA_Pos (5UL) ¯MWU_INTEN_REGION2RA_Msk (0x1UL << MWU_INTEN_REGION2RA_Pos) ˘MWU_INTEN_REGION2RA_Disabled (0UL) ˙MWU_INTEN_REGION2RA_Enabled (1UL) ˝MWU_INTEN_REGION2WA_Pos (4UL) ˛MWU_INTEN_REGION2WA_Msk (0x1UL << MWU_INTEN_REGION2WA_Pos) ˇMWU_INTEN_REGION2WA_Disabled (0UL) ÄMWU_INTEN_REGION2WA_Enabled (1UL) ÉMWU_INTEN_REGION1RA_Pos (3UL) ÑMWU_INTEN_REGION1RA_Msk (0x1UL << MWU_INTEN_REGION1RA_Pos) ÖMWU_INTEN_REGION1RA_Disabled (0UL) ÜMWU_INTEN_REGION1RA_Enabled (1UL) âMWU_INTEN_REGION1WA_Pos (2UL) äMWU_INTEN_REGION1WA_Msk (0x1UL << MWU_INTEN_REGION1WA_Pos) ãMWU_INTEN_REGION1WA_Disabled (0UL) åMWU_INTEN_REGION1WA_Enabled (1UL) èMWU_INTEN_REGION0RA_Pos (1UL) êMWU_INTEN_REGION0RA_Msk (0x1UL << MWU_INTEN_REGION0RA_Pos) ëMWU_INTEN_REGION0RA_Disabled (0UL) íMWU_INTEN_REGION0RA_Enabled (1UL) ïMWU_INTEN_REGION0WA_Pos (0UL) ñMWU_INTEN_REGION0WA_Msk (0x1UL << MWU_INTEN_REGION0WA_Pos) óMWU_INTEN_REGION0WA_Disabled (0UL) òMWU_INTEN_REGION0WA_Enabled (1UL) ûMWU_INTENSET_PREGION1RA_Pos (27UL) üMWU_INTENSET_PREGION1RA_Msk (0x1UL << MWU_INTENSET_PREGION1RA_Pos) †MWU_INTENSET_PREGION1RA_Disabled (0UL) °MWU_INTENSET_PREGION1RA_Enabled (1UL) ¢MWU_INTENSET_PREGION1RA_Set (1UL) •MWU_INTENSET_PREGION1WA_Pos (26UL) ¶MWU_INTENSET_PREGION1WA_Msk (0x1UL << MWU_INTENSET_PREGION1WA_Pos) ßMWU_INTENSET_PREGION1WA_Disabled (0UL) ®MWU_INTENSET_PREGION1WA_Enabled (1UL) ©MWU_INTENSET_PREGION1WA_Set (1UL) ¨MWU_INTENSET_PREGION0RA_Pos (25UL) ≠MWU_INTENSET_PREGION0RA_Msk (0x1UL << MWU_INTENSET_PREGION0RA_Pos) ÆMWU_INTENSET_PREGION0RA_Disabled (0UL) ØMWU_INTENSET_PREGION0RA_Enabled (1UL) ∞MWU_INTENSET_PREGION0RA_Set (1UL) ≥MWU_INTENSET_PREGION0WA_Pos (24UL) ¥MWU_INTENSET_PREGION0WA_Msk (0x1UL << MWU_INTENSET_PREGION0WA_Pos) µMWU_INTENSET_PREGION0WA_Disabled (0UL) ∂MWU_INTENSET_PREGION0WA_Enabled (1UL) ∑MWU_INTENSET_PREGION0WA_Set (1UL) ∫MWU_INTENSET_REGION3RA_Pos (7UL) ªMWU_INTENSET_REGION3RA_Msk (0x1UL << MWU_INTENSET_REGION3RA_Pos) ºMWU_INTENSET_REGION3RA_Disabled (0UL) ΩMWU_INTENSET_REGION3RA_Enabled (1UL) æMWU_INTENSET_REGION3RA_Set (1UL) ¡MWU_INTENSET_REGION3WA_Pos (6UL) ¬MWU_INTENSET_REGION3WA_Msk (0x1UL << MWU_INTENSET_REGION3WA_Pos) √MWU_INTENSET_REGION3WA_Disabled (0UL) ƒMWU_INTENSET_REGION3WA_Enabled (1UL) ≈MWU_INTENSET_REGION3WA_Set (1UL) »MWU_INTENSET_REGION2RA_Pos (5UL) …MWU_INTENSET_REGION2RA_Msk (0x1UL << MWU_INTENSET_REGION2RA_Pos)  MWU_INTENSET_REGION2RA_Disabled (0UL) ÀMWU_INTENSET_REGION2RA_Enabled (1UL) ÃMWU_INTENSET_REGION2RA_Set (1UL) œMWU_INTENSET_REGION2WA_Pos (4UL) –MWU_INTENSET_REGION2WA_Msk (0x1UL << MWU_INTENSET_REGION2WA_Pos) —MWU_INTENSET_REGION2WA_Disabled (0UL) “MWU_INTENSET_REGION2WA_Enabled (1UL) ”MWU_INTENSET_REGION2WA_Set (1UL) ÷MWU_INTENSET_REGION1RA_Pos (3UL) ◊MWU_INTENSET_REGION1RA_Msk (0x1UL << MWU_INTENSET_REGION1RA_Pos) ÿMWU_INTENSET_REGION1RA_Disabled (0UL) ŸMWU_INTENSET_REGION1RA_Enabled (1UL) ⁄MWU_INTENSET_REGION1RA_Set (1UL) ›MWU_INTENSET_REGION1WA_Pos (2UL) ﬁMWU_INTENSET_REGION1WA_Msk (0x1UL << MWU_INTENSET_REGION1WA_Pos) ﬂMWU_INTENSET_REGION1WA_Disabled (0UL) ‡MWU_INTENSET_REGION1WA_Enabled (1UL) ·MWU_INTENSET_REGION1WA_Set (1UL) ‰MWU_INTENSET_REGION0RA_Pos (1UL) ÂMWU_INTENSET_REGION0RA_Msk (0x1UL << MWU_INTENSET_REGION0RA_Pos) ÊMWU_INTENSET_REGION0RA_Disabled (0UL) ÁMWU_INTENSET_REGION0RA_Enabled (1UL) ËMWU_INTENSET_REGION0RA_Set (1UL) ÎMWU_INTENSET_REGION0WA_Pos (0UL) ÏMWU_INTENSET_REGION0WA_Msk (0x1UL << MWU_INTENSET_REGION0WA_Pos) ÌMWU_INTENSET_REGION0WA_Disabled (0UL) ÓMWU_INTENSET_REGION0WA_Enabled (1UL) ÔMWU_INTENSET_REGION0WA_Set (1UL) ıMWU_INTENCLR_PREGION1RA_Pos (27UL) ˆMWU_INTENCLR_PREGION1RA_Msk (0x1UL << MWU_INTENCLR_PREGION1RA_Pos) ˜MWU_INTENCLR_PREGION1RA_Disabled (0UL) ¯MWU_INTENCLR_PREGION1RA_Enabled (1UL) ˘MWU_INTENCLR_PREGION1RA_Clear (1UL) ¸MWU_INTENCLR_PREGION1WA_Pos (26UL) ˝MWU_INTENCLR_PREGION1WA_Msk (0x1UL << MWU_INTENCLR_PREGION1WA_Pos) ˛MWU_INTENCLR_PREGION1WA_Disabled (0UL) ˇMWU_INTENCLR_PREGION1WA_Enabled (1UL) ÄMWU_INTENCLR_PREGION1WA_Clear (1UL) ÉMWU_INTENCLR_PREGION0RA_Pos (25UL) ÑMWU_INTENCLR_PREGION0RA_Msk (0x1UL << MWU_INTENCLR_PREGION0RA_Pos) ÖMWU_INTENCLR_PREGION0RA_Disabled (0UL) ÜMWU_INTENCLR_PREGION0RA_Enabled (1UL) áMWU_INTENCLR_PREGION0RA_Clear (1UL) äMWU_INTENCLR_PREGION0WA_Pos (24UL) ãMWU_INTENCLR_PREGION0WA_Msk (0x1UL << MWU_INTENCLR_PREGION0WA_Pos) åMWU_INTENCLR_PREGION0WA_Disabled (0UL) çMWU_INTENCLR_PREGION0WA_Enabled (1UL) éMWU_INTENCLR_PREGION0WA_Clear (1UL) ëMWU_INTENCLR_REGION3RA_Pos (7UL) íMWU_INTENCLR_REGION3RA_Msk (0x1UL << MWU_INTENCLR_REGION3RA_Pos) ìMWU_INTENCLR_REGION3RA_Disabled (0UL) îMWU_INTENCLR_REGION3RA_Enabled (1UL) ïMWU_INTENCLR_REGION3RA_Clear (1UL) òMWU_INTENCLR_REGION3WA_Pos (6UL) ôMWU_INTENCLR_REGION3WA_Msk (0x1UL << MWU_INTENCLR_REGION3WA_Pos) öMWU_INTENCLR_REGION3WA_Disabled (0UL) õMWU_INTENCLR_REGION3WA_Enabled (1UL) úMWU_INTENCLR_REGION3WA_Clear (1UL) üMWU_INTENCLR_REGION2RA_Pos (5UL) †MWU_INTENCLR_REGION2RA_Msk (0x1UL << MWU_INTENCLR_REGION2RA_Pos) °MWU_INTENCLR_REGION2RA_Disabled (0UL) ¢MWU_INTENCLR_REGION2RA_Enabled (1UL) £MWU_INTENCLR_REGION2RA_Clear (1UL) ¶MWU_INTENCLR_REGION2WA_Pos (4UL) ßMWU_INTENCLR_REGION2WA_Msk (0x1UL << MWU_INTENCLR_REGION2WA_Pos) ®MWU_INTENCLR_REGION2WA_Disabled (0UL) ©MWU_INTENCLR_REGION2WA_Enabled (1UL) ™MWU_INTENCLR_REGION2WA_Clear (1UL) ≠MWU_INTENCLR_REGION1RA_Pos (3UL) ÆMWU_INTENCLR_REGION1RA_Msk (0x1UL << MWU_INTENCLR_REGION1RA_Pos) ØMWU_INTENCLR_REGION1RA_Disabled (0UL) ∞MWU_INTENCLR_REGION1RA_Enabled (1UL) ±MWU_INTENCLR_REGION1RA_Clear (1UL) ¥MWU_INTENCLR_REGION1WA_Pos (2UL) µMWU_INTENCLR_REGION1WA_Msk (0x1UL << MWU_INTENCLR_REGION1WA_Pos) ∂MWU_INTENCLR_REGION1WA_Disabled (0UL) ∑MWU_INTENCLR_REGION1WA_Enabled (1UL) ∏MWU_INTENCLR_REGION1WA_Clear (1UL) ªMWU_INTENCLR_REGION0RA_Pos (1UL) ºMWU_INTENCLR_REGION0RA_Msk (0x1UL << MWU_INTENCLR_REGION0RA_Pos) ΩMWU_INTENCLR_REGION0RA_Disabled (0UL) æMWU_INTENCLR_REGION0RA_Enabled (1UL) øMWU_INTENCLR_REGION0RA_Clear (1UL) ¬MWU_INTENCLR_REGION0WA_Pos (0UL) √MWU_INTENCLR_REGION0WA_Msk (0x1UL << MWU_INTENCLR_REGION0WA_Pos) ƒMWU_INTENCLR_REGION0WA_Disabled (0UL) ≈MWU_INTENCLR_REGION0WA_Enabled (1UL) ∆MWU_INTENCLR_REGION0WA_Clear (1UL) ÃMWU_NMIEN_PREGION1RA_Pos (27UL) ÕMWU_NMIEN_PREGION1RA_Msk (0x1UL << MWU_NMIEN_PREGION1RA_Pos) ŒMWU_NMIEN_PREGION1RA_Disabled (0UL) œMWU_NMIEN_PREGION1RA_Enabled (1UL) “MWU_NMIEN_PREGION1WA_Pos (26UL) ”MWU_NMIEN_PREGION1WA_Msk (0x1UL << MWU_NMIEN_PREGION1WA_Pos) ‘MWU_NMIEN_PREGION1WA_Disabled (0UL) ’MWU_NMIEN_PREGION1WA_Enabled (1UL) ÿMWU_NMIEN_PREGION0RA_Pos (25UL) ŸMWU_NMIEN_PREGION0RA_Msk (0x1UL << MWU_NMIEN_PREGION0RA_Pos) ⁄MWU_NMIEN_PREGION0RA_Disabled (0UL) €MWU_NMIEN_PREGION0RA_Enabled (1UL) ﬁMWU_NMIEN_PREGION0WA_Pos (24UL) ﬂMWU_NMIEN_PREGION0WA_Msk (0x1UL << MWU_NMIEN_PREGION0WA_Pos) ‡MWU_NMIEN_PREGION0WA_Disabled (0UL) ·MWU_NMIEN_PREGION0WA_Enabled (1UL) ‰MWU_NMIEN_REGION3RA_Pos (7UL) ÂMWU_NMIEN_REGION3RA_Msk (0x1UL << MWU_NMIEN_REGION3RA_Pos) ÊMWU_NMIEN_REGION3RA_Disabled (0UL) ÁMWU_NMIEN_REGION3RA_Enabled (1UL) ÍMWU_NMIEN_REGION3WA_Pos (6UL) ÎMWU_NMIEN_REGION3WA_Msk (0x1UL << MWU_NMIEN_REGION3WA_Pos) ÏMWU_NMIEN_REGION3WA_Disabled (0UL) ÌMWU_NMIEN_REGION3WA_Enabled (1UL) MWU_NMIEN_REGION2RA_Pos (5UL) ÒMWU_NMIEN_REGION2RA_Msk (0x1UL << MWU_NMIEN_REGION2RA_Pos) ÚMWU_NMIEN_REGION2RA_Disabled (0UL) ÛMWU_NMIEN_REGION2RA_Enabled (1UL) ˆMWU_NMIEN_REGION2WA_Pos (4UL) ˜MWU_NMIEN_REGION2WA_Msk (0x1UL << MWU_NMIEN_REGION2WA_Pos) ¯MWU_NMIEN_REGION2WA_Disabled (0UL) ˘MWU_NMIEN_REGION2WA_Enabled (1UL) ¸MWU_NMIEN_REGION1RA_Pos (3UL) ˝MWU_NMIEN_REGION1RA_Msk (0x1UL << MWU_NMIEN_REGION1RA_Pos) ˛MWU_NMIEN_REGION1RA_Disabled (0UL) ˇMWU_NMIEN_REGION1RA_Enabled (1UL) ÇMWU_NMIEN_REGION1WA_Pos (2UL) ÉMWU_NMIEN_REGION1WA_Msk (0x1UL << MWU_NMIEN_REGION1WA_Pos) ÑMWU_NMIEN_REGION1WA_Disabled (0UL) ÖMWU_NMIEN_REGION1WA_Enabled (1UL) àMWU_NMIEN_REGION0RA_Pos (1UL) âMWU_NMIEN_REGION0RA_Msk (0x1UL << MWU_NMIEN_REGION0RA_Pos) äMWU_NMIEN_REGION0RA_Disabled (0UL) ãMWU_NMIEN_REGION0RA_Enabled (1UL) éMWU_NMIEN_REGION0WA_Pos (0UL) èMWU_NMIEN_REGION0WA_Msk (0x1UL << MWU_NMIEN_REGION0WA_Pos) êMWU_NMIEN_REGION0WA_Disabled (0UL) ëMWU_NMIEN_REGION0WA_Enabled (1UL) óMWU_NMIENSET_PREGION1RA_Pos (27UL) òMWU_NMIENSET_PREGION1RA_Msk (0x1UL << MWU_NMIENSET_PREGION1RA_Pos) ôMWU_NMIENSET_PREGION1RA_Disabled (0UL) öMWU_NMIENSET_PREGION1RA_Enabled (1UL) õMWU_NMIENSET_PREGION1RA_Set (1UL) ûMWU_NMIENSET_PREGION1WA_Pos (26UL) üMWU_NMIENSET_PREGION1WA_Msk (0x1UL << MWU_NMIENSET_PREGION1WA_Pos) †MWU_NMIENSET_PREGION1WA_Disabled (0UL) °MWU_NMIENSET_PREGION1WA_Enabled (1UL) ¢MWU_NMIENSET_PREGION1WA_Set (1UL) •MWU_NMIENSET_PREGION0RA_Pos (25UL) ¶MWU_NMIENSET_PREGION0RA_Msk (0x1UL << MWU_NMIENSET_PREGION0RA_Pos) ßMWU_NMIENSET_PREGION0RA_Disabled (0UL) ®MWU_NMIENSET_PREGION0RA_Enabled (1UL) ©MWU_NMIENSET_PREGION0RA_Set (1UL) ¨MWU_NMIENSET_PREGION0WA_Pos (24UL) ≠MWU_NMIENSET_PREGION0WA_Msk (0x1UL << MWU_NMIENSET_PREGION0WA_Pos) ÆMWU_NMIENSET_PREGION0WA_Disabled (0UL) ØMWU_NMIENSET_PREGION0WA_Enabled (1UL) ∞MWU_NMIENSET_PREGION0WA_Set (1UL) ≥MWU_NMIENSET_REGION3RA_Pos (7UL) ¥MWU_NMIENSET_REGION3RA_Msk (0x1UL << MWU_NMIENSET_REGION3RA_Pos) µMWU_NMIENSET_REGION3RA_Disabled (0UL) ∂MWU_NMIENSET_REGION3RA_Enabled (1UL) ∑MWU_NMIENSET_REGION3RA_Set (1UL) ∫MWU_NMIENSET_REGION3WA_Pos (6UL) ªMWU_NMIENSET_REGION3WA_Msk (0x1UL << MWU_NMIENSET_REGION3WA_Pos) ºMWU_NMIENSET_REGION3WA_Disabled (0UL) ΩMWU_NMIENSET_REGION3WA_Enabled (1UL) æMWU_NMIENSET_REGION3WA_Set (1UL) ¡MWU_NMIENSET_REGION2RA_Pos (5UL) ¬MWU_NMIENSET_REGION2RA_Msk (0x1UL << MWU_NMIENSET_REGION2RA_Pos) √MWU_NMIENSET_REGION2RA_Disabled (0UL) ƒMWU_NMIENSET_REGION2RA_Enabled (1UL) ≈MWU_NMIENSET_REGION2RA_Set (1UL) »MWU_NMIENSET_REGION2WA_Pos (4UL) …MWU_NMIENSET_REGION2WA_Msk (0x1UL << MWU_NMIENSET_REGION2WA_Pos)  MWU_NMIENSET_REGION2WA_Disabled (0UL) ÀMWU_NMIENSET_REGION2WA_Enabled (1UL) ÃMWU_NMIENSET_REGION2WA_Set (1UL) œMWU_NMIENSET_REGION1RA_Pos (3UL) –MWU_NMIENSET_REGION1RA_Msk (0x1UL << MWU_NMIENSET_REGION1RA_Pos) —MWU_NMIENSET_REGION1RA_Disabled (0UL) “MWU_NMIENSET_REGION1RA_Enabled (1UL) ”MWU_NMIENSET_REGION1RA_Set (1UL) ÷MWU_NMIENSET_REGION1WA_Pos (2UL) ◊MWU_NMIENSET_REGION1WA_Msk (0x1UL << MWU_NMIENSET_REGION1WA_Pos) ÿMWU_NMIENSET_REGION1WA_Disabled (0UL) ŸMWU_NMIENSET_REGION1WA_Enabled (1UL) ⁄MWU_NMIENSET_REGION1WA_Set (1UL) ›MWU_NMIENSET_REGION0RA_Pos (1UL) ﬁMWU_NMIENSET_REGION0RA_Msk (0x1UL << MWU_NMIENSET_REGION0RA_Pos) ﬂMWU_NMIENSET_REGION0RA_Disabled (0UL) ‡MWU_NMIENSET_REGION0RA_Enabled (1UL) ·MWU_NMIENSET_REGION0RA_Set (1UL) ‰MWU_NMIENSET_REGION0WA_Pos (0UL) ÂMWU_NMIENSET_REGION0WA_Msk (0x1UL << MWU_NMIENSET_REGION0WA_Pos) ÊMWU_NMIENSET_REGION0WA_Disabled (0UL) ÁMWU_NMIENSET_REGION0WA_Enabled (1UL) ËMWU_NMIENSET_REGION0WA_Set (1UL) ÓMWU_NMIENCLR_PREGION1RA_Pos (27UL) ÔMWU_NMIENCLR_PREGION1RA_Msk (0x1UL << MWU_NMIENCLR_PREGION1RA_Pos) MWU_NMIENCLR_PREGION1RA_Disabled (0UL) ÒMWU_NMIENCLR_PREGION1RA_Enabled (1UL) ÚMWU_NMIENCLR_PREGION1RA_Clear (1UL) ıMWU_NMIENCLR_PREGION1WA_Pos (26UL) ˆMWU_NMIENCLR_PREGION1WA_Msk (0x1UL << MWU_NMIENCLR_PREGION1WA_Pos) ˜MWU_NMIENCLR_PREGION1WA_Disabled (0UL) ¯MWU_NMIENCLR_PREGION1WA_Enabled (1UL) ˘MWU_NMIENCLR_PREGION1WA_Clear (1UL) ¸MWU_NMIENCLR_PREGION0RA_Pos (25UL) ˝MWU_NMIENCLR_PREGION0RA_Msk (0x1UL << MWU_NMIENCLR_PREGION0RA_Pos) ˛MWU_NMIENCLR_PREGION0RA_Disabled (0UL) ˇMWU_NMIENCLR_PREGION0RA_Enabled (1UL) ÄMWU_NMIENCLR_PREGION0RA_Clear (1UL) ÉMWU_NMIENCLR_PREGION0WA_Pos (24UL) ÑMWU_NMIENCLR_PREGION0WA_Msk (0x1UL << MWU_NMIENCLR_PREGION0WA_Pos) ÖMWU_NMIENCLR_PREGION0WA_Disabled (0UL) ÜMWU_NMIENCLR_PREGION0WA_Enabled (1UL) áMWU_NMIENCLR_PREGION0WA_Clear (1UL) äMWU_NMIENCLR_REGION3RA_Pos (7UL) ãMWU_NMIENCLR_REGION3RA_Msk (0x1UL << MWU_NMIENCLR_REGION3RA_Pos) åMWU_NMIENCLR_REGION3RA_Disabled (0UL) çMWU_NMIENCLR_REGION3RA_Enabled (1UL) éMWU_NMIENCLR_REGION3RA_Clear (1UL) ëMWU_NMIENCLR_REGION3WA_Pos (6UL) íMWU_NMIENCLR_REGION3WA_Msk (0x1UL << MWU_NMIENCLR_REGION3WA_Pos) ìMWU_NMIENCLR_REGION3WA_Disabled (0UL) îMWU_NMIENCLR_REGION3WA_Enabled (1UL) ïMWU_NMIENCLR_REGION3WA_Clear (1UL) òMWU_NMIENCLR_REGION2RA_Pos (5UL) ôMWU_NMIENCLR_REGION2RA_Msk (0x1UL << MWU_NMIENCLR_REGION2RA_Pos) öMWU_NMIENCLR_REGION2RA_Disabled (0UL) õMWU_NMIENCLR_REGION2RA_Enabled (1UL) úMWU_NMIENCLR_REGION2RA_Clear (1UL) üMWU_NMIENCLR_REGION2WA_Pos (4UL) †MWU_NMIENCLR_REGION2WA_Msk (0x1UL << MWU_NMIENCLR_REGION2WA_Pos) °MWU_NMIENCLR_REGION2WA_Disabled (0UL) ¢MWU_NMIENCLR_REGION2WA_Enabled (1UL) £MWU_NMIENCLR_REGION2WA_Clear (1UL) ¶MWU_NMIENCLR_REGION1RA_Pos (3UL) ßMWU_NMIENCLR_REGION1RA_Msk (0x1UL << MWU_NMIENCLR_REGION1RA_Pos) ®MWU_NMIENCLR_REGION1RA_Disabled (0UL) ©MWU_NMIENCLR_REGION1RA_Enabled (1UL) ™MWU_NMIENCLR_REGION1RA_Clear (1UL) ≠MWU_NMIENCLR_REGION1WA_Pos (2UL) ÆMWU_NMIENCLR_REGION1WA_Msk (0x1UL << MWU_NMIENCLR_REGION1WA_Pos) ØMWU_NMIENCLR_REGION1WA_Disabled (0UL) ∞MWU_NMIENCLR_REGION1WA_Enabled (1UL) ±MWU_NMIENCLR_REGION1WA_Clear (1UL) ¥MWU_NMIENCLR_REGION0RA_Pos (1UL) µMWU_NMIENCLR_REGION0RA_Msk (0x1UL << MWU_NMIENCLR_REGION0RA_Pos) ∂MWU_NMIENCLR_REGION0RA_Disabled (0UL) ∑MWU_NMIENCLR_REGION0RA_Enabled (1UL) ∏MWU_NMIENCLR_REGION0RA_Clear (1UL) ªMWU_NMIENCLR_REGION0WA_Pos (0UL) ºMWU_NMIENCLR_REGION0WA_Msk (0x1UL << MWU_NMIENCLR_REGION0WA_Pos) ΩMWU_NMIENCLR_REGION0WA_Disabled (0UL) æMWU_NMIENCLR_REGION0WA_Enabled (1UL) øMWU_NMIENCLR_REGION0WA_Clear (1UL) ≈MWU_PERREGION_SUBSTATWA_SR31_Pos (31UL) ∆MWU_PERREGION_SUBSTATWA_SR31_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR31_Pos) «MWU_PERREGION_SUBSTATWA_SR31_NoAccess (0UL) »MWU_PERREGION_SUBSTATWA_SR31_Access (1UL) ÀMWU_PERREGION_SUBSTATWA_SR30_Pos (30UL) ÃMWU_PERREGION_SUBSTATWA_SR30_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR30_Pos) ÕMWU_PERREGION_SUBSTATWA_SR30_NoAccess (0UL) ŒMWU_PERREGION_SUBSTATWA_SR30_Access (1UL) —MWU_PERREGION_SUBSTATWA_SR29_Pos (29UL) “MWU_PERREGION_SUBSTATWA_SR29_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR29_Pos) ”MWU_PERREGION_SUBSTATWA_SR29_NoAccess (0UL) ‘MWU_PERREGION_SUBSTATWA_SR29_Access (1UL) ◊MWU_PERREGION_SUBSTATWA_SR28_Pos (28UL) ÿMWU_PERREGION_SUBSTATWA_SR28_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR28_Pos) ŸMWU_PERREGION_SUBSTATWA_SR28_NoAccess (0UL) ⁄MWU_PERREGION_SUBSTATWA_SR28_Access (1UL) ›MWU_PERREGION_SUBSTATWA_SR27_Pos (27UL) ﬁMWU_PERREGION_SUBSTATWA_SR27_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR27_Pos) ﬂMWU_PERREGION_SUBSTATWA_SR27_NoAccess (0UL) ‡MWU_PERREGION_SUBSTATWA_SR27_Access (1UL) „MWU_PERREGION_SUBSTATWA_SR26_Pos (26UL) ‰MWU_PERREGION_SUBSTATWA_SR26_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR26_Pos) ÂMWU_PERREGION_SUBSTATWA_SR26_NoAccess (0UL) ÊMWU_PERREGION_SUBSTATWA_SR26_Access (1UL) ÈMWU_PERREGION_SUBSTATWA_SR25_Pos (25UL) ÍMWU_PERREGION_SUBSTATWA_SR25_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR25_Pos) ÎMWU_PERREGION_SUBSTATWA_SR25_NoAccess (0UL) ÏMWU_PERREGION_SUBSTATWA_SR25_Access (1UL) ÔMWU_PERREGION_SUBSTATWA_SR24_Pos (24UL) MWU_PERREGION_SUBSTATWA_SR24_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR24_Pos) ÒMWU_PERREGION_SUBSTATWA_SR24_NoAccess (0UL) ÚMWU_PERREGION_SUBSTATWA_SR24_Access (1UL) ıMWU_PERREGION_SUBSTATWA_SR23_Pos (23UL) ˆMWU_PERREGION_SUBSTATWA_SR23_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR23_Pos) ˜MWU_PERREGION_SUBSTATWA_SR23_NoAccess (0UL) ¯MWU_PERREGION_SUBSTATWA_SR23_Access (1UL) ˚MWU_PERREGION_SUBSTATWA_SR22_Pos (22UL) ¸MWU_PERREGION_SUBSTATWA_SR22_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR22_Pos) ˝MWU_PERREGION_SUBSTATWA_SR22_NoAccess (0UL) ˛MWU_PERREGION_SUBSTATWA_SR22_Access (1UL) ÅMWU_PERREGION_SUBSTATWA_SR21_Pos (21UL) ÇMWU_PERREGION_SUBSTATWA_SR21_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR21_Pos) ÉMWU_PERREGION_SUBSTATWA_SR21_NoAccess (0UL) ÑMWU_PERREGION_SUBSTATWA_SR21_Access (1UL) áMWU_PERREGION_SUBSTATWA_SR20_Pos (20UL) àMWU_PERREGION_SUBSTATWA_SR20_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR20_Pos) âMWU_PERREGION_SUBSTATWA_SR20_NoAccess (0UL) äMWU_PERREGION_SUBSTATWA_SR20_Access (1UL) çMWU_PERREGION_SUBSTATWA_SR19_Pos (19UL) éMWU_PERREGION_SUBSTATWA_SR19_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR19_Pos) èMWU_PERREGION_SUBSTATWA_SR19_NoAccess (0UL) êMWU_PERREGION_SUBSTATWA_SR19_Access (1UL) ìMWU_PERREGION_SUBSTATWA_SR18_Pos (18UL) îMWU_PERREGION_SUBSTATWA_SR18_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR18_Pos) ïMWU_PERREGION_SUBSTATWA_SR18_NoAccess (0UL) ñMWU_PERREGION_SUBSTATWA_SR18_Access (1UL) ôMWU_PERREGION_SUBSTATWA_SR17_Pos (17UL) öMWU_PERREGION_SUBSTATWA_SR17_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR17_Pos) õMWU_PERREGION_SUBSTATWA_SR17_NoAccess (0UL) úMWU_PERREGION_SUBSTATWA_SR17_Access (1UL) üMWU_PERREGION_SUBSTATWA_SR16_Pos (16UL) †MWU_PERREGION_SUBSTATWA_SR16_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR16_Pos) °MWU_PERREGION_SUBSTATWA_SR16_NoAccess (0UL) ¢MWU_PERREGION_SUBSTATWA_SR16_Access (1UL) •MWU_PERREGION_SUBSTATWA_SR15_Pos (15UL) ¶MWU_PERREGION_SUBSTATWA_SR15_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR15_Pos) ßMWU_PERREGION_SUBSTATWA_SR15_NoAccess (0UL) ®MWU_PERREGION_SUBSTATWA_SR15_Access (1UL) ´MWU_PERREGION_SUBSTATWA_SR14_Pos (14UL) ¨MWU_PERREGION_SUBSTATWA_SR14_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR14_Pos) ≠MWU_PERREGION_SUBSTATWA_SR14_NoAccess (0UL) ÆMWU_PERREGION_SUBSTATWA_SR14_Access (1UL) ±MWU_PERREGION_SUBSTATWA_SR13_Pos (13UL) ≤MWU_PERREGION_SUBSTATWA_SR13_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR13_Pos) ≥MWU_PERREGION_SUBSTATWA_SR13_NoAccess (0UL) ¥MWU_PERREGION_SUBSTATWA_SR13_Access (1UL) ∑MWU_PERREGION_SUBSTATWA_SR12_Pos (12UL) ∏MWU_PERREGION_SUBSTATWA_SR12_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR12_Pos) πMWU_PERREGION_SUBSTATWA_SR12_NoAccess (0UL) ∫MWU_PERREGION_SUBSTATWA_SR12_Access (1UL) ΩMWU_PERREGION_SUBSTATWA_SR11_Pos (11UL) æMWU_PERREGION_SUBSTATWA_SR11_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR11_Pos) øMWU_PERREGION_SUBSTATWA_SR11_NoAccess (0UL) ¿MWU_PERREGION_SUBSTATWA_SR11_Access (1UL) √MWU_PERREGION_SUBSTATWA_SR10_Pos (10UL) ƒMWU_PERREGION_SUBSTATWA_SR10_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR10_Pos) ≈MWU_PERREGION_SUBSTATWA_SR10_NoAccess (0UL) ∆MWU_PERREGION_SUBSTATWA_SR10_Access (1UL) …MWU_PERREGION_SUBSTATWA_SR9_Pos (9UL)  MWU_PERREGION_SUBSTATWA_SR9_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR9_Pos) ÀMWU_PERREGION_SUBSTATWA_SR9_NoAccess (0UL) ÃMWU_PERREGION_SUBSTATWA_SR9_Access (1UL) œMWU_PERREGION_SUBSTATWA_SR8_Pos (8UL) –MWU_PERREGION_SUBSTATWA_SR8_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR8_Pos) —MWU_PERREGION_SUBSTATWA_SR8_NoAccess (0UL) “MWU_PERREGION_SUBSTATWA_SR8_Access (1UL) ’MWU_PERREGION_SUBSTATWA_SR7_Pos (7UL) ÷MWU_PERREGION_SUBSTATWA_SR7_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR7_Pos) ◊MWU_PERREGION_SUBSTATWA_SR7_NoAccess (0UL) ÿMWU_PERREGION_SUBSTATWA_SR7_Access (1UL) €MWU_PERREGION_SUBSTATWA_SR6_Pos (6UL) ‹MWU_PERREGION_SUBSTATWA_SR6_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR6_Pos) ›MWU_PERREGION_SUBSTATWA_SR6_NoAccess (0UL) ﬁMWU_PERREGION_SUBSTATWA_SR6_Access (1UL) ·MWU_PERREGION_SUBSTATWA_SR5_Pos (5UL) ‚MWU_PERREGION_SUBSTATWA_SR5_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR5_Pos) „MWU_PERREGION_SUBSTATWA_SR5_NoAccess (0UL) ‰MWU_PERREGION_SUBSTATWA_SR5_Access (1UL) ÁMWU_PERREGION_SUBSTATWA_SR4_Pos (4UL) ËMWU_PERREGION_SUBSTATWA_SR4_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR4_Pos) ÈMWU_PERREGION_SUBSTATWA_SR4_NoAccess (0UL) ÍMWU_PERREGION_SUBSTATWA_SR4_Access (1UL) ÌMWU_PERREGION_SUBSTATWA_SR3_Pos (3UL) ÓMWU_PERREGION_SUBSTATWA_SR3_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR3_Pos) ÔMWU_PERREGION_SUBSTATWA_SR3_NoAccess (0UL) MWU_PERREGION_SUBSTATWA_SR3_Access (1UL) ÛMWU_PERREGION_SUBSTATWA_SR2_Pos (2UL) ÙMWU_PERREGION_SUBSTATWA_SR2_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR2_Pos) ıMWU_PERREGION_SUBSTATWA_SR2_NoAccess (0UL) ˆMWU_PERREGION_SUBSTATWA_SR2_Access (1UL) ˘MWU_PERREGION_SUBSTATWA_SR1_Pos (1UL) ˙MWU_PERREGION_SUBSTATWA_SR1_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR1_Pos) ˚MWU_PERREGION_SUBSTATWA_SR1_NoAccess (0UL) ¸MWU_PERREGION_SUBSTATWA_SR1_Access (1UL) ˇMWU_PERREGION_SUBSTATWA_SR0_Pos (0UL) ÄMWU_PERREGION_SUBSTATWA_SR0_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR0_Pos) ÅMWU_PERREGION_SUBSTATWA_SR0_NoAccess (0UL) ÇMWU_PERREGION_SUBSTATWA_SR0_Access (1UL) àMWU_PERREGION_SUBSTATRA_SR31_Pos (31UL) âMWU_PERREGION_SUBSTATRA_SR31_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR31_Pos) äMWU_PERREGION_SUBSTATRA_SR31_NoAccess (0UL) ãMWU_PERREGION_SUBSTATRA_SR31_Access (1UL) éMWU_PERREGION_SUBSTATRA_SR30_Pos (30UL) èMWU_PERREGION_SUBSTATRA_SR30_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR30_Pos) êMWU_PERREGION_SUBSTATRA_SR30_NoAccess (0UL) ëMWU_PERREGION_SUBSTATRA_SR30_Access (1UL) îMWU_PERREGION_SUBSTATRA_SR29_Pos (29UL) ïMWU_PERREGION_SUBSTATRA_SR29_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR29_Pos) ñMWU_PERREGION_SUBSTATRA_SR29_NoAccess (0UL) óMWU_PERREGION_SUBSTATRA_SR29_Access (1UL) öMWU_PERREGION_SUBSTATRA_SR28_Pos (28UL) õMWU_PERREGION_SUBSTATRA_SR28_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR28_Pos) úMWU_PERREGION_SUBSTATRA_SR28_NoAccess (0UL) ùMWU_PERREGION_SUBSTATRA_SR28_Access (1UL) †MWU_PERREGION_SUBSTATRA_SR27_Pos (27UL) °MWU_PERREGION_SUBSTATRA_SR27_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR27_Pos) ¢MWU_PERREGION_SUBSTATRA_SR27_NoAccess (0UL) £MWU_PERREGION_SUBSTATRA_SR27_Access (1UL) ¶MWU_PERREGION_SUBSTATRA_SR26_Pos (26UL) ßMWU_PERREGION_SUBSTATRA_SR26_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR26_Pos) ®MWU_PERREGION_SUBSTATRA_SR26_NoAccess (0UL) ©MWU_PERREGION_SUBSTATRA_SR26_Access (1UL) ¨MWU_PERREGION_SUBSTATRA_SR25_Pos (25UL) ≠MWU_PERREGION_SUBSTATRA_SR25_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR25_Pos) ÆMWU_PERREGION_SUBSTATRA_SR25_NoAccess (0UL) ØMWU_PERREGION_SUBSTATRA_SR25_Access (1UL) ≤MWU_PERREGION_SUBSTATRA_SR24_Pos (24UL) ≥MWU_PERREGION_SUBSTATRA_SR24_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR24_Pos) ¥MWU_PERREGION_SUBSTATRA_SR24_NoAccess (0UL) µMWU_PERREGION_SUBSTATRA_SR24_Access (1UL) ∏MWU_PERREGION_SUBSTATRA_SR23_Pos (23UL) πMWU_PERREGION_SUBSTATRA_SR23_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR23_Pos) ∫MWU_PERREGION_SUBSTATRA_SR23_NoAccess (0UL) ªMWU_PERREGION_SUBSTATRA_SR23_Access (1UL) æMWU_PERREGION_SUBSTATRA_SR22_Pos (22UL) øMWU_PERREGION_SUBSTATRA_SR22_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR22_Pos) ¿MWU_PERREGION_SUBSTATRA_SR22_NoAccess (0UL) ¡MWU_PERREGION_SUBSTATRA_SR22_Access (1UL) ƒMWU_PERREGION_SUBSTATRA_SR21_Pos (21UL) ≈MWU_PERREGION_SUBSTATRA_SR21_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR21_Pos) ∆MWU_PERREGION_SUBSTATRA_SR21_NoAccess (0UL) «MWU_PERREGION_SUBSTATRA_SR21_Access (1UL)  MWU_PERREGION_SUBSTATRA_SR20_Pos (20UL) ÀMWU_PERREGION_SUBSTATRA_SR20_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR20_Pos) ÃMWU_PERREGION_SUBSTATRA_SR20_NoAccess (0UL) ÕMWU_PERREGION_SUBSTATRA_SR20_Access (1UL) –MWU_PERREGION_SUBSTATRA_SR19_Pos (19UL) —MWU_PERREGION_SUBSTATRA_SR19_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR19_Pos) “MWU_PERREGION_SUBSTATRA_SR19_NoAccess (0UL) ”MWU_PERREGION_SUBSTATRA_SR19_Access (1UL) ÷MWU_PERREGION_SUBSTATRA_SR18_Pos (18UL) ◊MWU_PERREGION_SUBSTATRA_SR18_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR18_Pos) ÿMWU_PERREGION_SUBSTATRA_SR18_NoAccess (0UL) ŸMWU_PERREGION_SUBSTATRA_SR18_Access (1UL) ‹MWU_PERREGION_SUBSTATRA_SR17_Pos (17UL) ›MWU_PERREGION_SUBSTATRA_SR17_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR17_Pos) ﬁMWU_PERREGION_SUBSTATRA_SR17_NoAccess (0UL) ﬂMWU_PERREGION_SUBSTATRA_SR17_Access (1UL) ‚MWU_PERREGION_SUBSTATRA_SR16_Pos (16UL) „MWU_PERREGION_SUBSTATRA_SR16_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR16_Pos) ‰MWU_PERREGION_SUBSTATRA_SR16_NoAccess (0UL) ÂMWU_PERREGION_SUBSTATRA_SR16_Access (1UL) ËMWU_PERREGION_SUBSTATRA_SR15_Pos (15UL) ÈMWU_PERREGION_SUBSTATRA_SR15_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR15_Pos) ÍMWU_PERREGION_SUBSTATRA_SR15_NoAccess (0UL) ÎMWU_PERREGION_SUBSTATRA_SR15_Access (1UL) ÓMWU_PERREGION_SUBSTATRA_SR14_Pos (14UL) ÔMWU_PERREGION_SUBSTATRA_SR14_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR14_Pos) MWU_PERREGION_SUBSTATRA_SR14_NoAccess (0UL) ÒMWU_PERREGION_SUBSTATRA_SR14_Access (1UL) ÙMWU_PERREGION_SUBSTATRA_SR13_Pos (13UL) ıMWU_PERREGION_SUBSTATRA_SR13_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR13_Pos) ˆMWU_PERREGION_SUBSTATRA_SR13_NoAccess (0UL) ˜MWU_PERREGION_SUBSTATRA_SR13_Access (1UL) ˙MWU_PERREGION_SUBSTATRA_SR12_Pos (12UL) ˚MWU_PERREGION_SUBSTATRA_SR12_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR12_Pos) ¸MWU_PERREGION_SUBSTATRA_SR12_NoAccess (0UL) ˝MWU_PERREGION_SUBSTATRA_SR12_Access (1UL) ÄMWU_PERREGION_SUBSTATRA_SR11_Pos (11UL) ÅMWU_PERREGION_SUBSTATRA_SR11_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR11_Pos) ÇMWU_PERREGION_SUBSTATRA_SR11_NoAccess (0UL) ÉMWU_PERREGION_SUBSTATRA_SR11_Access (1UL) ÜMWU_PERREGION_SUBSTATRA_SR10_Pos (10UL) áMWU_PERREGION_SUBSTATRA_SR10_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR10_Pos) àMWU_PERREGION_SUBSTATRA_SR10_NoAccess (0UL) âMWU_PERREGION_SUBSTATRA_SR10_Access (1UL) åMWU_PERREGION_SUBSTATRA_SR9_Pos (9UL) çMWU_PERREGION_SUBSTATRA_SR9_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR9_Pos) éMWU_PERREGION_SUBSTATRA_SR9_NoAccess (0UL) èMWU_PERREGION_SUBSTATRA_SR9_Access (1UL) íMWU_PERREGION_SUBSTATRA_SR8_Pos (8UL) ìMWU_PERREGION_SUBSTATRA_SR8_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR8_Pos) îMWU_PERREGION_SUBSTATRA_SR8_NoAccess (0UL) ïMWU_PERREGION_SUBSTATRA_SR8_Access (1UL) òMWU_PERREGION_SUBSTATRA_SR7_Pos (7UL) ôMWU_PERREGION_SUBSTATRA_SR7_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR7_Pos) öMWU_PERREGION_SUBSTATRA_SR7_NoAccess (0UL) õMWU_PERREGION_SUBSTATRA_SR7_Access (1UL) ûMWU_PERREGION_SUBSTATRA_SR6_Pos (6UL) üMWU_PERREGION_SUBSTATRA_SR6_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR6_Pos) †MWU_PERREGION_SUBSTATRA_SR6_NoAccess (0UL) °MWU_PERREGION_SUBSTATRA_SR6_Access (1UL) §MWU_PERREGION_SUBSTATRA_SR5_Pos (5UL) •MWU_PERREGION_SUBSTATRA_SR5_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR5_Pos) ¶MWU_PERREGION_SUBSTATRA_SR5_NoAccess (0UL) ßMWU_PERREGION_SUBSTATRA_SR5_Access (1UL) ™MWU_PERREGION_SUBSTATRA_SR4_Pos (4UL) ´MWU_PERREGION_SUBSTATRA_SR4_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR4_Pos) ¨MWU_PERREGION_SUBSTATRA_SR4_NoAccess (0UL) ≠MWU_PERREGION_SUBSTATRA_SR4_Access (1UL) ∞MWU_PERREGION_SUBSTATRA_SR3_Pos (3UL) ±MWU_PERREGION_SUBSTATRA_SR3_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR3_Pos) ≤MWU_PERREGION_SUBSTATRA_SR3_NoAccess (0UL) ≥MWU_PERREGION_SUBSTATRA_SR3_Access (1UL) ∂MWU_PERREGION_SUBSTATRA_SR2_Pos (2UL) ∑MWU_PERREGION_SUBSTATRA_SR2_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR2_Pos) ∏MWU_PERREGION_SUBSTATRA_SR2_NoAccess (0UL) πMWU_PERREGION_SUBSTATRA_SR2_Access (1UL) ºMWU_PERREGION_SUBSTATRA_SR1_Pos (1UL) ΩMWU_PERREGION_SUBSTATRA_SR1_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR1_Pos) æMWU_PERREGION_SUBSTATRA_SR1_NoAccess (0UL) øMWU_PERREGION_SUBSTATRA_SR1_Access (1UL) ¬MWU_PERREGION_SUBSTATRA_SR0_Pos (0UL) √MWU_PERREGION_SUBSTATRA_SR0_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR0_Pos) ƒMWU_PERREGION_SUBSTATRA_SR0_NoAccess (0UL) ≈MWU_PERREGION_SUBSTATRA_SR0_Access (1UL) ÀMWU_REGIONEN_PRGN1RA_Pos (27UL) ÃMWU_REGIONEN_PRGN1RA_Msk (0x1UL << MWU_REGIONEN_PRGN1RA_Pos) ÕMWU_REGIONEN_PRGN1RA_Disable (0UL) ŒMWU_REGIONEN_PRGN1RA_Enable (1UL) —MWU_REGIONEN_PRGN1WA_Pos (26UL) “MWU_REGIONEN_PRGN1WA_Msk (0x1UL << MWU_REGIONEN_PRGN1WA_Pos) ”MWU_REGIONEN_PRGN1WA_Disable (0UL) ‘MWU_REGIONEN_PRGN1WA_Enable (1UL) ◊MWU_REGIONEN_PRGN0RA_Pos (25UL) ÿMWU_REGIONEN_PRGN0RA_Msk (0x1UL << MWU_REGIONEN_PRGN0RA_Pos) ŸMWU_REGIONEN_PRGN0RA_Disable (0UL) ⁄MWU_REGIONEN_PRGN0RA_Enable (1UL) ›MWU_REGIONEN_PRGN0WA_Pos (24UL) ﬁMWU_REGIONEN_PRGN0WA_Msk (0x1UL << MWU_REGIONEN_PRGN0WA_Pos) ﬂMWU_REGIONEN_PRGN0WA_Disable (0UL) ‡MWU_REGIONEN_PRGN0WA_Enable (1UL) „MWU_REGIONEN_RGN3RA_Pos (7UL) ‰MWU_REGIONEN_RGN3RA_Msk (0x1UL << MWU_REGIONEN_RGN3RA_Pos) ÂMWU_REGIONEN_RGN3RA_Disable (0UL) ÊMWU_REGIONEN_RGN3RA_Enable (1UL) ÈMWU_REGIONEN_RGN3WA_Pos (6UL) ÍMWU_REGIONEN_RGN3WA_Msk (0x1UL << MWU_REGIONEN_RGN3WA_Pos) ÎMWU_REGIONEN_RGN3WA_Disable (0UL) ÏMWU_REGIONEN_RGN3WA_Enable (1UL) ÔMWU_REGIONEN_RGN2RA_Pos (5UL) MWU_REGIONEN_RGN2RA_Msk (0x1UL << MWU_REGIONEN_RGN2RA_Pos) ÒMWU_REGIONEN_RGN2RA_Disable (0UL) ÚMWU_REGIONEN_RGN2RA_Enable (1UL) ıMWU_REGIONEN_RGN2WA_Pos (4UL) ˆMWU_REGIONEN_RGN2WA_Msk (0x1UL << MWU_REGIONEN_RGN2WA_Pos) ˜MWU_REGIONEN_RGN2WA_Disable (0UL) ¯MWU_REGIONEN_RGN2WA_Enable (1UL) ˚MWU_REGIONEN_RGN1RA_Pos (3UL) ¸MWU_REGIONEN_RGN1RA_Msk (0x1UL << MWU_REGIONEN_RGN1RA_Pos) ˝MWU_REGIONEN_RGN1RA_Disable (0UL) ˛MWU_REGIONEN_RGN1RA_Enable (1UL) ÅMWU_REGIONEN_RGN1WA_Pos (2UL) ÇMWU_REGIONEN_RGN1WA_Msk (0x1UL << MWU_REGIONEN_RGN1WA_Pos) ÉMWU_REGIONEN_RGN1WA_Disable (0UL) ÑMWU_REGIONEN_RGN1WA_Enable (1UL) áMWU_REGIONEN_RGN0RA_Pos (1UL) àMWU_REGIONEN_RGN0RA_Msk (0x1UL << MWU_REGIONEN_RGN0RA_Pos) âMWU_REGIONEN_RGN0RA_Disable (0UL) äMWU_REGIONEN_RGN0RA_Enable (1UL) çMWU_REGIONEN_RGN0WA_Pos (0UL) éMWU_REGIONEN_RGN0WA_Msk (0x1UL << MWU_REGIONEN_RGN0WA_Pos) èMWU_REGIONEN_RGN0WA_Disable (0UL) êMWU_REGIONEN_RGN0WA_Enable (1UL) ñMWU_REGIONENSET_PRGN1RA_Pos (27UL) óMWU_REGIONENSET_PRGN1RA_Msk (0x1UL << MWU_REGIONENSET_PRGN1RA_Pos) òMWU_REGIONENSET_PRGN1RA_Disabled (0UL) ôMWU_REGIONENSET_PRGN1RA_Enabled (1UL) öMWU_REGIONENSET_PRGN1RA_Set (1UL) ùMWU_REGIONENSET_PRGN1WA_Pos (26UL) ûMWU_REGIONENSET_PRGN1WA_Msk (0x1UL << MWU_REGIONENSET_PRGN1WA_Pos) üMWU_REGIONENSET_PRGN1WA_Disabled (0UL) †MWU_REGIONENSET_PRGN1WA_Enabled (1UL) °MWU_REGIONENSET_PRGN1WA_Set (1UL) §MWU_REGIONENSET_PRGN0RA_Pos (25UL) •MWU_REGIONENSET_PRGN0RA_Msk (0x1UL << MWU_REGIONENSET_PRGN0RA_Pos) ¶MWU_REGIONENSET_PRGN0RA_Disabled (0UL) ßMWU_REGIONENSET_PRGN0RA_Enabled (1UL) ®MWU_REGIONENSET_PRGN0RA_Set (1UL) ´MWU_REGIONENSET_PRGN0WA_Pos (24UL) ¨MWU_REGIONENSET_PRGN0WA_Msk (0x1UL << MWU_REGIONENSET_PRGN0WA_Pos) ≠MWU_REGIONENSET_PRGN0WA_Disabled (0UL) ÆMWU_REGIONENSET_PRGN0WA_Enabled (1UL) ØMWU_REGIONENSET_PRGN0WA_Set (1UL) ≤MWU_REGIONENSET_RGN3RA_Pos (7UL) ≥MWU_REGIONENSET_RGN3RA_Msk (0x1UL << MWU_REGIONENSET_RGN3RA_Pos) ¥MWU_REGIONENSET_RGN3RA_Disabled (0UL) µMWU_REGIONENSET_RGN3RA_Enabled (1UL) ∂MWU_REGIONENSET_RGN3RA_Set (1UL) πMWU_REGIONENSET_RGN3WA_Pos (6UL) ∫MWU_REGIONENSET_RGN3WA_Msk (0x1UL << MWU_REGIONENSET_RGN3WA_Pos) ªMWU_REGIONENSET_RGN3WA_Disabled (0UL) ºMWU_REGIONENSET_RGN3WA_Enabled (1UL) ΩMWU_REGIONENSET_RGN3WA_Set (1UL) ¿MWU_REGIONENSET_RGN2RA_Pos (5UL) ¡MWU_REGIONENSET_RGN2RA_Msk (0x1UL << MWU_REGIONENSET_RGN2RA_Pos) ¬MWU_REGIONENSET_RGN2RA_Disabled (0UL) √MWU_REGIONENSET_RGN2RA_Enabled (1UL) ƒMWU_REGIONENSET_RGN2RA_Set (1UL) «MWU_REGIONENSET_RGN2WA_Pos (4UL) »MWU_REGIONENSET_RGN2WA_Msk (0x1UL << MWU_REGIONENSET_RGN2WA_Pos) …MWU_REGIONENSET_RGN2WA_Disabled (0UL)  MWU_REGIONENSET_RGN2WA_Enabled (1UL) ÀMWU_REGIONENSET_RGN2WA_Set (1UL) ŒMWU_REGIONENSET_RGN1RA_Pos (3UL) œMWU_REGIONENSET_RGN1RA_Msk (0x1UL << MWU_REGIONENSET_RGN1RA_Pos) –MWU_REGIONENSET_RGN1RA_Disabled (0UL) —MWU_REGIONENSET_RGN1RA_Enabled (1UL) “MWU_REGIONENSET_RGN1RA_Set (1UL) ’MWU_REGIONENSET_RGN1WA_Pos (2UL) ÷MWU_REGIONENSET_RGN1WA_Msk (0x1UL << MWU_REGIONENSET_RGN1WA_Pos) ◊MWU_REGIONENSET_RGN1WA_Disabled (0UL) ÿMWU_REGIONENSET_RGN1WA_Enabled (1UL) ŸMWU_REGIONENSET_RGN1WA_Set (1UL) ‹MWU_REGIONENSET_RGN0RA_Pos (1UL) ›MWU_REGIONENSET_RGN0RA_Msk (0x1UL << MWU_REGIONENSET_RGN0RA_Pos) ﬁMWU_REGIONENSET_RGN0RA_Disabled (0UL) ﬂMWU_REGIONENSET_RGN0RA_Enabled (1UL) ‡MWU_REGIONENSET_RGN0RA_Set (1UL) „MWU_REGIONENSET_RGN0WA_Pos (0UL) ‰MWU_REGIONENSET_RGN0WA_Msk (0x1UL << MWU_REGIONENSET_RGN0WA_Pos) ÂMWU_REGIONENSET_RGN0WA_Disabled (0UL) ÊMWU_REGIONENSET_RGN0WA_Enabled (1UL) ÁMWU_REGIONENSET_RGN0WA_Set (1UL) ÌMWU_REGIONENCLR_PRGN1RA_Pos (27UL) ÓMWU_REGIONENCLR_PRGN1RA_Msk (0x1UL << MWU_REGIONENCLR_PRGN1RA_Pos) ÔMWU_REGIONENCLR_PRGN1RA_Disabled (0UL) MWU_REGIONENCLR_PRGN1RA_Enabled (1UL) ÒMWU_REGIONENCLR_PRGN1RA_Clear (1UL) ÙMWU_REGIONENCLR_PRGN1WA_Pos (26UL) ıMWU_REGIONENCLR_PRGN1WA_Msk (0x1UL << MWU_REGIONENCLR_PRGN1WA_Pos) ˆMWU_REGIONENCLR_PRGN1WA_Disabled (0UL) ˜MWU_REGIONENCLR_PRGN1WA_Enabled (1UL) ¯MWU_REGIONENCLR_PRGN1WA_Clear (1UL) ˚MWU_REGIONENCLR_PRGN0RA_Pos (25UL) ¸MWU_REGIONENCLR_PRGN0RA_Msk (0x1UL << MWU_REGIONENCLR_PRGN0RA_Pos) ˝MWU_REGIONENCLR_PRGN0RA_Disabled (0UL) ˛MWU_REGIONENCLR_PRGN0RA_Enabled (1UL) ˇMWU_REGIONENCLR_PRGN0RA_Clear (1UL) ÇMWU_REGIONENCLR_PRGN0WA_Pos (24UL) ÉMWU_REGIONENCLR_PRGN0WA_Msk (0x1UL << MWU_REGIONENCLR_PRGN0WA_Pos) ÑMWU_REGIONENCLR_PRGN0WA_Disabled (0UL) ÖMWU_REGIONENCLR_PRGN0WA_Enabled (1UL) ÜMWU_REGIONENCLR_PRGN0WA_Clear (1UL) âMWU_REGIONENCLR_RGN3RA_Pos (7UL) äMWU_REGIONENCLR_RGN3RA_Msk (0x1UL << MWU_REGIONENCLR_RGN3RA_Pos) ãMWU_REGIONENCLR_RGN3RA_Disabled (0UL) åMWU_REGIONENCLR_RGN3RA_Enabled (1UL) çMWU_REGIONENCLR_RGN3RA_Clear (1UL) êMWU_REGIONENCLR_RGN3WA_Pos (6UL) ëMWU_REGIONENCLR_RGN3WA_Msk (0x1UL << MWU_REGIONENCLR_RGN3WA_Pos) íMWU_REGIONENCLR_RGN3WA_Disabled (0UL) ìMWU_REGIONENCLR_RGN3WA_Enabled (1UL) îMWU_REGIONENCLR_RGN3WA_Clear (1UL) óMWU_REGIONENCLR_RGN2RA_Pos (5UL) òMWU_REGIONENCLR_RGN2RA_Msk (0x1UL << MWU_REGIONENCLR_RGN2RA_Pos) ôMWU_REGIONENCLR_RGN2RA_Disabled (0UL) öMWU_REGIONENCLR_RGN2RA_Enabled (1UL) õMWU_REGIONENCLR_RGN2RA_Clear (1UL) ûMWU_REGIONENCLR_RGN2WA_Pos (4UL) üMWU_REGIONENCLR_RGN2WA_Msk (0x1UL << MWU_REGIONENCLR_RGN2WA_Pos) †MWU_REGIONENCLR_RGN2WA_Disabled (0UL) °MWU_REGIONENCLR_RGN2WA_Enabled (1UL) ¢MWU_REGIONENCLR_RGN2WA_Clear (1UL) •MWU_REGIONENCLR_RGN1RA_Pos (3UL) ¶MWU_REGIONENCLR_RGN1RA_Msk (0x1UL << MWU_REGIONENCLR_RGN1RA_Pos) ßMWU_REGIONENCLR_RGN1RA_Disabled (0UL) ®MWU_REGIONENCLR_RGN1RA_Enabled (1UL) ©MWU_REGIONENCLR_RGN1RA_Clear (1UL) ¨MWU_REGIONENCLR_RGN1WA_Pos (2UL) ≠MWU_REGIONENCLR_RGN1WA_Msk (0x1UL << MWU_REGIONENCLR_RGN1WA_Pos) ÆMWU_REGIONENCLR_RGN1WA_Disabled (0UL) ØMWU_REGIONENCLR_RGN1WA_Enabled (1UL) ∞MWU_REGIONENCLR_RGN1WA_Clear (1UL) ≥MWU_REGIONENCLR_RGN0RA_Pos (1UL) ¥MWU_REGIONENCLR_RGN0RA_Msk (0x1UL << MWU_REGIONENCLR_RGN0RA_Pos) µMWU_REGIONENCLR_RGN0RA_Disabled (0UL) ∂MWU_REGIONENCLR_RGN0RA_Enabled (1UL) ∑MWU_REGIONENCLR_RGN0RA_Clear (1UL) ∫MWU_REGIONENCLR_RGN0WA_Pos (0UL) ªMWU_REGIONENCLR_RGN0WA_Msk (0x1UL << MWU_REGIONENCLR_RGN0WA_Pos) ºMWU_REGIONENCLR_RGN0WA_Disabled (0UL) ΩMWU_REGIONENCLR_RGN0WA_Enabled (1UL) æMWU_REGIONENCLR_RGN0WA_Clear (1UL) ƒMWU_REGION_START_START_Pos (0UL) ≈MWU_REGION_START_START_Msk (0xFFFFFFFFUL << MWU_REGION_START_START_Pos) ÀMWU_REGION_END_END_Pos (0UL) ÃMWU_REGION_END_END_Msk (0xFFFFFFFFUL << MWU_REGION_END_END_Pos) “MWU_PREGION_START_START_Pos (0UL) ”MWU_PREGION_START_START_Msk (0xFFFFFFFFUL << MWU_PREGION_START_START_Pos) ŸMWU_PREGION_END_END_Pos (0UL) ⁄MWU_PREGION_END_END_Msk (0xFFFFFFFFUL << MWU_PREGION_END_END_Pos) ‡MWU_PREGION_SUBS_SR31_Pos (31UL) ·MWU_PREGION_SUBS_SR31_Msk (0x1UL << MWU_PREGION_SUBS_SR31_Pos) ‚MWU_PREGION_SUBS_SR31_Exclude (0UL) „MWU_PREGION_SUBS_SR31_Include (1UL) ÊMWU_PREGION_SUBS_SR30_Pos (30UL) ÁMWU_PREGION_SUBS_SR30_Msk (0x1UL << MWU_PREGION_SUBS_SR30_Pos) ËMWU_PREGION_SUBS_SR30_Exclude (0UL) ÈMWU_PREGION_SUBS_SR30_Include (1UL) ÏMWU_PREGION_SUBS_SR29_Pos (29UL) ÌMWU_PREGION_SUBS_SR29_Msk (0x1UL << MWU_PREGION_SUBS_SR29_Pos) ÓMWU_PREGION_SUBS_SR29_Exclude (0UL) ÔMWU_PREGION_SUBS_SR29_Include (1UL) ÚMWU_PREGION_SUBS_SR28_Pos (28UL) ÛMWU_PREGION_SUBS_SR28_Msk (0x1UL << MWU_PREGION_SUBS_SR28_Pos) ÙMWU_PREGION_SUBS_SR28_Exclude (0UL) ıMWU_PREGION_SUBS_SR28_Include (1UL) ¯MWU_PREGION_SUBS_SR27_Pos (27UL) ˘MWU_PREGION_SUBS_SR27_Msk (0x1UL << MWU_PREGION_SUBS_SR27_Pos) ˙MWU_PREGION_SUBS_SR27_Exclude (0UL) ˚MWU_PREGION_SUBS_SR27_Include (1UL) ˛MWU_PREGION_SUBS_SR26_Pos (26UL) ˇMWU_PREGION_SUBS_SR26_Msk (0x1UL << MWU_PREGION_SUBS_SR26_Pos) ÄMWU_PREGION_SUBS_SR26_Exclude (0UL) ÅMWU_PREGION_SUBS_SR26_Include (1UL) ÑMWU_PREGION_SUBS_SR25_Pos (25UL) ÖMWU_PREGION_SUBS_SR25_Msk (0x1UL << MWU_PREGION_SUBS_SR25_Pos) ÜMWU_PREGION_SUBS_SR25_Exclude (0UL) áMWU_PREGION_SUBS_SR25_Include (1UL) äMWU_PREGION_SUBS_SR24_Pos (24UL) ãMWU_PREGION_SUBS_SR24_Msk (0x1UL << MWU_PREGION_SUBS_SR24_Pos) åMWU_PREGION_SUBS_SR24_Exclude (0UL) çMWU_PREGION_SUBS_SR24_Include (1UL) êMWU_PREGION_SUBS_SR23_Pos (23UL) ëMWU_PREGION_SUBS_SR23_Msk (0x1UL << MWU_PREGION_SUBS_SR23_Pos) íMWU_PREGION_SUBS_SR23_Exclude (0UL) ìMWU_PREGION_SUBS_SR23_Include (1UL) ñMWU_PREGION_SUBS_SR22_Pos (22UL) óMWU_PREGION_SUBS_SR22_Msk (0x1UL << MWU_PREGION_SUBS_SR22_Pos) òMWU_PREGION_SUBS_SR22_Exclude (0UL) ôMWU_PREGION_SUBS_SR22_Include (1UL) úMWU_PREGION_SUBS_SR21_Pos (21UL) ùMWU_PREGION_SUBS_SR21_Msk (0x1UL << MWU_PREGION_SUBS_SR21_Pos) ûMWU_PREGION_SUBS_SR21_Exclude (0UL) üMWU_PREGION_SUBS_SR21_Include (1UL) ¢MWU_PREGION_SUBS_SR20_Pos (20UL) £MWU_PREGION_SUBS_SR20_Msk (0x1UL << MWU_PREGION_SUBS_SR20_Pos) §MWU_PREGION_SUBS_SR20_Exclude (0UL) •MWU_PREGION_SUBS_SR20_Include (1UL) ®MWU_PREGION_SUBS_SR19_Pos (19UL) ©MWU_PREGION_SUBS_SR19_Msk (0x1UL << MWU_PREGION_SUBS_SR19_Pos) ™MWU_PREGION_SUBS_SR19_Exclude (0UL) ´MWU_PREGION_SUBS_SR19_Include (1UL) ÆMWU_PREGION_SUBS_SR18_Pos (18UL) ØMWU_PREGION_SUBS_SR18_Msk (0x1UL << MWU_PREGION_SUBS_SR18_Pos) ∞MWU_PREGION_SUBS_SR18_Exclude (0UL) ±MWU_PREGION_SUBS_SR18_Include (1UL) ¥MWU_PREGION_SUBS_SR17_Pos (17UL) µMWU_PREGION_SUBS_SR17_Msk (0x1UL << MWU_PREGION_SUBS_SR17_Pos) ∂MWU_PREGION_SUBS_SR17_Exclude (0UL) ∑MWU_PREGION_SUBS_SR17_Include (1UL) ∫MWU_PREGION_SUBS_SR16_Pos (16UL) ªMWU_PREGION_SUBS_SR16_Msk (0x1UL << MWU_PREGION_SUBS_SR16_Pos) ºMWU_PREGION_SUBS_SR16_Exclude (0UL) ΩMWU_PREGION_SUBS_SR16_Include (1UL) ¿MWU_PREGION_SUBS_SR15_Pos (15UL) ¡MWU_PREGION_SUBS_SR15_Msk (0x1UL << MWU_PREGION_SUBS_SR15_Pos) ¬MWU_PREGION_SUBS_SR15_Exclude (0UL) √MWU_PREGION_SUBS_SR15_Include (1UL) ∆MWU_PREGION_SUBS_SR14_Pos (14UL) «MWU_PREGION_SUBS_SR14_Msk (0x1UL << MWU_PREGION_SUBS_SR14_Pos) »MWU_PREGION_SUBS_SR14_Exclude (0UL) …MWU_PREGION_SUBS_SR14_Include (1UL) ÃMWU_PREGION_SUBS_SR13_Pos (13UL) ÕMWU_PREGION_SUBS_SR13_Msk (0x1UL << MWU_PREGION_SUBS_SR13_Pos) ŒMWU_PREGION_SUBS_SR13_Exclude (0UL) œMWU_PREGION_SUBS_SR13_Include (1UL) “MWU_PREGION_SUBS_SR12_Pos (12UL) ”MWU_PREGION_SUBS_SR12_Msk (0x1UL << MWU_PREGION_SUBS_SR12_Pos) ‘MWU_PREGION_SUBS_SR12_Exclude (0UL) ’MWU_PREGION_SUBS_SR12_Include (1UL) ÿMWU_PREGION_SUBS_SR11_Pos (11UL) ŸMWU_PREGION_SUBS_SR11_Msk (0x1UL << MWU_PREGION_SUBS_SR11_Pos) ⁄MWU_PREGION_SUBS_SR11_Exclude (0UL) €MWU_PREGION_SUBS_SR11_Include (1UL) ﬁMWU_PREGION_SUBS_SR10_Pos (10UL) ﬂMWU_PREGION_SUBS_SR10_Msk (0x1UL << MWU_PREGION_SUBS_SR10_Pos) ‡MWU_PREGION_SUBS_SR10_Exclude (0UL) ·MWU_PREGION_SUBS_SR10_Include (1UL) ‰MWU_PREGION_SUBS_SR9_Pos (9UL) ÂMWU_PREGION_SUBS_SR9_Msk (0x1UL << MWU_PREGION_SUBS_SR9_Pos) ÊMWU_PREGION_SUBS_SR9_Exclude (0UL) ÁMWU_PREGION_SUBS_SR9_Include (1UL) ÍMWU_PREGION_SUBS_SR8_Pos (8UL) ÎMWU_PREGION_SUBS_SR8_Msk (0x1UL << MWU_PREGION_SUBS_SR8_Pos) ÏMWU_PREGION_SUBS_SR8_Exclude (0UL) ÌMWU_PREGION_SUBS_SR8_Include (1UL) MWU_PREGION_SUBS_SR7_Pos (7UL) ÒMWU_PREGION_SUBS_SR7_Msk (0x1UL << MWU_PREGION_SUBS_SR7_Pos) ÚMWU_PREGION_SUBS_SR7_Exclude (0UL) ÛMWU_PREGION_SUBS_SR7_Include (1UL) ˆMWU_PREGION_SUBS_SR6_Pos (6UL) ˜MWU_PREGION_SUBS_SR6_Msk (0x1UL << MWU_PREGION_SUBS_SR6_Pos) ¯MWU_PREGION_SUBS_SR6_Exclude (0UL) ˘MWU_PREGION_SUBS_SR6_Include (1UL) ¸MWU_PREGION_SUBS_SR5_Pos (5UL) ˝MWU_PREGION_SUBS_SR5_Msk (0x1UL << MWU_PREGION_SUBS_SR5_Pos) ˛MWU_PREGION_SUBS_SR5_Exclude (0UL) ˇMWU_PREGION_SUBS_SR5_Include (1UL) Ç MWU_PREGION_SUBS_SR4_Pos (4UL) É MWU_PREGION_SUBS_SR4_Msk (0x1UL << MWU_PREGION_SUBS_SR4_Pos) Ñ MWU_PREGION_SUBS_SR4_Exclude (0UL) Ö MWU_PREGION_SUBS_SR4_Include (1UL) à MWU_PREGION_SUBS_SR3_Pos (3UL) â MWU_PREGION_SUBS_SR3_Msk (0x1UL << MWU_PREGION_SUBS_SR3_Pos) ä MWU_PREGION_SUBS_SR3_Exclude (0UL) ã MWU_PREGION_SUBS_SR3_Include (1UL) é MWU_PREGION_SUBS_SR2_Pos (2UL) è MWU_PREGION_SUBS_SR2_Msk (0x1UL << MWU_PREGION_SUBS_SR2_Pos) ê MWU_PREGION_SUBS_SR2_Exclude (0UL) ë MWU_PREGION_SUBS_SR2_Include (1UL) î MWU_PREGION_SUBS_SR1_Pos (1UL) ï MWU_PREGION_SUBS_SR1_Msk (0x1UL << MWU_PREGION_SUBS_SR1_Pos) ñ MWU_PREGION_SUBS_SR1_Exclude (0UL) ó MWU_PREGION_SUBS_SR1_Include (1UL) ö MWU_PREGION_SUBS_SR0_Pos (0UL) õ MWU_PREGION_SUBS_SR0_Msk (0x1UL << MWU_PREGION_SUBS_SR0_Pos) ú MWU_PREGION_SUBS_SR0_Exclude (0UL) ù MWU_PREGION_SUBS_SR0_Include (1UL) ß NFCT_SHORTS_FIELDLOST_SENSE_Pos (1UL) ® NFCT_SHORTS_FIELDLOST_SENSE_Msk (0x1UL << NFCT_SHORTS_FIELDLOST_SENSE_Pos) © NFCT_SHORTS_FIELDLOST_SENSE_Disabled (0UL) ™ NFCT_SHORTS_FIELDLOST_SENSE_Enabled (1UL) ≠ NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos (0UL) Æ NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Msk (0x1UL << NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos) Ø NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Disabled (0UL) ∞ NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Enabled (1UL) ∂ NFCT_INTEN_STARTED_Pos (20UL) ∑ NFCT_INTEN_STARTED_Msk (0x1UL << NFCT_INTEN_STARTED_Pos) ∏ NFCT_INTEN_STARTED_Disabled (0UL) π NFCT_INTEN_STARTED_Enabled (1UL) º NFCT_INTEN_SELECTED_Pos (19UL) Ω NFCT_INTEN_SELECTED_Msk (0x1UL << NFCT_INTEN_SELECTED_Pos) æ NFCT_INTEN_SELECTED_Disabled (0UL) ø NFCT_INTEN_SELECTED_Enabled (1UL) ¬ NFCT_INTEN_COLLISION_Pos (18UL) √ NFCT_INTEN_COLLISION_Msk (0x1UL << NFCT_INTEN_COLLISION_Pos) ƒ NFCT_INTEN_COLLISION_Disabled (0UL) ≈ NFCT_INTEN_COLLISION_Enabled (1UL) » NFCT_INTEN_AUTOCOLRESSTARTED_Pos (14UL) … NFCT_INTEN_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTEN_AUTOCOLRESSTARTED_Pos)   NFCT_INTEN_AUTOCOLRESSTARTED_Disabled (0UL) À NFCT_INTEN_AUTOCOLRESSTARTED_Enabled (1UL) Œ NFCT_INTEN_ENDTX_Pos (12UL) œ NFCT_INTEN_ENDTX_Msk (0x1UL << NFCT_INTEN_ENDTX_Pos) – NFCT_INTEN_ENDTX_Disabled (0UL) — NFCT_INTEN_ENDTX_Enabled (1UL) ‘ NFCT_INTEN_ENDRX_Pos (11UL) ’ NFCT_INTEN_ENDRX_Msk (0x1UL << NFCT_INTEN_ENDRX_Pos) ÷ NFCT_INTEN_ENDRX_Disabled (0UL) ◊ NFCT_INTEN_ENDRX_Enabled (1UL) ⁄ NFCT_INTEN_RXERROR_Pos (10UL) € NFCT_INTEN_RXERROR_Msk (0x1UL << NFCT_INTEN_RXERROR_Pos) ‹ NFCT_INTEN_RXERROR_Disabled (0UL) › NFCT_INTEN_RXERROR_Enabled (1UL) ‡ NFCT_INTEN_ERROR_Pos (7UL) · NFCT_INTEN_ERROR_Msk (0x1UL << NFCT_INTEN_ERROR_Pos) ‚ NFCT_INTEN_ERROR_Disabled (0UL) „ NFCT_INTEN_ERROR_Enabled (1UL) Ê NFCT_INTEN_RXFRAMEEND_Pos (6UL) Á NFCT_INTEN_RXFRAMEEND_Msk (0x1UL << NFCT_INTEN_RXFRAMEEND_Pos) Ë NFCT_INTEN_RXFRAMEEND_Disabled (0UL) È NFCT_INTEN_RXFRAMEEND_Enabled (1UL) Ï NFCT_INTEN_RXFRAMESTART_Pos (5UL) Ì NFCT_INTEN_RXFRAMESTART_Msk (0x1UL << NFCT_INTEN_RXFRAMESTART_Pos) Ó NFCT_INTEN_RXFRAMESTART_Disabled (0UL) Ô NFCT_INTEN_RXFRAMESTART_Enabled (1UL) Ú NFCT_INTEN_TXFRAMEEND_Pos (4UL) Û NFCT_INTEN_TXFRAMEEND_Msk (0x1UL << NFCT_INTEN_TXFRAMEEND_Pos) Ù NFCT_INTEN_TXFRAMEEND_Disabled (0UL) ı NFCT_INTEN_TXFRAMEEND_Enabled (1UL) ¯ NFCT_INTEN_TXFRAMESTART_Pos (3UL) ˘ NFCT_INTEN_TXFRAMESTART_Msk (0x1UL << NFCT_INTEN_TXFRAMESTART_Pos) ˙ NFCT_INTEN_TXFRAMESTART_Disabled (0UL) ˚ NFCT_INTEN_TXFRAMESTART_Enabled (1UL) ˛ NFCT_INTEN_FIELDLOST_Pos (2UL) ˇ NFCT_INTEN_FIELDLOST_Msk (0x1UL << NFCT_INTEN_FIELDLOST_Pos) Ä!NFCT_INTEN_FIELDLOST_Disabled (0UL) Å!NFCT_INTEN_FIELDLOST_Enabled (1UL) Ñ!NFCT_INTEN_FIELDDETECTED_Pos (1UL) Ö!NFCT_INTEN_FIELDDETECTED_Msk (0x1UL << NFCT_INTEN_FIELDDETECTED_Pos) Ü!NFCT_INTEN_FIELDDETECTED_Disabled (0UL) á!NFCT_INTEN_FIELDDETECTED_Enabled (1UL) ä!NFCT_INTEN_READY_Pos (0UL) ã!NFCT_INTEN_READY_Msk (0x1UL << NFCT_INTEN_READY_Pos) å!NFCT_INTEN_READY_Disabled (0UL) ç!NFCT_INTEN_READY_Enabled (1UL) ì!NFCT_INTENSET_STARTED_Pos (20UL) î!NFCT_INTENSET_STARTED_Msk (0x1UL << NFCT_INTENSET_STARTED_Pos) ï!NFCT_INTENSET_STARTED_Disabled (0UL) ñ!NFCT_INTENSET_STARTED_Enabled (1UL) ó!NFCT_INTENSET_STARTED_Set (1UL) ö!NFCT_INTENSET_SELECTED_Pos (19UL) õ!NFCT_INTENSET_SELECTED_Msk (0x1UL << NFCT_INTENSET_SELECTED_Pos) ú!NFCT_INTENSET_SELECTED_Disabled (0UL) ù!NFCT_INTENSET_SELECTED_Enabled (1UL) û!NFCT_INTENSET_SELECTED_Set (1UL) °!NFCT_INTENSET_COLLISION_Pos (18UL) ¢!NFCT_INTENSET_COLLISION_Msk (0x1UL << NFCT_INTENSET_COLLISION_Pos) £!NFCT_INTENSET_COLLISION_Disabled (0UL) §!NFCT_INTENSET_COLLISION_Enabled (1UL) •!NFCT_INTENSET_COLLISION_Set (1UL) ®!NFCT_INTENSET_AUTOCOLRESSTARTED_Pos (14UL) ©!NFCT_INTENSET_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTENSET_AUTOCOLRESSTARTED_Pos) ™!NFCT_INTENSET_AUTOCOLRESSTARTED_Disabled (0UL) ´!NFCT_INTENSET_AUTOCOLRESSTARTED_Enabled (1UL) ¨!NFCT_INTENSET_AUTOCOLRESSTARTED_Set (1UL) Ø!NFCT_INTENSET_ENDTX_Pos (12UL) ∞!NFCT_INTENSET_ENDTX_Msk (0x1UL << NFCT_INTENSET_ENDTX_Pos) ±!NFCT_INTENSET_ENDTX_Disabled (0UL) ≤!NFCT_INTENSET_ENDTX_Enabled (1UL) ≥!NFCT_INTENSET_ENDTX_Set (1UL) ∂!NFCT_INTENSET_ENDRX_Pos (11UL) ∑!NFCT_INTENSET_ENDRX_Msk (0x1UL << NFCT_INTENSET_ENDRX_Pos) ∏!NFCT_INTENSET_ENDRX_Disabled (0UL) π!NFCT_INTENSET_ENDRX_Enabled (1UL) ∫!NFCT_INTENSET_ENDRX_Set (1UL) Ω!NFCT_INTENSET_RXERROR_Pos (10UL) æ!NFCT_INTENSET_RXERROR_Msk (0x1UL << NFCT_INTENSET_RXERROR_Pos) ø!NFCT_INTENSET_RXERROR_Disabled (0UL) ¿!NFCT_INTENSET_RXERROR_Enabled (1UL) ¡!NFCT_INTENSET_RXERROR_Set (1UL) ƒ!NFCT_INTENSET_ERROR_Pos (7UL) ≈!NFCT_INTENSET_ERROR_Msk (0x1UL << NFCT_INTENSET_ERROR_Pos) ∆!NFCT_INTENSET_ERROR_Disabled (0UL) «!NFCT_INTENSET_ERROR_Enabled (1UL) »!NFCT_INTENSET_ERROR_Set (1UL) À!NFCT_INTENSET_RXFRAMEEND_Pos (6UL) Ã!NFCT_INTENSET_RXFRAMEEND_Msk (0x1UL << NFCT_INTENSET_RXFRAMEEND_Pos) Õ!NFCT_INTENSET_RXFRAMEEND_Disabled (0UL) Œ!NFCT_INTENSET_RXFRAMEEND_Enabled (1UL) œ!NFCT_INTENSET_RXFRAMEEND_Set (1UL) “!NFCT_INTENSET_RXFRAMESTART_Pos (5UL) ”!NFCT_INTENSET_RXFRAMESTART_Msk (0x1UL << NFCT_INTENSET_RXFRAMESTART_Pos) ‘!NFCT_INTENSET_RXFRAMESTART_Disabled (0UL) ’!NFCT_INTENSET_RXFRAMESTART_Enabled (1UL) ÷!NFCT_INTENSET_RXFRAMESTART_Set (1UL) Ÿ!NFCT_INTENSET_TXFRAMEEND_Pos (4UL) ⁄!NFCT_INTENSET_TXFRAMEEND_Msk (0x1UL << NFCT_INTENSET_TXFRAMEEND_Pos) €!NFCT_INTENSET_TXFRAMEEND_Disabled (0UL) ‹!NFCT_INTENSET_TXFRAMEEND_Enabled (1UL) ›!NFCT_INTENSET_TXFRAMEEND_Set (1UL) ‡!NFCT_INTENSET_TXFRAMESTART_Pos (3UL) ·!NFCT_INTENSET_TXFRAMESTART_Msk (0x1UL << NFCT_INTENSET_TXFRAMESTART_Pos) ‚!NFCT_INTENSET_TXFRAMESTART_Disabled (0UL) „!NFCT_INTENSET_TXFRAMESTART_Enabled (1UL) ‰!NFCT_INTENSET_TXFRAMESTART_Set (1UL) Á!NFCT_INTENSET_FIELDLOST_Pos (2UL) Ë!NFCT_INTENSET_FIELDLOST_Msk (0x1UL << NFCT_INTENSET_FIELDLOST_Pos) È!NFCT_INTENSET_FIELDLOST_Disabled (0UL) Í!NFCT_INTENSET_FIELDLOST_Enabled (1UL) Î!NFCT_INTENSET_FIELDLOST_Set (1UL) Ó!NFCT_INTENSET_FIELDDETECTED_Pos (1UL) Ô!NFCT_INTENSET_FIELDDETECTED_Msk (0x1UL << NFCT_INTENSET_FIELDDETECTED_Pos) !NFCT_INTENSET_FIELDDETECTED_Disabled (0UL) Ò!NFCT_INTENSET_FIELDDETECTED_Enabled (1UL) Ú!NFCT_INTENSET_FIELDDETECTED_Set (1UL) ı!NFCT_INTENSET_READY_Pos (0UL) ˆ!NFCT_INTENSET_READY_Msk (0x1UL << NFCT_INTENSET_READY_Pos) ˜!NFCT_INTENSET_READY_Disabled (0UL) ¯!NFCT_INTENSET_READY_Enabled (1UL) ˘!NFCT_INTENSET_READY_Set (1UL) ˇ!NFCT_INTENCLR_STARTED_Pos (20UL) Ä"NFCT_INTENCLR_STARTED_Msk (0x1UL << NFCT_INTENCLR_STARTED_Pos) Å"NFCT_INTENCLR_STARTED_Disabled (0UL) Ç"NFCT_INTENCLR_STARTED_Enabled (1UL) É"NFCT_INTENCLR_STARTED_Clear (1UL) Ü"NFCT_INTENCLR_SELECTED_Pos (19UL) á"NFCT_INTENCLR_SELECTED_Msk (0x1UL << NFCT_INTENCLR_SELECTED_Pos) à"NFCT_INTENCLR_SELECTED_Disabled (0UL) â"NFCT_INTENCLR_SELECTED_Enabled (1UL) ä"NFCT_INTENCLR_SELECTED_Clear (1UL) ç"NFCT_INTENCLR_COLLISION_Pos (18UL) é"NFCT_INTENCLR_COLLISION_Msk (0x1UL << NFCT_INTENCLR_COLLISION_Pos) è"NFCT_INTENCLR_COLLISION_Disabled (0UL) ê"NFCT_INTENCLR_COLLISION_Enabled (1UL) ë"NFCT_INTENCLR_COLLISION_Clear (1UL) î"NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos (14UL) ï"NFCT_INTENCLR_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos) ñ"NFCT_INTENCLR_AUTOCOLRESSTARTED_Disabled (0UL) ó"NFCT_INTENCLR_AUTOCOLRESSTARTED_Enabled (1UL) ò"NFCT_INTENCLR_AUTOCOLRESSTARTED_Clear (1UL) õ"NFCT_INTENCLR_ENDTX_Pos (12UL) ú"NFCT_INTENCLR_ENDTX_Msk (0x1UL << NFCT_INTENCLR_ENDTX_Pos) ù"NFCT_INTENCLR_ENDTX_Disabled (0UL) û"NFCT_INTENCLR_ENDTX_Enabled (1UL) ü"NFCT_INTENCLR_ENDTX_Clear (1UL) ¢"NFCT_INTENCLR_ENDRX_Pos (11UL) £"NFCT_INTENCLR_ENDRX_Msk (0x1UL << NFCT_INTENCLR_ENDRX_Pos) §"NFCT_INTENCLR_ENDRX_Disabled (0UL) •"NFCT_INTENCLR_ENDRX_Enabled (1UL) ¶"NFCT_INTENCLR_ENDRX_Clear (1UL) ©"NFCT_INTENCLR_RXERROR_Pos (10UL) ™"NFCT_INTENCLR_RXERROR_Msk (0x1UL << NFCT_INTENCLR_RXERROR_Pos) ´"NFCT_INTENCLR_RXERROR_Disabled (0UL) ¨"NFCT_INTENCLR_RXERROR_Enabled (1UL) ≠"NFCT_INTENCLR_RXERROR_Clear (1UL) ∞"NFCT_INTENCLR_ERROR_Pos (7UL) ±"NFCT_INTENCLR_ERROR_Msk (0x1UL << NFCT_INTENCLR_ERROR_Pos) ≤"NFCT_INTENCLR_ERROR_Disabled (0UL) ≥"NFCT_INTENCLR_ERROR_Enabled (1UL) ¥"NFCT_INTENCLR_ERROR_Clear (1UL) ∑"NFCT_INTENCLR_RXFRAMEEND_Pos (6UL) ∏"NFCT_INTENCLR_RXFRAMEEND_Msk (0x1UL << NFCT_INTENCLR_RXFRAMEEND_Pos) π"NFCT_INTENCLR_RXFRAMEEND_Disabled (0UL) ∫"NFCT_INTENCLR_RXFRAMEEND_Enabled (1UL) ª"NFCT_INTENCLR_RXFRAMEEND_Clear (1UL) æ"NFCT_INTENCLR_RXFRAMESTART_Pos (5UL) ø"NFCT_INTENCLR_RXFRAMESTART_Msk (0x1UL << NFCT_INTENCLR_RXFRAMESTART_Pos) ¿"NFCT_INTENCLR_RXFRAMESTART_Disabled (0UL) ¡"NFCT_INTENCLR_RXFRAMESTART_Enabled (1UL) ¬"NFCT_INTENCLR_RXFRAMESTART_Clear (1UL) ≈"NFCT_INTENCLR_TXFRAMEEND_Pos (4UL) ∆"NFCT_INTENCLR_TXFRAMEEND_Msk (0x1UL << NFCT_INTENCLR_TXFRAMEEND_Pos) «"NFCT_INTENCLR_TXFRAMEEND_Disabled (0UL) »"NFCT_INTENCLR_TXFRAMEEND_Enabled (1UL) …"NFCT_INTENCLR_TXFRAMEEND_Clear (1UL) Ã"NFCT_INTENCLR_TXFRAMESTART_Pos (3UL) Õ"NFCT_INTENCLR_TXFRAMESTART_Msk (0x1UL << NFCT_INTENCLR_TXFRAMESTART_Pos) Œ"NFCT_INTENCLR_TXFRAMESTART_Disabled (0UL) œ"NFCT_INTENCLR_TXFRAMESTART_Enabled (1UL) –"NFCT_INTENCLR_TXFRAMESTART_Clear (1UL) ”"NFCT_INTENCLR_FIELDLOST_Pos (2UL) ‘"NFCT_INTENCLR_FIELDLOST_Msk (0x1UL << NFCT_INTENCLR_FIELDLOST_Pos) ’"NFCT_INTENCLR_FIELDLOST_Disabled (0UL) ÷"NFCT_INTENCLR_FIELDLOST_Enabled (1UL) ◊"NFCT_INTENCLR_FIELDLOST_Clear (1UL) ⁄"NFCT_INTENCLR_FIELDDETECTED_Pos (1UL) €"NFCT_INTENCLR_FIELDDETECTED_Msk (0x1UL << NFCT_INTENCLR_FIELDDETECTED_Pos) ‹"NFCT_INTENCLR_FIELDDETECTED_Disabled (0UL) ›"NFCT_INTENCLR_FIELDDETECTED_Enabled (1UL) ﬁ"NFCT_INTENCLR_FIELDDETECTED_Clear (1UL) ·"NFCT_INTENCLR_READY_Pos (0UL) ‚"NFCT_INTENCLR_READY_Msk (0x1UL << NFCT_INTENCLR_READY_Pos) „"NFCT_INTENCLR_READY_Disabled (0UL) ‰"NFCT_INTENCLR_READY_Enabled (1UL) Â"NFCT_INTENCLR_READY_Clear (1UL) Î"NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Pos (3UL) Ï"NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Msk (0x1UL << NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Pos) Ô"NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Pos (2UL) "NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Msk (0x1UL << NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Pos) Û"NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos (0UL) Ù"NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Msk (0x1UL << NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos) ˙"NFCT_FRAMESTATUS_RX_OVERRUN_Pos (3UL) ˚"NFCT_FRAMESTATUS_RX_OVERRUN_Msk (0x1UL << NFCT_FRAMESTATUS_RX_OVERRUN_Pos) ¸"NFCT_FRAMESTATUS_RX_OVERRUN_NoOverrun (0UL) ˝"NFCT_FRAMESTATUS_RX_OVERRUN_Overrun (1UL) Ä#NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos (2UL) Å#NFCT_FRAMESTATUS_RX_PARITYSTATUS_Msk (0x1UL << NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos) Ç#NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityOK (0UL) É#NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityError (1UL) Ü#NFCT_FRAMESTATUS_RX_CRCERROR_Pos (0UL) á#NFCT_FRAMESTATUS_RX_CRCERROR_Msk (0x1UL << NFCT_FRAMESTATUS_RX_CRCERROR_Pos) à#NFCT_FRAMESTATUS_RX_CRCERROR_CRCCorrect (0UL) â#NFCT_FRAMESTATUS_RX_CRCERROR_CRCError (1UL) è#NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Pos (0UL) ê#NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Msk (0x3FUL << NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Pos) ñ#NFCT_FIELDPRESENT_LOCKDETECT_Pos (1UL) ó#NFCT_FIELDPRESENT_LOCKDETECT_Msk (0x1UL << NFCT_FIELDPRESENT_LOCKDETECT_Pos) ò#NFCT_FIELDPRESENT_LOCKDETECT_NotLocked (0UL) ô#NFCT_FIELDPRESENT_LOCKDETECT_Locked (1UL) ú#NFCT_FIELDPRESENT_FIELDPRESENT_Pos (0UL) ù#NFCT_FIELDPRESENT_FIELDPRESENT_Msk (0x1UL << NFCT_FIELDPRESENT_FIELDPRESENT_Pos) û#NFCT_FIELDPRESENT_FIELDPRESENT_NoField (0UL) ü#NFCT_FIELDPRESENT_FIELDPRESENT_FieldPresent (1UL) •#NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos (0UL) ¶#NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Msk (0xFFFFUL << NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos) ¨#NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos (0UL) ≠#NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Msk (0xFFFFUL << NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos) ≥#NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos (0UL) ¥#NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Msk (0x3UL << NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos) µ#NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_FreeRun (0UL) ∂#NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Window (1UL) ∑#NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_ExactVal (2UL) ∏#NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_WindowGrid (3UL) æ#NFCT_PACKETPTR_PTR_Pos (0UL) ø#NFCT_PACKETPTR_PTR_Msk (0xFFFFFFFFUL << NFCT_PACKETPTR_PTR_Pos) ≈#NFCT_MAXLEN_MAXLEN_Pos (0UL) ∆#NFCT_MAXLEN_MAXLEN_Msk (0x1FFUL << NFCT_MAXLEN_MAXLEN_Pos) Ã#NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos (4UL) Õ#NFCT_TXD_FRAMECONFIG_CRCMODETX_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos) Œ#NFCT_TXD_FRAMECONFIG_CRCMODETX_NoCRCTX (0UL) œ#NFCT_TXD_FRAMECONFIG_CRCMODETX_CRC16TX (1UL) “#NFCT_TXD_FRAMECONFIG_SOF_Pos (2UL) ”#NFCT_TXD_FRAMECONFIG_SOF_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_SOF_Pos) ‘#NFCT_TXD_FRAMECONFIG_SOF_NoSoF (0UL) ’#NFCT_TXD_FRAMECONFIG_SOF_SoF (1UL) ÿ#NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos (1UL) Ÿ#NFCT_TXD_FRAMECONFIG_DISCARDMODE_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos) ⁄#NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardEnd (0UL) €#NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardStart (1UL) ﬁ#NFCT_TXD_FRAMECONFIG_PARITY_Pos (0UL) ﬂ#NFCT_TXD_FRAMECONFIG_PARITY_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_PARITY_Pos) ‡#NFCT_TXD_FRAMECONFIG_PARITY_NoParity (0UL) ·#NFCT_TXD_FRAMECONFIG_PARITY_Parity (1UL) Á#NFCT_TXD_AMOUNT_TXDATABYTES_Pos (3UL) Ë#NFCT_TXD_AMOUNT_TXDATABYTES_Msk (0x1FFUL << NFCT_TXD_AMOUNT_TXDATABYTES_Pos) Î#NFCT_TXD_AMOUNT_TXDATABITS_Pos (0UL) Ï#NFCT_TXD_AMOUNT_TXDATABITS_Msk (0x7UL << NFCT_TXD_AMOUNT_TXDATABITS_Pos) Ú#NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos (4UL) Û#NFCT_RXD_FRAMECONFIG_CRCMODERX_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos) Ù#NFCT_RXD_FRAMECONFIG_CRCMODERX_NoCRCRX (0UL) ı#NFCT_RXD_FRAMECONFIG_CRCMODERX_CRC16RX (1UL) ¯#NFCT_RXD_FRAMECONFIG_SOF_Pos (2UL) ˘#NFCT_RXD_FRAMECONFIG_SOF_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_SOF_Pos) ˙#NFCT_RXD_FRAMECONFIG_SOF_NoSoF (0UL) ˚#NFCT_RXD_FRAMECONFIG_SOF_SoF (1UL) ˛#NFCT_RXD_FRAMECONFIG_PARITY_Pos (0UL) ˇ#NFCT_RXD_FRAMECONFIG_PARITY_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_PARITY_Pos) Ä$NFCT_RXD_FRAMECONFIG_PARITY_NoParity (0UL) Å$NFCT_RXD_FRAMECONFIG_PARITY_Parity (1UL) á$NFCT_RXD_AMOUNT_RXDATABYTES_Pos (3UL) à$NFCT_RXD_AMOUNT_RXDATABYTES_Msk (0x1FFUL << NFCT_RXD_AMOUNT_RXDATABYTES_Pos) ã$NFCT_RXD_AMOUNT_RXDATABITS_Pos (0UL) å$NFCT_RXD_AMOUNT_RXDATABITS_Msk (0x7UL << NFCT_RXD_AMOUNT_RXDATABITS_Pos) í$NFCT_NFCID1_LAST_NFCID1_W_Pos (24UL) ì$NFCT_NFCID1_LAST_NFCID1_W_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_W_Pos) ñ$NFCT_NFCID1_LAST_NFCID1_X_Pos (16UL) ó$NFCT_NFCID1_LAST_NFCID1_X_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_X_Pos) ö$NFCT_NFCID1_LAST_NFCID1_Y_Pos (8UL) õ$NFCT_NFCID1_LAST_NFCID1_Y_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_Y_Pos) û$NFCT_NFCID1_LAST_NFCID1_Z_Pos (0UL) ü$NFCT_NFCID1_LAST_NFCID1_Z_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_Z_Pos) •$NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos (16UL) ¶$NFCT_NFCID1_2ND_LAST_NFCID1_T_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos) ©$NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos (8UL) ™$NFCT_NFCID1_2ND_LAST_NFCID1_U_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos) ≠$NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos (0UL) Æ$NFCT_NFCID1_2ND_LAST_NFCID1_V_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos) ¥$NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos (16UL) µ$NFCT_NFCID1_3RD_LAST_NFCID1_Q_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos) ∏$NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos (8UL) π$NFCT_NFCID1_3RD_LAST_NFCID1_R_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos) º$NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos (0UL) Ω$NFCT_NFCID1_3RD_LAST_NFCID1_S_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos) √$NFCT_SENSRES_RFU74_Pos (12UL) ƒ$NFCT_SENSRES_RFU74_Msk (0xFUL << NFCT_SENSRES_RFU74_Pos) «$NFCT_SENSRES_PLATFCONFIG_Pos (8UL) »$NFCT_SENSRES_PLATFCONFIG_Msk (0xFUL << NFCT_SENSRES_PLATFCONFIG_Pos) À$NFCT_SENSRES_NFCIDSIZE_Pos (6UL) Ã$NFCT_SENSRES_NFCIDSIZE_Msk (0x3UL << NFCT_SENSRES_NFCIDSIZE_Pos) Õ$NFCT_SENSRES_NFCIDSIZE_NFCID1Single (0UL) Œ$NFCT_SENSRES_NFCIDSIZE_NFCID1Double (1UL) œ$NFCT_SENSRES_NFCIDSIZE_NFCID1Triple (2UL) “$NFCT_SENSRES_RFU5_Pos (5UL) ”$NFCT_SENSRES_RFU5_Msk (0x1UL << NFCT_SENSRES_RFU5_Pos) ÷$NFCT_SENSRES_BITFRAMESDD_Pos (0UL) ◊$NFCT_SENSRES_BITFRAMESDD_Msk (0x1FUL << NFCT_SENSRES_BITFRAMESDD_Pos) ÿ$NFCT_SENSRES_BITFRAMESDD_SDD00000 (0UL) Ÿ$NFCT_SENSRES_BITFRAMESDD_SDD00001 (1UL) ⁄$NFCT_SENSRES_BITFRAMESDD_SDD00010 (2UL) €$NFCT_SENSRES_BITFRAMESDD_SDD00100 (4UL) ‹$NFCT_SENSRES_BITFRAMESDD_SDD01000 (8UL) ›$NFCT_SENSRES_BITFRAMESDD_SDD10000 (16UL) „$NFCT_SELRES_RFU7_Pos (7UL) ‰$NFCT_SELRES_RFU7_Msk (0x1UL << NFCT_SELRES_RFU7_Pos) Á$NFCT_SELRES_PROTOCOL_Pos (5UL) Ë$NFCT_SELRES_PROTOCOL_Msk (0x3UL << NFCT_SELRES_PROTOCOL_Pos) Î$NFCT_SELRES_RFU43_Pos (3UL) Ï$NFCT_SELRES_RFU43_Msk (0x3UL << NFCT_SELRES_RFU43_Pos) Ô$NFCT_SELRES_CASCADE_Pos (2UL) $NFCT_SELRES_CASCADE_Msk (0x1UL << NFCT_SELRES_CASCADE_Pos) Ò$NFCT_SELRES_CASCADE_Complete (0UL) Ú$NFCT_SELRES_CASCADE_NotComplete (1UL) ı$NFCT_SELRES_RFU10_Pos (0UL) ˆ$NFCT_SELRES_RFU10_Msk (0x3UL << NFCT_SELRES_RFU10_Pos) Ä%NVMC_READY_READY_Pos (0UL) Å%NVMC_READY_READY_Msk (0x1UL << NVMC_READY_READY_Pos) Ç%NVMC_READY_READY_Busy (0UL) É%NVMC_READY_READY_Ready (1UL) â%NVMC_CONFIG_WEN_Pos (0UL) ä%NVMC_CONFIG_WEN_Msk (0x3UL << NVMC_CONFIG_WEN_Pos) ã%NVMC_CONFIG_WEN_Ren (0UL) å%NVMC_CONFIG_WEN_Wen (1UL) ç%NVMC_CONFIG_WEN_Een (2UL) ì%NVMC_ERASEPAGE_ERASEPAGE_Pos (0UL) î%NVMC_ERASEPAGE_ERASEPAGE_Msk (0xFFFFFFFFUL << NVMC_ERASEPAGE_ERASEPAGE_Pos) ö%NVMC_ERASEPCR1_ERASEPCR1_Pos (0UL) õ%NVMC_ERASEPCR1_ERASEPCR1_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR1_ERASEPCR1_Pos) °%NVMC_ERASEALL_ERASEALL_Pos (0UL) ¢%NVMC_ERASEALL_ERASEALL_Msk (0x1UL << NVMC_ERASEALL_ERASEALL_Pos) £%NVMC_ERASEALL_ERASEALL_NoOperation (0UL) §%NVMC_ERASEALL_ERASEALL_Erase (1UL) ™%NVMC_ERASEPCR0_ERASEPCR0_Pos (0UL) ´%NVMC_ERASEPCR0_ERASEPCR0_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR0_ERASEPCR0_Pos) ±%NVMC_ERASEUICR_ERASEUICR_Pos (0UL) ≤%NVMC_ERASEUICR_ERASEUICR_Msk (0x1UL << NVMC_ERASEUICR_ERASEUICR_Pos) ≥%NVMC_ERASEUICR_ERASEUICR_NoOperation (0UL) ¥%NVMC_ERASEUICR_ERASEUICR_Erase (1UL) ∫%NVMC_ICACHECNF_CACHEPROFEN_Pos (8UL) ª%NVMC_ICACHECNF_CACHEPROFEN_Msk (0x1UL << NVMC_ICACHECNF_CACHEPROFEN_Pos) º%NVMC_ICACHECNF_CACHEPROFEN_Disabled (0UL) Ω%NVMC_ICACHECNF_CACHEPROFEN_Enabled (1UL) ¿%NVMC_ICACHECNF_CACHEEN_Pos (0UL) ¡%NVMC_ICACHECNF_CACHEEN_Msk (0x1UL << NVMC_ICACHECNF_CACHEEN_Pos) ¬%NVMC_ICACHECNF_CACHEEN_Disabled (0UL) √%NVMC_ICACHECNF_CACHEEN_Enabled (1UL) …%NVMC_IHIT_HITS_Pos (0UL)  %NVMC_IHIT_HITS_Msk (0xFFFFFFFFUL << NVMC_IHIT_HITS_Pos) –%NVMC_IMISS_MISSES_Pos (0UL) —%NVMC_IMISS_MISSES_Msk (0xFFFFFFFFUL << NVMC_IMISS_MISSES_Pos) €%GPIO_OUT_PIN31_Pos (31UL) ‹%GPIO_OUT_PIN31_Msk (0x1UL << GPIO_OUT_PIN31_Pos) ›%GPIO_OUT_PIN31_Low (0UL) ﬁ%GPIO_OUT_PIN31_High (1UL) ·%GPIO_OUT_PIN30_Pos (30UL) ‚%GPIO_OUT_PIN30_Msk (0x1UL << GPIO_OUT_PIN30_Pos) „%GPIO_OUT_PIN30_Low (0UL) ‰%GPIO_OUT_PIN30_High (1UL) Á%GPIO_OUT_PIN29_Pos (29UL) Ë%GPIO_OUT_PIN29_Msk (0x1UL << GPIO_OUT_PIN29_Pos) È%GPIO_OUT_PIN29_Low (0UL) Í%GPIO_OUT_PIN29_High (1UL) Ì%GPIO_OUT_PIN28_Pos (28UL) Ó%GPIO_OUT_PIN28_Msk (0x1UL << GPIO_OUT_PIN28_Pos) Ô%GPIO_OUT_PIN28_Low (0UL) %GPIO_OUT_PIN28_High (1UL) Û%GPIO_OUT_PIN27_Pos (27UL) Ù%GPIO_OUT_PIN27_Msk (0x1UL << GPIO_OUT_PIN27_Pos) ı%GPIO_OUT_PIN27_Low (0UL) ˆ%GPIO_OUT_PIN27_High (1UL) ˘%GPIO_OUT_PIN26_Pos (26UL) ˙%GPIO_OUT_PIN26_Msk (0x1UL << GPIO_OUT_PIN26_Pos) ˚%GPIO_OUT_PIN26_Low (0UL) ¸%GPIO_OUT_PIN26_High (1UL) ˇ%GPIO_OUT_PIN25_Pos (25UL) Ä&GPIO_OUT_PIN25_Msk (0x1UL << GPIO_OUT_PIN25_Pos) Å&GPIO_OUT_PIN25_Low (0UL) Ç&GPIO_OUT_PIN25_High (1UL) Ö&GPIO_OUT_PIN24_Pos (24UL) Ü&GPIO_OUT_PIN24_Msk (0x1UL << GPIO_OUT_PIN24_Pos) á&GPIO_OUT_PIN24_Low (0UL) à&GPIO_OUT_PIN24_High (1UL) ã&GPIO_OUT_PIN23_Pos (23UL) å&GPIO_OUT_PIN23_Msk (0x1UL << GPIO_OUT_PIN23_Pos) ç&GPIO_OUT_PIN23_Low (0UL) é&GPIO_OUT_PIN23_High (1UL) ë&GPIO_OUT_PIN22_Pos (22UL) í&GPIO_OUT_PIN22_Msk (0x1UL << GPIO_OUT_PIN22_Pos) ì&GPIO_OUT_PIN22_Low (0UL) î&GPIO_OUT_PIN22_High (1UL) ó&GPIO_OUT_PIN21_Pos (21UL) ò&GPIO_OUT_PIN21_Msk (0x1UL << GPIO_OUT_PIN21_Pos) ô&GPIO_OUT_PIN21_Low (0UL) ö&GPIO_OUT_PIN21_High (1UL) ù&GPIO_OUT_PIN20_Pos (20UL) û&GPIO_OUT_PIN20_Msk (0x1UL << GPIO_OUT_PIN20_Pos) ü&GPIO_OUT_PIN20_Low (0UL) †&GPIO_OUT_PIN20_High (1UL) £&GPIO_OUT_PIN19_Pos (19UL) §&GPIO_OUT_PIN19_Msk (0x1UL << GPIO_OUT_PIN19_Pos) •&GPIO_OUT_PIN19_Low (0UL) ¶&GPIO_OUT_PIN19_High (1UL) ©&GPIO_OUT_PIN18_Pos (18UL) ™&GPIO_OUT_PIN18_Msk (0x1UL << GPIO_OUT_PIN18_Pos) ´&GPIO_OUT_PIN18_Low (0UL) ¨&GPIO_OUT_PIN18_High (1UL) Ø&GPIO_OUT_PIN17_Pos (17UL) ∞&GPIO_OUT_PIN17_Msk (0x1UL << GPIO_OUT_PIN17_Pos) ±&GPIO_OUT_PIN17_Low (0UL) ≤&GPIO_OUT_PIN17_High (1UL) µ&GPIO_OUT_PIN16_Pos (16UL) ∂&GPIO_OUT_PIN16_Msk (0x1UL << GPIO_OUT_PIN16_Pos) ∑&GPIO_OUT_PIN16_Low (0UL) ∏&GPIO_OUT_PIN16_High (1UL) ª&GPIO_OUT_PIN15_Pos (15UL) º&GPIO_OUT_PIN15_Msk (0x1UL << GPIO_OUT_PIN15_Pos) Ω&GPIO_OUT_PIN15_Low (0UL) æ&GPIO_OUT_PIN15_High (1UL) ¡&GPIO_OUT_PIN14_Pos (14UL) ¬&GPIO_OUT_PIN14_Msk (0x1UL << GPIO_OUT_PIN14_Pos) √&GPIO_OUT_PIN14_Low (0UL) ƒ&GPIO_OUT_PIN14_High (1UL) «&GPIO_OUT_PIN13_Pos (13UL) »&GPIO_OUT_PIN13_Msk (0x1UL << GPIO_OUT_PIN13_Pos) …&GPIO_OUT_PIN13_Low (0UL)  &GPIO_OUT_PIN13_High (1UL) Õ&GPIO_OUT_PIN12_Pos (12UL) Œ&GPIO_OUT_PIN12_Msk (0x1UL << GPIO_OUT_PIN12_Pos) œ&GPIO_OUT_PIN12_Low (0UL) –&GPIO_OUT_PIN12_High (1UL) ”&GPIO_OUT_PIN11_Pos (11UL) ‘&GPIO_OUT_PIN11_Msk (0x1UL << GPIO_OUT_PIN11_Pos) ’&GPIO_OUT_PIN11_Low (0UL) ÷&GPIO_OUT_PIN11_High (1UL) Ÿ&GPIO_OUT_PIN10_Pos (10UL) ⁄&GPIO_OUT_PIN10_Msk (0x1UL << GPIO_OUT_PIN10_Pos) €&GPIO_OUT_PIN10_Low (0UL) ‹&GPIO_OUT_PIN10_High (1UL) ﬂ&GPIO_OUT_PIN9_Pos (9UL) ‡&GPIO_OUT_PIN9_Msk (0x1UL << GPIO_OUT_PIN9_Pos) ·&GPIO_OUT_PIN9_Low (0UL) ‚&GPIO_OUT_PIN9_High (1UL) Â&GPIO_OUT_PIN8_Pos (8UL) Ê&GPIO_OUT_PIN8_Msk (0x1UL << GPIO_OUT_PIN8_Pos) Á&GPIO_OUT_PIN8_Low (0UL) Ë&GPIO_OUT_PIN8_High (1UL) Î&GPIO_OUT_PIN7_Pos (7UL) Ï&GPIO_OUT_PIN7_Msk (0x1UL << GPIO_OUT_PIN7_Pos) Ì&GPIO_OUT_PIN7_Low (0UL) Ó&GPIO_OUT_PIN7_High (1UL) Ò&GPIO_OUT_PIN6_Pos (6UL) Ú&GPIO_OUT_PIN6_Msk (0x1UL << GPIO_OUT_PIN6_Pos) Û&GPIO_OUT_PIN6_Low (0UL) Ù&GPIO_OUT_PIN6_High (1UL) ˜&GPIO_OUT_PIN5_Pos (5UL) ¯&GPIO_OUT_PIN5_Msk (0x1UL << GPIO_OUT_PIN5_Pos) ˘&GPIO_OUT_PIN5_Low (0UL) ˙&GPIO_OUT_PIN5_High (1UL) ˝&GPIO_OUT_PIN4_Pos (4UL) ˛&GPIO_OUT_PIN4_Msk (0x1UL << GPIO_OUT_PIN4_Pos) ˇ&GPIO_OUT_PIN4_Low (0UL) Ä'GPIO_OUT_PIN4_High (1UL) É'GPIO_OUT_PIN3_Pos (3UL) Ñ'GPIO_OUT_PIN3_Msk (0x1UL << GPIO_OUT_PIN3_Pos) Ö'GPIO_OUT_PIN3_Low (0UL) Ü'GPIO_OUT_PIN3_High (1UL) â'GPIO_OUT_PIN2_Pos (2UL) ä'GPIO_OUT_PIN2_Msk (0x1UL << GPIO_OUT_PIN2_Pos) ã'GPIO_OUT_PIN2_Low (0UL) å'GPIO_OUT_PIN2_High (1UL) è'GPIO_OUT_PIN1_Pos (1UL) ê'GPIO_OUT_PIN1_Msk (0x1UL << GPIO_OUT_PIN1_Pos) ë'GPIO_OUT_PIN1_Low (0UL) í'GPIO_OUT_PIN1_High (1UL) ï'GPIO_OUT_PIN0_Pos (0UL) ñ'GPIO_OUT_PIN0_Msk (0x1UL << GPIO_OUT_PIN0_Pos) ó'GPIO_OUT_PIN0_Low (0UL) ò'GPIO_OUT_PIN0_High (1UL) û'GPIO_OUTSET_PIN31_Pos (31UL) ü'GPIO_OUTSET_PIN31_Msk (0x1UL << GPIO_OUTSET_PIN31_Pos) †'GPIO_OUTSET_PIN31_Low (0UL) °'GPIO_OUTSET_PIN31_High (1UL) ¢'GPIO_OUTSET_PIN31_Set (1UL) •'GPIO_OUTSET_PIN30_Pos (30UL) ¶'GPIO_OUTSET_PIN30_Msk (0x1UL << GPIO_OUTSET_PIN30_Pos) ß'GPIO_OUTSET_PIN30_Low (0UL) ®'GPIO_OUTSET_PIN30_High (1UL) ©'GPIO_OUTSET_PIN30_Set (1UL) ¨'GPIO_OUTSET_PIN29_Pos (29UL) ≠'GPIO_OUTSET_PIN29_Msk (0x1UL << GPIO_OUTSET_PIN29_Pos) Æ'GPIO_OUTSET_PIN29_Low (0UL) Ø'GPIO_OUTSET_PIN29_High (1UL) ∞'GPIO_OUTSET_PIN29_Set (1UL) ≥'GPIO_OUTSET_PIN28_Pos (28UL) ¥'GPIO_OUTSET_PIN28_Msk (0x1UL << GPIO_OUTSET_PIN28_Pos) µ'GPIO_OUTSET_PIN28_Low (0UL) ∂'GPIO_OUTSET_PIN28_High (1UL) ∑'GPIO_OUTSET_PIN28_Set (1UL) ∫'GPIO_OUTSET_PIN27_Pos (27UL) ª'GPIO_OUTSET_PIN27_Msk (0x1UL << GPIO_OUTSET_PIN27_Pos) º'GPIO_OUTSET_PIN27_Low (0UL) Ω'GPIO_OUTSET_PIN27_High (1UL) æ'GPIO_OUTSET_PIN27_Set (1UL) ¡'GPIO_OUTSET_PIN26_Pos (26UL) ¬'GPIO_OUTSET_PIN26_Msk (0x1UL << GPIO_OUTSET_PIN26_Pos) √'GPIO_OUTSET_PIN26_Low (0UL) ƒ'GPIO_OUTSET_PIN26_High (1UL) ≈'GPIO_OUTSET_PIN26_Set (1UL) »'GPIO_OUTSET_PIN25_Pos (25UL) …'GPIO_OUTSET_PIN25_Msk (0x1UL << GPIO_OUTSET_PIN25_Pos)  'GPIO_OUTSET_PIN25_Low (0UL) À'GPIO_OUTSET_PIN25_High (1UL) Ã'GPIO_OUTSET_PIN25_Set (1UL) œ'GPIO_OUTSET_PIN24_Pos (24UL) –'GPIO_OUTSET_PIN24_Msk (0x1UL << GPIO_OUTSET_PIN24_Pos) —'GPIO_OUTSET_PIN24_Low (0UL) “'GPIO_OUTSET_PIN24_High (1UL) ”'GPIO_OUTSET_PIN24_Set (1UL) ÷'GPIO_OUTSET_PIN23_Pos (23UL) ◊'GPIO_OUTSET_PIN23_Msk (0x1UL << GPIO_OUTSET_PIN23_Pos) ÿ'GPIO_OUTSET_PIN23_Low (0UL) Ÿ'GPIO_OUTSET_PIN23_High (1UL) ⁄'GPIO_OUTSET_PIN23_Set (1UL) ›'GPIO_OUTSET_PIN22_Pos (22UL) ﬁ'GPIO_OUTSET_PIN22_Msk (0x1UL << GPIO_OUTSET_PIN22_Pos) ﬂ'GPIO_OUTSET_PIN22_Low (0UL) ‡'GPIO_OUTSET_PIN22_High (1UL) ·'GPIO_OUTSET_PIN22_Set (1UL) ‰'GPIO_OUTSET_PIN21_Pos (21UL) Â'GPIO_OUTSET_PIN21_Msk (0x1UL << GPIO_OUTSET_PIN21_Pos) Ê'GPIO_OUTSET_PIN21_Low (0UL) Á'GPIO_OUTSET_PIN21_High (1UL) Ë'GPIO_OUTSET_PIN21_Set (1UL) Î'GPIO_OUTSET_PIN20_Pos (20UL) Ï'GPIO_OUTSET_PIN20_Msk (0x1UL << GPIO_OUTSET_PIN20_Pos) Ì'GPIO_OUTSET_PIN20_Low (0UL) Ó'GPIO_OUTSET_PIN20_High (1UL) Ô'GPIO_OUTSET_PIN20_Set (1UL) Ú'GPIO_OUTSET_PIN19_Pos (19UL) Û'GPIO_OUTSET_PIN19_Msk (0x1UL << GPIO_OUTSET_PIN19_Pos) Ù'GPIO_OUTSET_PIN19_Low (0UL) ı'GPIO_OUTSET_PIN19_High (1UL) ˆ'GPIO_OUTSET_PIN19_Set (1UL) ˘'GPIO_OUTSET_PIN18_Pos (18UL) ˙'GPIO_OUTSET_PIN18_Msk (0x1UL << GPIO_OUTSET_PIN18_Pos) ˚'GPIO_OUTSET_PIN18_Low (0UL) ¸'GPIO_OUTSET_PIN18_High (1UL) ˝'GPIO_OUTSET_PIN18_Set (1UL) Ä(GPIO_OUTSET_PIN17_Pos (17UL) Å(GPIO_OUTSET_PIN17_Msk (0x1UL << GPIO_OUTSET_PIN17_Pos) Ç(GPIO_OUTSET_PIN17_Low (0UL) É(GPIO_OUTSET_PIN17_High (1UL) Ñ(GPIO_OUTSET_PIN17_Set (1UL) á(GPIO_OUTSET_PIN16_Pos (16UL) à(GPIO_OUTSET_PIN16_Msk (0x1UL << GPIO_OUTSET_PIN16_Pos) â(GPIO_OUTSET_PIN16_Low (0UL) ä(GPIO_OUTSET_PIN16_High (1UL) ã(GPIO_OUTSET_PIN16_Set (1UL) é(GPIO_OUTSET_PIN15_Pos (15UL) è(GPIO_OUTSET_PIN15_Msk (0x1UL << GPIO_OUTSET_PIN15_Pos) ê(GPIO_OUTSET_PIN15_Low (0UL) ë(GPIO_OUTSET_PIN15_High (1UL) í(GPIO_OUTSET_PIN15_Set (1UL) ï(GPIO_OUTSET_PIN14_Pos (14UL) ñ(GPIO_OUTSET_PIN14_Msk (0x1UL << GPIO_OUTSET_PIN14_Pos) ó(GPIO_OUTSET_PIN14_Low (0UL) ò(GPIO_OUTSET_PIN14_High (1UL) ô(GPIO_OUTSET_PIN14_Set (1UL) ú(GPIO_OUTSET_PIN13_Pos (13UL) ù(GPIO_OUTSET_PIN13_Msk (0x1UL << GPIO_OUTSET_PIN13_Pos) û(GPIO_OUTSET_PIN13_Low (0UL) ü(GPIO_OUTSET_PIN13_High (1UL) †(GPIO_OUTSET_PIN13_Set (1UL) £(GPIO_OUTSET_PIN12_Pos (12UL) §(GPIO_OUTSET_PIN12_Msk (0x1UL << GPIO_OUTSET_PIN12_Pos) •(GPIO_OUTSET_PIN12_Low (0UL) ¶(GPIO_OUTSET_PIN12_High (1UL) ß(GPIO_OUTSET_PIN12_Set (1UL) ™(GPIO_OUTSET_PIN11_Pos (11UL) ´(GPIO_OUTSET_PIN11_Msk (0x1UL << GPIO_OUTSET_PIN11_Pos) ¨(GPIO_OUTSET_PIN11_Low (0UL) ≠(GPIO_OUTSET_PIN11_High (1UL) Æ(GPIO_OUTSET_PIN11_Set (1UL) ±(GPIO_OUTSET_PIN10_Pos (10UL) ≤(GPIO_OUTSET_PIN10_Msk (0x1UL << GPIO_OUTSET_PIN10_Pos) ≥(GPIO_OUTSET_PIN10_Low (0UL) ¥(GPIO_OUTSET_PIN10_High (1UL) µ(GPIO_OUTSET_PIN10_Set (1UL) ∏(GPIO_OUTSET_PIN9_Pos (9UL) π(GPIO_OUTSET_PIN9_Msk (0x1UL << GPIO_OUTSET_PIN9_Pos) ∫(GPIO_OUTSET_PIN9_Low (0UL) ª(GPIO_OUTSET_PIN9_High (1UL) º(GPIO_OUTSET_PIN9_Set (1UL) ø(GPIO_OUTSET_PIN8_Pos (8UL) ¿(GPIO_OUTSET_PIN8_Msk (0x1UL << GPIO_OUTSET_PIN8_Pos) ¡(GPIO_OUTSET_PIN8_Low (0UL) ¬(GPIO_OUTSET_PIN8_High (1UL) √(GPIO_OUTSET_PIN8_Set (1UL) ∆(GPIO_OUTSET_PIN7_Pos (7UL) «(GPIO_OUTSET_PIN7_Msk (0x1UL << GPIO_OUTSET_PIN7_Pos) »(GPIO_OUTSET_PIN7_Low (0UL) …(GPIO_OUTSET_PIN7_High (1UL)  (GPIO_OUTSET_PIN7_Set (1UL) Õ(GPIO_OUTSET_PIN6_Pos (6UL) Œ(GPIO_OUTSET_PIN6_Msk (0x1UL << GPIO_OUTSET_PIN6_Pos) œ(GPIO_OUTSET_PIN6_Low (0UL) –(GPIO_OUTSET_PIN6_High (1UL) —(GPIO_OUTSET_PIN6_Set (1UL) ‘(GPIO_OUTSET_PIN5_Pos (5UL) ’(GPIO_OUTSET_PIN5_Msk (0x1UL << GPIO_OUTSET_PIN5_Pos) ÷(GPIO_OUTSET_PIN5_Low (0UL) ◊(GPIO_OUTSET_PIN5_High (1UL) ÿ(GPIO_OUTSET_PIN5_Set (1UL) €(GPIO_OUTSET_PIN4_Pos (4UL) ‹(GPIO_OUTSET_PIN4_Msk (0x1UL << GPIO_OUTSET_PIN4_Pos) ›(GPIO_OUTSET_PIN4_Low (0UL) ﬁ(GPIO_OUTSET_PIN4_High (1UL) ﬂ(GPIO_OUTSET_PIN4_Set (1UL) ‚(GPIO_OUTSET_PIN3_Pos (3UL) „(GPIO_OUTSET_PIN3_Msk (0x1UL << GPIO_OUTSET_PIN3_Pos) ‰(GPIO_OUTSET_PIN3_Low (0UL) Â(GPIO_OUTSET_PIN3_High (1UL) Ê(GPIO_OUTSET_PIN3_Set (1UL) È(GPIO_OUTSET_PIN2_Pos (2UL) Í(GPIO_OUTSET_PIN2_Msk (0x1UL << GPIO_OUTSET_PIN2_Pos) Î(GPIO_OUTSET_PIN2_Low (0UL) Ï(GPIO_OUTSET_PIN2_High (1UL) Ì(GPIO_OUTSET_PIN2_Set (1UL) (GPIO_OUTSET_PIN1_Pos (1UL) Ò(GPIO_OUTSET_PIN1_Msk (0x1UL << GPIO_OUTSET_PIN1_Pos) Ú(GPIO_OUTSET_PIN1_Low (0UL) Û(GPIO_OUTSET_PIN1_High (1UL) Ù(GPIO_OUTSET_PIN1_Set (1UL) ˜(GPIO_OUTSET_PIN0_Pos (0UL) ¯(GPIO_OUTSET_PIN0_Msk (0x1UL << GPIO_OUTSET_PIN0_Pos) ˘(GPIO_OUTSET_PIN0_Low (0UL) ˙(GPIO_OUTSET_PIN0_High (1UL) ˚(GPIO_OUTSET_PIN0_Set (1UL) Å)GPIO_OUTCLR_PIN31_Pos (31UL) Ç)GPIO_OUTCLR_PIN31_Msk (0x1UL << GPIO_OUTCLR_PIN31_Pos) É)GPIO_OUTCLR_PIN31_Low (0UL) Ñ)GPIO_OUTCLR_PIN31_High (1UL) Ö)GPIO_OUTCLR_PIN31_Clear (1UL) à)GPIO_OUTCLR_PIN30_Pos (30UL) â)GPIO_OUTCLR_PIN30_Msk (0x1UL << GPIO_OUTCLR_PIN30_Pos) ä)GPIO_OUTCLR_PIN30_Low (0UL) ã)GPIO_OUTCLR_PIN30_High (1UL) å)GPIO_OUTCLR_PIN30_Clear (1UL) è)GPIO_OUTCLR_PIN29_Pos (29UL) ê)GPIO_OUTCLR_PIN29_Msk (0x1UL << GPIO_OUTCLR_PIN29_Pos) ë)GPIO_OUTCLR_PIN29_Low (0UL) í)GPIO_OUTCLR_PIN29_High (1UL) ì)GPIO_OUTCLR_PIN29_Clear (1UL) ñ)GPIO_OUTCLR_PIN28_Pos (28UL) ó)GPIO_OUTCLR_PIN28_Msk (0x1UL << GPIO_OUTCLR_PIN28_Pos) ò)GPIO_OUTCLR_PIN28_Low (0UL) ô)GPIO_OUTCLR_PIN28_High (1UL) ö)GPIO_OUTCLR_PIN28_Clear (1UL) ù)GPIO_OUTCLR_PIN27_Pos (27UL) û)GPIO_OUTCLR_PIN27_Msk (0x1UL << GPIO_OUTCLR_PIN27_Pos) ü)GPIO_OUTCLR_PIN27_Low (0UL) †)GPIO_OUTCLR_PIN27_High (1UL) °)GPIO_OUTCLR_PIN27_Clear (1UL) §)GPIO_OUTCLR_PIN26_Pos (26UL) •)GPIO_OUTCLR_PIN26_Msk (0x1UL << GPIO_OUTCLR_PIN26_Pos) ¶)GPIO_OUTCLR_PIN26_Low (0UL) ß)GPIO_OUTCLR_PIN26_High (1UL) ®)GPIO_OUTCLR_PIN26_Clear (1UL) ´)GPIO_OUTCLR_PIN25_Pos (25UL) ¨)GPIO_OUTCLR_PIN25_Msk (0x1UL << GPIO_OUTCLR_PIN25_Pos) ≠)GPIO_OUTCLR_PIN25_Low (0UL) Æ)GPIO_OUTCLR_PIN25_High (1UL) Ø)GPIO_OUTCLR_PIN25_Clear (1UL) ≤)GPIO_OUTCLR_PIN24_Pos (24UL) ≥)GPIO_OUTCLR_PIN24_Msk (0x1UL << GPIO_OUTCLR_PIN24_Pos) ¥)GPIO_OUTCLR_PIN24_Low (0UL) µ)GPIO_OUTCLR_PIN24_High (1UL) ∂)GPIO_OUTCLR_PIN24_Clear (1UL) π)GPIO_OUTCLR_PIN23_Pos (23UL) ∫)GPIO_OUTCLR_PIN23_Msk (0x1UL << GPIO_OUTCLR_PIN23_Pos) ª)GPIO_OUTCLR_PIN23_Low (0UL) º)GPIO_OUTCLR_PIN23_High (1UL) Ω)GPIO_OUTCLR_PIN23_Clear (1UL) ¿)GPIO_OUTCLR_PIN22_Pos (22UL) ¡)GPIO_OUTCLR_PIN22_Msk (0x1UL << GPIO_OUTCLR_PIN22_Pos) ¬)GPIO_OUTCLR_PIN22_Low (0UL) √)GPIO_OUTCLR_PIN22_High (1UL) ƒ)GPIO_OUTCLR_PIN22_Clear (1UL) «)GPIO_OUTCLR_PIN21_Pos (21UL) »)GPIO_OUTCLR_PIN21_Msk (0x1UL << GPIO_OUTCLR_PIN21_Pos) …)GPIO_OUTCLR_PIN21_Low (0UL)  )GPIO_OUTCLR_PIN21_High (1UL) À)GPIO_OUTCLR_PIN21_Clear (1UL) Œ)GPIO_OUTCLR_PIN20_Pos (20UL) œ)GPIO_OUTCLR_PIN20_Msk (0x1UL << GPIO_OUTCLR_PIN20_Pos) –)GPIO_OUTCLR_PIN20_Low (0UL) —)GPIO_OUTCLR_PIN20_High (1UL) “)GPIO_OUTCLR_PIN20_Clear (1UL) ’)GPIO_OUTCLR_PIN19_Pos (19UL) ÷)GPIO_OUTCLR_PIN19_Msk (0x1UL << GPIO_OUTCLR_PIN19_Pos) ◊)GPIO_OUTCLR_PIN19_Low (0UL) ÿ)GPIO_OUTCLR_PIN19_High (1UL) Ÿ)GPIO_OUTCLR_PIN19_Clear (1UL) ‹)GPIO_OUTCLR_PIN18_Pos (18UL) ›)GPIO_OUTCLR_PIN18_Msk (0x1UL << GPIO_OUTCLR_PIN18_Pos) ﬁ)GPIO_OUTCLR_PIN18_Low (0UL) ﬂ)GPIO_OUTCLR_PIN18_High (1UL) ‡)GPIO_OUTCLR_PIN18_Clear (1UL) „)GPIO_OUTCLR_PIN17_Pos (17UL) ‰)GPIO_OUTCLR_PIN17_Msk (0x1UL << GPIO_OUTCLR_PIN17_Pos) Â)GPIO_OUTCLR_PIN17_Low (0UL) Ê)GPIO_OUTCLR_PIN17_High (1UL) Á)GPIO_OUTCLR_PIN17_Clear (1UL) Í)GPIO_OUTCLR_PIN16_Pos (16UL) Î)GPIO_OUTCLR_PIN16_Msk (0x1UL << GPIO_OUTCLR_PIN16_Pos) Ï)GPIO_OUTCLR_PIN16_Low (0UL) Ì)GPIO_OUTCLR_PIN16_High (1UL) Ó)GPIO_OUTCLR_PIN16_Clear (1UL) Ò)GPIO_OUTCLR_PIN15_Pos (15UL) Ú)GPIO_OUTCLR_PIN15_Msk (0x1UL << GPIO_OUTCLR_PIN15_Pos) Û)GPIO_OUTCLR_PIN15_Low (0UL) Ù)GPIO_OUTCLR_PIN15_High (1UL) ı)GPIO_OUTCLR_PIN15_Clear (1UL) ¯)GPIO_OUTCLR_PIN14_Pos (14UL) ˘)GPIO_OUTCLR_PIN14_Msk (0x1UL << GPIO_OUTCLR_PIN14_Pos) ˙)GPIO_OUTCLR_PIN14_Low (0UL) ˚)GPIO_OUTCLR_PIN14_High (1UL) ¸)GPIO_OUTCLR_PIN14_Clear (1UL) ˇ)GPIO_OUTCLR_PIN13_Pos (13UL) Ä*GPIO_OUTCLR_PIN13_Msk (0x1UL << GPIO_OUTCLR_PIN13_Pos) Å*GPIO_OUTCLR_PIN13_Low (0UL) Ç*GPIO_OUTCLR_PIN13_High (1UL) É*GPIO_OUTCLR_PIN13_Clear (1UL) Ü*GPIO_OUTCLR_PIN12_Pos (12UL) á*GPIO_OUTCLR_PIN12_Msk (0x1UL << GPIO_OUTCLR_PIN12_Pos) à*GPIO_OUTCLR_PIN12_Low (0UL) â*GPIO_OUTCLR_PIN12_High (1UL) ä*GPIO_OUTCLR_PIN12_Clear (1UL) ç*GPIO_OUTCLR_PIN11_Pos (11UL) é*GPIO_OUTCLR_PIN11_Msk (0x1UL << GPIO_OUTCLR_PIN11_Pos) è*GPIO_OUTCLR_PIN11_Low (0UL) ê*GPIO_OUTCLR_PIN11_High (1UL) ë*GPIO_OUTCLR_PIN11_Clear (1UL) î*GPIO_OUTCLR_PIN10_Pos (10UL) ï*GPIO_OUTCLR_PIN10_Msk (0x1UL << GPIO_OUTCLR_PIN10_Pos) ñ*GPIO_OUTCLR_PIN10_Low (0UL) ó*GPIO_OUTCLR_PIN10_High (1UL) ò*GPIO_OUTCLR_PIN10_Clear (1UL) õ*GPIO_OUTCLR_PIN9_Pos (9UL) ú*GPIO_OUTCLR_PIN9_Msk (0x1UL << GPIO_OUTCLR_PIN9_Pos) ù*GPIO_OUTCLR_PIN9_Low (0UL) û*GPIO_OUTCLR_PIN9_High (1UL) ü*GPIO_OUTCLR_PIN9_Clear (1UL) ¢*GPIO_OUTCLR_PIN8_Pos (8UL) £*GPIO_OUTCLR_PIN8_Msk (0x1UL << GPIO_OUTCLR_PIN8_Pos) §*GPIO_OUTCLR_PIN8_Low (0UL) •*GPIO_OUTCLR_PIN8_High (1UL) ¶*GPIO_OUTCLR_PIN8_Clear (1UL) ©*GPIO_OUTCLR_PIN7_Pos (7UL) ™*GPIO_OUTCLR_PIN7_Msk (0x1UL << GPIO_OUTCLR_PIN7_Pos) ´*GPIO_OUTCLR_PIN7_Low (0UL) ¨*GPIO_OUTCLR_PIN7_High (1UL) ≠*GPIO_OUTCLR_PIN7_Clear (1UL) ∞*GPIO_OUTCLR_PIN6_Pos (6UL) ±*GPIO_OUTCLR_PIN6_Msk (0x1UL << GPIO_OUTCLR_PIN6_Pos) ≤*GPIO_OUTCLR_PIN6_Low (0UL) ≥*GPIO_OUTCLR_PIN6_High (1UL) ¥*GPIO_OUTCLR_PIN6_Clear (1UL) ∑*GPIO_OUTCLR_PIN5_Pos (5UL) ∏*GPIO_OUTCLR_PIN5_Msk (0x1UL << GPIO_OUTCLR_PIN5_Pos) π*GPIO_OUTCLR_PIN5_Low (0UL) ∫*GPIO_OUTCLR_PIN5_High (1UL) ª*GPIO_OUTCLR_PIN5_Clear (1UL) æ*GPIO_OUTCLR_PIN4_Pos (4UL) ø*GPIO_OUTCLR_PIN4_Msk (0x1UL << GPIO_OUTCLR_PIN4_Pos) ¿*GPIO_OUTCLR_PIN4_Low (0UL) ¡*GPIO_OUTCLR_PIN4_High (1UL) ¬*GPIO_OUTCLR_PIN4_Clear (1UL) ≈*GPIO_OUTCLR_PIN3_Pos (3UL) ∆*GPIO_OUTCLR_PIN3_Msk (0x1UL << GPIO_OUTCLR_PIN3_Pos) «*GPIO_OUTCLR_PIN3_Low (0UL) »*GPIO_OUTCLR_PIN3_High (1UL) …*GPIO_OUTCLR_PIN3_Clear (1UL) Ã*GPIO_OUTCLR_PIN2_Pos (2UL) Õ*GPIO_OUTCLR_PIN2_Msk (0x1UL << GPIO_OUTCLR_PIN2_Pos) Œ*GPIO_OUTCLR_PIN2_Low (0UL) œ*GPIO_OUTCLR_PIN2_High (1UL) –*GPIO_OUTCLR_PIN2_Clear (1UL) ”*GPIO_OUTCLR_PIN1_Pos (1UL) ‘*GPIO_OUTCLR_PIN1_Msk (0x1UL << GPIO_OUTCLR_PIN1_Pos) ’*GPIO_OUTCLR_PIN1_Low (0UL) ÷*GPIO_OUTCLR_PIN1_High (1UL) ◊*GPIO_OUTCLR_PIN1_Clear (1UL) ⁄*GPIO_OUTCLR_PIN0_Pos (0UL) €*GPIO_OUTCLR_PIN0_Msk (0x1UL << GPIO_OUTCLR_PIN0_Pos) ‹*GPIO_OUTCLR_PIN0_Low (0UL) ›*GPIO_OUTCLR_PIN0_High (1UL) ﬁ*GPIO_OUTCLR_PIN0_Clear (1UL) ‰*GPIO_IN_PIN31_Pos (31UL) Â*GPIO_IN_PIN31_Msk (0x1UL << GPIO_IN_PIN31_Pos) Ê*GPIO_IN_PIN31_Low (0UL) Á*GPIO_IN_PIN31_High (1UL) Í*GPIO_IN_PIN30_Pos (30UL) Î*GPIO_IN_PIN30_Msk (0x1UL << GPIO_IN_PIN30_Pos) Ï*GPIO_IN_PIN30_Low (0UL) Ì*GPIO_IN_PIN30_High (1UL) *GPIO_IN_PIN29_Pos (29UL) Ò*GPIO_IN_PIN29_Msk (0x1UL << GPIO_IN_PIN29_Pos) Ú*GPIO_IN_PIN29_Low (0UL) Û*GPIO_IN_PIN29_High (1UL) ˆ*GPIO_IN_PIN28_Pos (28UL) ˜*GPIO_IN_PIN28_Msk (0x1UL << GPIO_IN_PIN28_Pos) ¯*GPIO_IN_PIN28_Low (0UL) ˘*GPIO_IN_PIN28_High (1UL) ¸*GPIO_IN_PIN27_Pos (27UL) ˝*GPIO_IN_PIN27_Msk (0x1UL << GPIO_IN_PIN27_Pos) ˛*GPIO_IN_PIN27_Low (0UL) ˇ*GPIO_IN_PIN27_High (1UL) Ç+GPIO_IN_PIN26_Pos (26UL) É+GPIO_IN_PIN26_Msk (0x1UL << GPIO_IN_PIN26_Pos) Ñ+GPIO_IN_PIN26_Low (0UL) Ö+GPIO_IN_PIN26_High (1UL) à+GPIO_IN_PIN25_Pos (25UL) â+GPIO_IN_PIN25_Msk (0x1UL << GPIO_IN_PIN25_Pos) ä+GPIO_IN_PIN25_Low (0UL) ã+GPIO_IN_PIN25_High (1UL) é+GPIO_IN_PIN24_Pos (24UL) è+GPIO_IN_PIN24_Msk (0x1UL << GPIO_IN_PIN24_Pos) ê+GPIO_IN_PIN24_Low (0UL) ë+GPIO_IN_PIN24_High (1UL) î+GPIO_IN_PIN23_Pos (23UL) ï+GPIO_IN_PIN23_Msk (0x1UL << GPIO_IN_PIN23_Pos) ñ+GPIO_IN_PIN23_Low (0UL) ó+GPIO_IN_PIN23_High (1UL) ö+GPIO_IN_PIN22_Pos (22UL) õ+GPIO_IN_PIN22_Msk (0x1UL << GPIO_IN_PIN22_Pos) ú+GPIO_IN_PIN22_Low (0UL) ù+GPIO_IN_PIN22_High (1UL) †+GPIO_IN_PIN21_Pos (21UL) °+GPIO_IN_PIN21_Msk (0x1UL << GPIO_IN_PIN21_Pos) ¢+GPIO_IN_PIN21_Low (0UL) £+GPIO_IN_PIN21_High (1UL) ¶+GPIO_IN_PIN20_Pos (20UL) ß+GPIO_IN_PIN20_Msk (0x1UL << GPIO_IN_PIN20_Pos) ®+GPIO_IN_PIN20_Low (0UL) ©+GPIO_IN_PIN20_High (1UL) ¨+GPIO_IN_PIN19_Pos (19UL) ≠+GPIO_IN_PIN19_Msk (0x1UL << GPIO_IN_PIN19_Pos) Æ+GPIO_IN_PIN19_Low (0UL) Ø+GPIO_IN_PIN19_High (1UL) ≤+GPIO_IN_PIN18_Pos (18UL) ≥+GPIO_IN_PIN18_Msk (0x1UL << GPIO_IN_PIN18_Pos) ¥+GPIO_IN_PIN18_Low (0UL) µ+GPIO_IN_PIN18_High (1UL) ∏+GPIO_IN_PIN17_Pos (17UL) π+GPIO_IN_PIN17_Msk (0x1UL << GPIO_IN_PIN17_Pos) ∫+GPIO_IN_PIN17_Low (0UL) ª+GPIO_IN_PIN17_High (1UL) æ+GPIO_IN_PIN16_Pos (16UL) ø+GPIO_IN_PIN16_Msk (0x1UL << GPIO_IN_PIN16_Pos) ¿+GPIO_IN_PIN16_Low (0UL) ¡+GPIO_IN_PIN16_High (1UL) ƒ+GPIO_IN_PIN15_Pos (15UL) ≈+GPIO_IN_PIN15_Msk (0x1UL << GPIO_IN_PIN15_Pos) ∆+GPIO_IN_PIN15_Low (0UL) «+GPIO_IN_PIN15_High (1UL)  +GPIO_IN_PIN14_Pos (14UL) À+GPIO_IN_PIN14_Msk (0x1UL << GPIO_IN_PIN14_Pos) Ã+GPIO_IN_PIN14_Low (0UL) Õ+GPIO_IN_PIN14_High (1UL) –+GPIO_IN_PIN13_Pos (13UL) —+GPIO_IN_PIN13_Msk (0x1UL << GPIO_IN_PIN13_Pos) “+GPIO_IN_PIN13_Low (0UL) ”+GPIO_IN_PIN13_High (1UL) ÷+GPIO_IN_PIN12_Pos (12UL) ◊+GPIO_IN_PIN12_Msk (0x1UL << GPIO_IN_PIN12_Pos) ÿ+GPIO_IN_PIN12_Low (0UL) Ÿ+GPIO_IN_PIN12_High (1UL) ‹+GPIO_IN_PIN11_Pos (11UL) ›+GPIO_IN_PIN11_Msk (0x1UL << GPIO_IN_PIN11_Pos) ﬁ+GPIO_IN_PIN11_Low (0UL) ﬂ+GPIO_IN_PIN11_High (1UL) ‚+GPIO_IN_PIN10_Pos (10UL) „+GPIO_IN_PIN10_Msk (0x1UL << GPIO_IN_PIN10_Pos) ‰+GPIO_IN_PIN10_Low (0UL) Â+GPIO_IN_PIN10_High (1UL) Ë+GPIO_IN_PIN9_Pos (9UL) È+GPIO_IN_PIN9_Msk (0x1UL << GPIO_IN_PIN9_Pos) Í+GPIO_IN_PIN9_Low (0UL) Î+GPIO_IN_PIN9_High (1UL) Ó+GPIO_IN_PIN8_Pos (8UL) Ô+GPIO_IN_PIN8_Msk (0x1UL << GPIO_IN_PIN8_Pos) +GPIO_IN_PIN8_Low (0UL) Ò+GPIO_IN_PIN8_High (1UL) Ù+GPIO_IN_PIN7_Pos (7UL) ı+GPIO_IN_PIN7_Msk (0x1UL << GPIO_IN_PIN7_Pos) ˆ+GPIO_IN_PIN7_Low (0UL) ˜+GPIO_IN_PIN7_High (1UL) ˙+GPIO_IN_PIN6_Pos (6UL) ˚+GPIO_IN_PIN6_Msk (0x1UL << GPIO_IN_PIN6_Pos) ¸+GPIO_IN_PIN6_Low (0UL) ˝+GPIO_IN_PIN6_High (1UL) Ä,GPIO_IN_PIN5_Pos (5UL) Å,GPIO_IN_PIN5_Msk (0x1UL << GPIO_IN_PIN5_Pos) Ç,GPIO_IN_PIN5_Low (0UL) É,GPIO_IN_PIN5_High (1UL) Ü,GPIO_IN_PIN4_Pos (4UL) á,GPIO_IN_PIN4_Msk (0x1UL << GPIO_IN_PIN4_Pos) à,GPIO_IN_PIN4_Low (0UL) â,GPIO_IN_PIN4_High (1UL) å,GPIO_IN_PIN3_Pos (3UL) ç,GPIO_IN_PIN3_Msk (0x1UL << GPIO_IN_PIN3_Pos) é,GPIO_IN_PIN3_Low (0UL) è,GPIO_IN_PIN3_High (1UL) í,GPIO_IN_PIN2_Pos (2UL) ì,GPIO_IN_PIN2_Msk (0x1UL << GPIO_IN_PIN2_Pos) î,GPIO_IN_PIN2_Low (0UL) ï,GPIO_IN_PIN2_High (1UL) ò,GPIO_IN_PIN1_Pos (1UL) ô,GPIO_IN_PIN1_Msk (0x1UL << GPIO_IN_PIN1_Pos) ö,GPIO_IN_PIN1_Low (0UL) õ,GPIO_IN_PIN1_High (1UL) û,GPIO_IN_PIN0_Pos (0UL) ü,GPIO_IN_PIN0_Msk (0x1UL << GPIO_IN_PIN0_Pos) †,GPIO_IN_PIN0_Low (0UL) °,GPIO_IN_PIN0_High (1UL) ß,GPIO_DIR_PIN31_Pos (31UL) ®,GPIO_DIR_PIN31_Msk (0x1UL << GPIO_DIR_PIN31_Pos) ©,GPIO_DIR_PIN31_Input (0UL) ™,GPIO_DIR_PIN31_Output (1UL) ≠,GPIO_DIR_PIN30_Pos (30UL) Æ,GPIO_DIR_PIN30_Msk (0x1UL << GPIO_DIR_PIN30_Pos) Ø,GPIO_DIR_PIN30_Input (0UL) ∞,GPIO_DIR_PIN30_Output (1UL) ≥,GPIO_DIR_PIN29_Pos (29UL) ¥,GPIO_DIR_PIN29_Msk (0x1UL << GPIO_DIR_PIN29_Pos) µ,GPIO_DIR_PIN29_Input (0UL) ∂,GPIO_DIR_PIN29_Output (1UL) π,GPIO_DIR_PIN28_Pos (28UL) ∫,GPIO_DIR_PIN28_Msk (0x1UL << GPIO_DIR_PIN28_Pos) ª,GPIO_DIR_PIN28_Input (0UL) º,GPIO_DIR_PIN28_Output (1UL) ø,GPIO_DIR_PIN27_Pos (27UL) ¿,GPIO_DIR_PIN27_Msk (0x1UL << GPIO_DIR_PIN27_Pos) ¡,GPIO_DIR_PIN27_Input (0UL) ¬,GPIO_DIR_PIN27_Output (1UL) ≈,GPIO_DIR_PIN26_Pos (26UL) ∆,GPIO_DIR_PIN26_Msk (0x1UL << GPIO_DIR_PIN26_Pos) «,GPIO_DIR_PIN26_Input (0UL) »,GPIO_DIR_PIN26_Output (1UL) À,GPIO_DIR_PIN25_Pos (25UL) Ã,GPIO_DIR_PIN25_Msk (0x1UL << GPIO_DIR_PIN25_Pos) Õ,GPIO_DIR_PIN25_Input (0UL) Œ,GPIO_DIR_PIN25_Output (1UL) —,GPIO_DIR_PIN24_Pos (24UL) “,GPIO_DIR_PIN24_Msk (0x1UL << GPIO_DIR_PIN24_Pos) ”,GPIO_DIR_PIN24_Input (0UL) ‘,GPIO_DIR_PIN24_Output (1UL) ◊,GPIO_DIR_PIN23_Pos (23UL) ÿ,GPIO_DIR_PIN23_Msk (0x1UL << GPIO_DIR_PIN23_Pos) Ÿ,GPIO_DIR_PIN23_Input (0UL) ⁄,GPIO_DIR_PIN23_Output (1UL) ›,GPIO_DIR_PIN22_Pos (22UL) ﬁ,GPIO_DIR_PIN22_Msk (0x1UL << GPIO_DIR_PIN22_Pos) ﬂ,GPIO_DIR_PIN22_Input (0UL) ‡,GPIO_DIR_PIN22_Output (1UL) „,GPIO_DIR_PIN21_Pos (21UL) ‰,GPIO_DIR_PIN21_Msk (0x1UL << GPIO_DIR_PIN21_Pos) Â,GPIO_DIR_PIN21_Input (0UL) Ê,GPIO_DIR_PIN21_Output (1UL) È,GPIO_DIR_PIN20_Pos (20UL) Í,GPIO_DIR_PIN20_Msk (0x1UL << GPIO_DIR_PIN20_Pos) Î,GPIO_DIR_PIN20_Input (0UL) Ï,GPIO_DIR_PIN20_Output (1UL) Ô,GPIO_DIR_PIN19_Pos (19UL) ,GPIO_DIR_PIN19_Msk (0x1UL << GPIO_DIR_PIN19_Pos) Ò,GPIO_DIR_PIN19_Input (0UL) Ú,GPIO_DIR_PIN19_Output (1UL) ı,GPIO_DIR_PIN18_Pos (18UL) ˆ,GPIO_DIR_PIN18_Msk (0x1UL << GPIO_DIR_PIN18_Pos) ˜,GPIO_DIR_PIN18_Input (0UL) ¯,GPIO_DIR_PIN18_Output (1UL) ˚,GPIO_DIR_PIN17_Pos (17UL) ¸,GPIO_DIR_PIN17_Msk (0x1UL << GPIO_DIR_PIN17_Pos) ˝,GPIO_DIR_PIN17_Input (0UL) ˛,GPIO_DIR_PIN17_Output (1UL) Å-GPIO_DIR_PIN16_Pos (16UL) Ç-GPIO_DIR_PIN16_Msk (0x1UL << GPIO_DIR_PIN16_Pos) É-GPIO_DIR_PIN16_Input (0UL) Ñ-GPIO_DIR_PIN16_Output (1UL) á-GPIO_DIR_PIN15_Pos (15UL) à-GPIO_DIR_PIN15_Msk (0x1UL << GPIO_DIR_PIN15_Pos) â-GPIO_DIR_PIN15_Input (0UL) ä-GPIO_DIR_PIN15_Output (1UL) ç-GPIO_DIR_PIN14_Pos (14UL) é-GPIO_DIR_PIN14_Msk (0x1UL << GPIO_DIR_PIN14_Pos) è-GPIO_DIR_PIN14_Input (0UL) ê-GPIO_DIR_PIN14_Output (1UL) ì-GPIO_DIR_PIN13_Pos (13UL) î-GPIO_DIR_PIN13_Msk (0x1UL << GPIO_DIR_PIN13_Pos) ï-GPIO_DIR_PIN13_Input (0UL) ñ-GPIO_DIR_PIN13_Output (1UL) ô-GPIO_DIR_PIN12_Pos (12UL) ö-GPIO_DIR_PIN12_Msk (0x1UL << GPIO_DIR_PIN12_Pos) õ-GPIO_DIR_PIN12_Input (0UL) ú-GPIO_DIR_PIN12_Output (1UL) ü-GPIO_DIR_PIN11_Pos (11UL) †-GPIO_DIR_PIN11_Msk (0x1UL << GPIO_DIR_PIN11_Pos) °-GPIO_DIR_PIN11_Input (0UL) ¢-GPIO_DIR_PIN11_Output (1UL) •-GPIO_DIR_PIN10_Pos (10UL) ¶-GPIO_DIR_PIN10_Msk (0x1UL << GPIO_DIR_PIN10_Pos) ß-GPIO_DIR_PIN10_Input (0UL) ®-GPIO_DIR_PIN10_Output (1UL) ´-GPIO_DIR_PIN9_Pos (9UL) ¨-GPIO_DIR_PIN9_Msk (0x1UL << GPIO_DIR_PIN9_Pos) ≠-GPIO_DIR_PIN9_Input (0UL) Æ-GPIO_DIR_PIN9_Output (1UL) ±-GPIO_DIR_PIN8_Pos (8UL) ≤-GPIO_DIR_PIN8_Msk (0x1UL << GPIO_DIR_PIN8_Pos) ≥-GPIO_DIR_PIN8_Input (0UL) ¥-GPIO_DIR_PIN8_Output (1UL) ∑-GPIO_DIR_PIN7_Pos (7UL) ∏-GPIO_DIR_PIN7_Msk (0x1UL << GPIO_DIR_PIN7_Pos) π-GPIO_DIR_PIN7_Input (0UL) ∫-GPIO_DIR_PIN7_Output (1UL) Ω-GPIO_DIR_PIN6_Pos (6UL) æ-GPIO_DIR_PIN6_Msk (0x1UL << GPIO_DIR_PIN6_Pos) ø-GPIO_DIR_PIN6_Input (0UL) ¿-GPIO_DIR_PIN6_Output (1UL) √-GPIO_DIR_PIN5_Pos (5UL) ƒ-GPIO_DIR_PIN5_Msk (0x1UL << GPIO_DIR_PIN5_Pos) ≈-GPIO_DIR_PIN5_Input (0UL) ∆-GPIO_DIR_PIN5_Output (1UL) …-GPIO_DIR_PIN4_Pos (4UL)  -GPIO_DIR_PIN4_Msk (0x1UL << GPIO_DIR_PIN4_Pos) À-GPIO_DIR_PIN4_Input (0UL) Ã-GPIO_DIR_PIN4_Output (1UL) œ-GPIO_DIR_PIN3_Pos (3UL) –-GPIO_DIR_PIN3_Msk (0x1UL << GPIO_DIR_PIN3_Pos) —-GPIO_DIR_PIN3_Input (0UL) “-GPIO_DIR_PIN3_Output (1UL) ’-GPIO_DIR_PIN2_Pos (2UL) ÷-GPIO_DIR_PIN2_Msk (0x1UL << GPIO_DIR_PIN2_Pos) ◊-GPIO_DIR_PIN2_Input (0UL) ÿ-GPIO_DIR_PIN2_Output (1UL) €-GPIO_DIR_PIN1_Pos (1UL) ‹-GPIO_DIR_PIN1_Msk (0x1UL << GPIO_DIR_PIN1_Pos) ›-GPIO_DIR_PIN1_Input (0UL) ﬁ-GPIO_DIR_PIN1_Output (1UL) ·-GPIO_DIR_PIN0_Pos (0UL) ‚-GPIO_DIR_PIN0_Msk (0x1UL << GPIO_DIR_PIN0_Pos) „-GPIO_DIR_PIN0_Input (0UL) ‰-GPIO_DIR_PIN0_Output (1UL) Í-GPIO_DIRSET_PIN31_Pos (31UL) Î-GPIO_DIRSET_PIN31_Msk (0x1UL << GPIO_DIRSET_PIN31_Pos) Ï-GPIO_DIRSET_PIN31_Input (0UL) Ì-GPIO_DIRSET_PIN31_Output (1UL) Ó-GPIO_DIRSET_PIN31_Set (1UL) Ò-GPIO_DIRSET_PIN30_Pos (30UL) Ú-GPIO_DIRSET_PIN30_Msk (0x1UL << GPIO_DIRSET_PIN30_Pos) Û-GPIO_DIRSET_PIN30_Input (0UL) Ù-GPIO_DIRSET_PIN30_Output (1UL) ı-GPIO_DIRSET_PIN30_Set (1UL) ¯-GPIO_DIRSET_PIN29_Pos (29UL) ˘-GPIO_DIRSET_PIN29_Msk (0x1UL << GPIO_DIRSET_PIN29_Pos) ˙-GPIO_DIRSET_PIN29_Input (0UL) ˚-GPIO_DIRSET_PIN29_Output (1UL) ¸-GPIO_DIRSET_PIN29_Set (1UL) ˇ-GPIO_DIRSET_PIN28_Pos (28UL) Ä.GPIO_DIRSET_PIN28_Msk (0x1UL << GPIO_DIRSET_PIN28_Pos) Å.GPIO_DIRSET_PIN28_Input (0UL) Ç.GPIO_DIRSET_PIN28_Output (1UL) É.GPIO_DIRSET_PIN28_Set (1UL) Ü.GPIO_DIRSET_PIN27_Pos (27UL) á.GPIO_DIRSET_PIN27_Msk (0x1UL << GPIO_DIRSET_PIN27_Pos) à.GPIO_DIRSET_PIN27_Input (0UL) â.GPIO_DIRSET_PIN27_Output (1UL) ä.GPIO_DIRSET_PIN27_Set (1UL) ç.GPIO_DIRSET_PIN26_Pos (26UL) é.GPIO_DIRSET_PIN26_Msk (0x1UL << GPIO_DIRSET_PIN26_Pos) è.GPIO_DIRSET_PIN26_Input (0UL) ê.GPIO_DIRSET_PIN26_Output (1UL) ë.GPIO_DIRSET_PIN26_Set (1UL) î.GPIO_DIRSET_PIN25_Pos (25UL) ï.GPIO_DIRSET_PIN25_Msk (0x1UL << GPIO_DIRSET_PIN25_Pos) ñ.GPIO_DIRSET_PIN25_Input (0UL) ó.GPIO_DIRSET_PIN25_Output (1UL) ò.GPIO_DIRSET_PIN25_Set (1UL) õ.GPIO_DIRSET_PIN24_Pos (24UL) ú.GPIO_DIRSET_PIN24_Msk (0x1UL << GPIO_DIRSET_PIN24_Pos) ù.GPIO_DIRSET_PIN24_Input (0UL) û.GPIO_DIRSET_PIN24_Output (1UL) ü.GPIO_DIRSET_PIN24_Set (1UL) ¢.GPIO_DIRSET_PIN23_Pos (23UL) £.GPIO_DIRSET_PIN23_Msk (0x1UL << GPIO_DIRSET_PIN23_Pos) §.GPIO_DIRSET_PIN23_Input (0UL) •.GPIO_DIRSET_PIN23_Output (1UL) ¶.GPIO_DIRSET_PIN23_Set (1UL) ©.GPIO_DIRSET_PIN22_Pos (22UL) ™.GPIO_DIRSET_PIN22_Msk (0x1UL << GPIO_DIRSET_PIN22_Pos) ´.GPIO_DIRSET_PIN22_Input (0UL) ¨.GPIO_DIRSET_PIN22_Output (1UL) ≠.GPIO_DIRSET_PIN22_Set (1UL) ∞.GPIO_DIRSET_PIN21_Pos (21UL) ±.GPIO_DIRSET_PIN21_Msk (0x1UL << GPIO_DIRSET_PIN21_Pos) ≤.GPIO_DIRSET_PIN21_Input (0UL) ≥.GPIO_DIRSET_PIN21_Output (1UL) ¥.GPIO_DIRSET_PIN21_Set (1UL) ∑.GPIO_DIRSET_PIN20_Pos (20UL) ∏.GPIO_DIRSET_PIN20_Msk (0x1UL << GPIO_DIRSET_PIN20_Pos) π.GPIO_DIRSET_PIN20_Input (0UL) ∫.GPIO_DIRSET_PIN20_Output (1UL) ª.GPIO_DIRSET_PIN20_Set (1UL) æ.GPIO_DIRSET_PIN19_Pos (19UL) ø.GPIO_DIRSET_PIN19_Msk (0x1UL << GPIO_DIRSET_PIN19_Pos) ¿.GPIO_DIRSET_PIN19_Input (0UL) ¡.GPIO_DIRSET_PIN19_Output (1UL) ¬.GPIO_DIRSET_PIN19_Set (1UL) ≈.GPIO_DIRSET_PIN18_Pos (18UL) ∆.GPIO_DIRSET_PIN18_Msk (0x1UL << GPIO_DIRSET_PIN18_Pos) «.GPIO_DIRSET_PIN18_Input (0UL) ».GPIO_DIRSET_PIN18_Output (1UL) ….GPIO_DIRSET_PIN18_Set (1UL) Ã.GPIO_DIRSET_PIN17_Pos (17UL) Õ.GPIO_DIRSET_PIN17_Msk (0x1UL << GPIO_DIRSET_PIN17_Pos) Œ.GPIO_DIRSET_PIN17_Input (0UL) œ.GPIO_DIRSET_PIN17_Output (1UL) –.GPIO_DIRSET_PIN17_Set (1UL) ”.GPIO_DIRSET_PIN16_Pos (16UL) ‘.GPIO_DIRSET_PIN16_Msk (0x1UL << GPIO_DIRSET_PIN16_Pos) ’.GPIO_DIRSET_PIN16_Input (0UL) ÷.GPIO_DIRSET_PIN16_Output (1UL) ◊.GPIO_DIRSET_PIN16_Set (1UL) ⁄.GPIO_DIRSET_PIN15_Pos (15UL) €.GPIO_DIRSET_PIN15_Msk (0x1UL << GPIO_DIRSET_PIN15_Pos) ‹.GPIO_DIRSET_PIN15_Input (0UL) ›.GPIO_DIRSET_PIN15_Output (1UL) ﬁ.GPIO_DIRSET_PIN15_Set (1UL) ·.GPIO_DIRSET_PIN14_Pos (14UL) ‚.GPIO_DIRSET_PIN14_Msk (0x1UL << GPIO_DIRSET_PIN14_Pos) „.GPIO_DIRSET_PIN14_Input (0UL) ‰.GPIO_DIRSET_PIN14_Output (1UL) Â.GPIO_DIRSET_PIN14_Set (1UL) Ë.GPIO_DIRSET_PIN13_Pos (13UL) È.GPIO_DIRSET_PIN13_Msk (0x1UL << GPIO_DIRSET_PIN13_Pos) Í.GPIO_DIRSET_PIN13_Input (0UL) Î.GPIO_DIRSET_PIN13_Output (1UL) Ï.GPIO_DIRSET_PIN13_Set (1UL) Ô.GPIO_DIRSET_PIN12_Pos (12UL) .GPIO_DIRSET_PIN12_Msk (0x1UL << GPIO_DIRSET_PIN12_Pos) Ò.GPIO_DIRSET_PIN12_Input (0UL) Ú.GPIO_DIRSET_PIN12_Output (1UL) Û.GPIO_DIRSET_PIN12_Set (1UL) ˆ.GPIO_DIRSET_PIN11_Pos (11UL) ˜.GPIO_DIRSET_PIN11_Msk (0x1UL << GPIO_DIRSET_PIN11_Pos) ¯.GPIO_DIRSET_PIN11_Input (0UL) ˘.GPIO_DIRSET_PIN11_Output (1UL) ˙.GPIO_DIRSET_PIN11_Set (1UL) ˝.GPIO_DIRSET_PIN10_Pos (10UL) ˛.GPIO_DIRSET_PIN10_Msk (0x1UL << GPIO_DIRSET_PIN10_Pos) ˇ.GPIO_DIRSET_PIN10_Input (0UL) Ä/GPIO_DIRSET_PIN10_Output (1UL) Å/GPIO_DIRSET_PIN10_Set (1UL) Ñ/GPIO_DIRSET_PIN9_Pos (9UL) Ö/GPIO_DIRSET_PIN9_Msk (0x1UL << GPIO_DIRSET_PIN9_Pos) Ü/GPIO_DIRSET_PIN9_Input (0UL) á/GPIO_DIRSET_PIN9_Output (1UL) à/GPIO_DIRSET_PIN9_Set (1UL) ã/GPIO_DIRSET_PIN8_Pos (8UL) å/GPIO_DIRSET_PIN8_Msk (0x1UL << GPIO_DIRSET_PIN8_Pos) ç/GPIO_DIRSET_PIN8_Input (0UL) é/GPIO_DIRSET_PIN8_Output (1UL) è/GPIO_DIRSET_PIN8_Set (1UL) í/GPIO_DIRSET_PIN7_Pos (7UL) ì/GPIO_DIRSET_PIN7_Msk (0x1UL << GPIO_DIRSET_PIN7_Pos) î/GPIO_DIRSET_PIN7_Input (0UL) ï/GPIO_DIRSET_PIN7_Output (1UL) ñ/GPIO_DIRSET_PIN7_Set (1UL) ô/GPIO_DIRSET_PIN6_Pos (6UL) ö/GPIO_DIRSET_PIN6_Msk (0x1UL << GPIO_DIRSET_PIN6_Pos) õ/GPIO_DIRSET_PIN6_Input (0UL) ú/GPIO_DIRSET_PIN6_Output (1UL) ù/GPIO_DIRSET_PIN6_Set (1UL) †/GPIO_DIRSET_PIN5_Pos (5UL) °/GPIO_DIRSET_PIN5_Msk (0x1UL << GPIO_DIRSET_PIN5_Pos) ¢/GPIO_DIRSET_PIN5_Input (0UL) £/GPIO_DIRSET_PIN5_Output (1UL) §/GPIO_DIRSET_PIN5_Set (1UL) ß/GPIO_DIRSET_PIN4_Pos (4UL) ®/GPIO_DIRSET_PIN4_Msk (0x1UL << GPIO_DIRSET_PIN4_Pos) ©/GPIO_DIRSET_PIN4_Input (0UL) ™/GPIO_DIRSET_PIN4_Output (1UL) ´/GPIO_DIRSET_PIN4_Set (1UL) Æ/GPIO_DIRSET_PIN3_Pos (3UL) Ø/GPIO_DIRSET_PIN3_Msk (0x1UL << GPIO_DIRSET_PIN3_Pos) ∞/GPIO_DIRSET_PIN3_Input (0UL) ±/GPIO_DIRSET_PIN3_Output (1UL) ≤/GPIO_DIRSET_PIN3_Set (1UL) µ/GPIO_DIRSET_PIN2_Pos (2UL) ∂/GPIO_DIRSET_PIN2_Msk (0x1UL << GPIO_DIRSET_PIN2_Pos) ∑/GPIO_DIRSET_PIN2_Input (0UL) ∏/GPIO_DIRSET_PIN2_Output (1UL) π/GPIO_DIRSET_PIN2_Set (1UL) º/GPIO_DIRSET_PIN1_Pos (1UL) Ω/GPIO_DIRSET_PIN1_Msk (0x1UL << GPIO_DIRSET_PIN1_Pos) æ/GPIO_DIRSET_PIN1_Input (0UL) ø/GPIO_DIRSET_PIN1_Output (1UL) ¿/GPIO_DIRSET_PIN1_Set (1UL) √/GPIO_DIRSET_PIN0_Pos (0UL) ƒ/GPIO_DIRSET_PIN0_Msk (0x1UL << GPIO_DIRSET_PIN0_Pos) ≈/GPIO_DIRSET_PIN0_Input (0UL) ∆/GPIO_DIRSET_PIN0_Output (1UL) «/GPIO_DIRSET_PIN0_Set (1UL) Õ/GPIO_DIRCLR_PIN31_Pos (31UL) Œ/GPIO_DIRCLR_PIN31_Msk (0x1UL << GPIO_DIRCLR_PIN31_Pos) œ/GPIO_DIRCLR_PIN31_Input (0UL) –/GPIO_DIRCLR_PIN31_Output (1UL) —/GPIO_DIRCLR_PIN31_Clear (1UL) ‘/GPIO_DIRCLR_PIN30_Pos (30UL) ’/GPIO_DIRCLR_PIN30_Msk (0x1UL << GPIO_DIRCLR_PIN30_Pos) ÷/GPIO_DIRCLR_PIN30_Input (0UL) ◊/GPIO_DIRCLR_PIN30_Output (1UL) ÿ/GPIO_DIRCLR_PIN30_Clear (1UL) €/GPIO_DIRCLR_PIN29_Pos (29UL) ‹/GPIO_DIRCLR_PIN29_Msk (0x1UL << GPIO_DIRCLR_PIN29_Pos) ›/GPIO_DIRCLR_PIN29_Input (0UL) ﬁ/GPIO_DIRCLR_PIN29_Output (1UL) ﬂ/GPIO_DIRCLR_PIN29_Clear (1UL) ‚/GPIO_DIRCLR_PIN28_Pos (28UL) „/GPIO_DIRCLR_PIN28_Msk (0x1UL << GPIO_DIRCLR_PIN28_Pos) ‰/GPIO_DIRCLR_PIN28_Input (0UL) Â/GPIO_DIRCLR_PIN28_Output (1UL) Ê/GPIO_DIRCLR_PIN28_Clear (1UL) È/GPIO_DIRCLR_PIN27_Pos (27UL) Í/GPIO_DIRCLR_PIN27_Msk (0x1UL << GPIO_DIRCLR_PIN27_Pos) Î/GPIO_DIRCLR_PIN27_Input (0UL) Ï/GPIO_DIRCLR_PIN27_Output (1UL) Ì/GPIO_DIRCLR_PIN27_Clear (1UL) /GPIO_DIRCLR_PIN26_Pos (26UL) Ò/GPIO_DIRCLR_PIN26_Msk (0x1UL << GPIO_DIRCLR_PIN26_Pos) Ú/GPIO_DIRCLR_PIN26_Input (0UL) Û/GPIO_DIRCLR_PIN26_Output (1UL) Ù/GPIO_DIRCLR_PIN26_Clear (1UL) ˜/GPIO_DIRCLR_PIN25_Pos (25UL) ¯/GPIO_DIRCLR_PIN25_Msk (0x1UL << GPIO_DIRCLR_PIN25_Pos) ˘/GPIO_DIRCLR_PIN25_Input (0UL) ˙/GPIO_DIRCLR_PIN25_Output (1UL) ˚/GPIO_DIRCLR_PIN25_Clear (1UL) ˛/GPIO_DIRCLR_PIN24_Pos (24UL) ˇ/GPIO_DIRCLR_PIN24_Msk (0x1UL << GPIO_DIRCLR_PIN24_Pos) Ä0GPIO_DIRCLR_PIN24_Input (0UL) Å0GPIO_DIRCLR_PIN24_Output (1UL) Ç0GPIO_DIRCLR_PIN24_Clear (1UL) Ö0GPIO_DIRCLR_PIN23_Pos (23UL) Ü0GPIO_DIRCLR_PIN23_Msk (0x1UL << GPIO_DIRCLR_PIN23_Pos) á0GPIO_DIRCLR_PIN23_Input (0UL) à0GPIO_DIRCLR_PIN23_Output (1UL) â0GPIO_DIRCLR_PIN23_Clear (1UL) å0GPIO_DIRCLR_PIN22_Pos (22UL) ç0GPIO_DIRCLR_PIN22_Msk (0x1UL << GPIO_DIRCLR_PIN22_Pos) é0GPIO_DIRCLR_PIN22_Input (0UL) è0GPIO_DIRCLR_PIN22_Output (1UL) ê0GPIO_DIRCLR_PIN22_Clear (1UL) ì0GPIO_DIRCLR_PIN21_Pos (21UL) î0GPIO_DIRCLR_PIN21_Msk (0x1UL << GPIO_DIRCLR_PIN21_Pos) ï0GPIO_DIRCLR_PIN21_Input (0UL) ñ0GPIO_DIRCLR_PIN21_Output (1UL) ó0GPIO_DIRCLR_PIN21_Clear (1UL) ö0GPIO_DIRCLR_PIN20_Pos (20UL) õ0GPIO_DIRCLR_PIN20_Msk (0x1UL << GPIO_DIRCLR_PIN20_Pos) ú0GPIO_DIRCLR_PIN20_Input (0UL) ù0GPIO_DIRCLR_PIN20_Output (1UL) û0GPIO_DIRCLR_PIN20_Clear (1UL) °0GPIO_DIRCLR_PIN19_Pos (19UL) ¢0GPIO_DIRCLR_PIN19_Msk (0x1UL << GPIO_DIRCLR_PIN19_Pos) £0GPIO_DIRCLR_PIN19_Input (0UL) §0GPIO_DIRCLR_PIN19_Output (1UL) •0GPIO_DIRCLR_PIN19_Clear (1UL) ®0GPIO_DIRCLR_PIN18_Pos (18UL) ©0GPIO_DIRCLR_PIN18_Msk (0x1UL << GPIO_DIRCLR_PIN18_Pos) ™0GPIO_DIRCLR_PIN18_Input (0UL) ´0GPIO_DIRCLR_PIN18_Output (1UL) ¨0GPIO_DIRCLR_PIN18_Clear (1UL) Ø0GPIO_DIRCLR_PIN17_Pos (17UL) ∞0GPIO_DIRCLR_PIN17_Msk (0x1UL << GPIO_DIRCLR_PIN17_Pos) ±0GPIO_DIRCLR_PIN17_Input (0UL) ≤0GPIO_DIRCLR_PIN17_Output (1UL) ≥0GPIO_DIRCLR_PIN17_Clear (1UL) ∂0GPIO_DIRCLR_PIN16_Pos (16UL) ∑0GPIO_DIRCLR_PIN16_Msk (0x1UL << GPIO_DIRCLR_PIN16_Pos) ∏0GPIO_DIRCLR_PIN16_Input (0UL) π0GPIO_DIRCLR_PIN16_Output (1UL) ∫0GPIO_DIRCLR_PIN16_Clear (1UL) Ω0GPIO_DIRCLR_PIN15_Pos (15UL) æ0GPIO_DIRCLR_PIN15_Msk (0x1UL << GPIO_DIRCLR_PIN15_Pos) ø0GPIO_DIRCLR_PIN15_Input (0UL) ¿0GPIO_DIRCLR_PIN15_Output (1UL) ¡0GPIO_DIRCLR_PIN15_Clear (1UL) ƒ0GPIO_DIRCLR_PIN14_Pos (14UL) ≈0GPIO_DIRCLR_PIN14_Msk (0x1UL << GPIO_DIRCLR_PIN14_Pos) ∆0GPIO_DIRCLR_PIN14_Input (0UL) «0GPIO_DIRCLR_PIN14_Output (1UL) »0GPIO_DIRCLR_PIN14_Clear (1UL) À0GPIO_DIRCLR_PIN13_Pos (13UL) Ã0GPIO_DIRCLR_PIN13_Msk (0x1UL << GPIO_DIRCLR_PIN13_Pos) Õ0GPIO_DIRCLR_PIN13_Input (0UL) Œ0GPIO_DIRCLR_PIN13_Output (1UL) œ0GPIO_DIRCLR_PIN13_Clear (1UL) “0GPIO_DIRCLR_PIN12_Pos (12UL) ”0GPIO_DIRCLR_PIN12_Msk (0x1UL << GPIO_DIRCLR_PIN12_Pos) ‘0GPIO_DIRCLR_PIN12_Input (0UL) ’0GPIO_DIRCLR_PIN12_Output (1UL) ÷0GPIO_DIRCLR_PIN12_Clear (1UL) Ÿ0GPIO_DIRCLR_PIN11_Pos (11UL) ⁄0GPIO_DIRCLR_PIN11_Msk (0x1UL << GPIO_DIRCLR_PIN11_Pos) €0GPIO_DIRCLR_PIN11_Input (0UL) ‹0GPIO_DIRCLR_PIN11_Output (1UL) ›0GPIO_DIRCLR_PIN11_Clear (1UL) ‡0GPIO_DIRCLR_PIN10_Pos (10UL) ·0GPIO_DIRCLR_PIN10_Msk (0x1UL << GPIO_DIRCLR_PIN10_Pos) ‚0GPIO_DIRCLR_PIN10_Input (0UL) „0GPIO_DIRCLR_PIN10_Output (1UL) ‰0GPIO_DIRCLR_PIN10_Clear (1UL) Á0GPIO_DIRCLR_PIN9_Pos (9UL) Ë0GPIO_DIRCLR_PIN9_Msk (0x1UL << GPIO_DIRCLR_PIN9_Pos) È0GPIO_DIRCLR_PIN9_Input (0UL) Í0GPIO_DIRCLR_PIN9_Output (1UL) Î0GPIO_DIRCLR_PIN9_Clear (1UL) Ó0GPIO_DIRCLR_PIN8_Pos (8UL) Ô0GPIO_DIRCLR_PIN8_Msk (0x1UL << GPIO_DIRCLR_PIN8_Pos) 0GPIO_DIRCLR_PIN8_Input (0UL) Ò0GPIO_DIRCLR_PIN8_Output (1UL) Ú0GPIO_DIRCLR_PIN8_Clear (1UL) ı0GPIO_DIRCLR_PIN7_Pos (7UL) ˆ0GPIO_DIRCLR_PIN7_Msk (0x1UL << GPIO_DIRCLR_PIN7_Pos) ˜0GPIO_DIRCLR_PIN7_Input (0UL) ¯0GPIO_DIRCLR_PIN7_Output (1UL) ˘0GPIO_DIRCLR_PIN7_Clear (1UL) ¸0GPIO_DIRCLR_PIN6_Pos (6UL) ˝0GPIO_DIRCLR_PIN6_Msk (0x1UL << GPIO_DIRCLR_PIN6_Pos) ˛0GPIO_DIRCLR_PIN6_Input (0UL) ˇ0GPIO_DIRCLR_PIN6_Output (1UL) Ä1GPIO_DIRCLR_PIN6_Clear (1UL) É1GPIO_DIRCLR_PIN5_Pos (5UL) Ñ1GPIO_DIRCLR_PIN5_Msk (0x1UL << GPIO_DIRCLR_PIN5_Pos) Ö1GPIO_DIRCLR_PIN5_Input (0UL) Ü1GPIO_DIRCLR_PIN5_Output (1UL) á1GPIO_DIRCLR_PIN5_Clear (1UL) ä1GPIO_DIRCLR_PIN4_Pos (4UL) ã1GPIO_DIRCLR_PIN4_Msk (0x1UL << GPIO_DIRCLR_PIN4_Pos) å1GPIO_DIRCLR_PIN4_Input (0UL) ç1GPIO_DIRCLR_PIN4_Output (1UL) é1GPIO_DIRCLR_PIN4_Clear (1UL) ë1GPIO_DIRCLR_PIN3_Pos (3UL) í1GPIO_DIRCLR_PIN3_Msk (0x1UL << GPIO_DIRCLR_PIN3_Pos) ì1GPIO_DIRCLR_PIN3_Input (0UL) î1GPIO_DIRCLR_PIN3_Output (1UL) ï1GPIO_DIRCLR_PIN3_Clear (1UL) ò1GPIO_DIRCLR_PIN2_Pos (2UL) ô1GPIO_DIRCLR_PIN2_Msk (0x1UL << GPIO_DIRCLR_PIN2_Pos) ö1GPIO_DIRCLR_PIN2_Input (0UL) õ1GPIO_DIRCLR_PIN2_Output (1UL) ú1GPIO_DIRCLR_PIN2_Clear (1UL) ü1GPIO_DIRCLR_PIN1_Pos (1UL) †1GPIO_DIRCLR_PIN1_Msk (0x1UL << GPIO_DIRCLR_PIN1_Pos) °1GPIO_DIRCLR_PIN1_Input (0UL) ¢1GPIO_DIRCLR_PIN1_Output (1UL) £1GPIO_DIRCLR_PIN1_Clear (1UL) ¶1GPIO_DIRCLR_PIN0_Pos (0UL) ß1GPIO_DIRCLR_PIN0_Msk (0x1UL << GPIO_DIRCLR_PIN0_Pos) ®1GPIO_DIRCLR_PIN0_Input (0UL) ©1GPIO_DIRCLR_PIN0_Output (1UL) ™1GPIO_DIRCLR_PIN0_Clear (1UL) ∞1GPIO_LATCH_PIN31_Pos (31UL) ±1GPIO_LATCH_PIN31_Msk (0x1UL << GPIO_LATCH_PIN31_Pos) ≤1GPIO_LATCH_PIN31_NotLatched (0UL) ≥1GPIO_LATCH_PIN31_Latched (1UL) ∂1GPIO_LATCH_PIN30_Pos (30UL) ∑1GPIO_LATCH_PIN30_Msk (0x1UL << GPIO_LATCH_PIN30_Pos) ∏1GPIO_LATCH_PIN30_NotLatched (0UL) π1GPIO_LATCH_PIN30_Latched (1UL) º1GPIO_LATCH_PIN29_Pos (29UL) Ω1GPIO_LATCH_PIN29_Msk (0x1UL << GPIO_LATCH_PIN29_Pos) æ1GPIO_LATCH_PIN29_NotLatched (0UL) ø1GPIO_LATCH_PIN29_Latched (1UL) ¬1GPIO_LATCH_PIN28_Pos (28UL) √1GPIO_LATCH_PIN28_Msk (0x1UL << GPIO_LATCH_PIN28_Pos) ƒ1GPIO_LATCH_PIN28_NotLatched (0UL) ≈1GPIO_LATCH_PIN28_Latched (1UL) »1GPIO_LATCH_PIN27_Pos (27UL) …1GPIO_LATCH_PIN27_Msk (0x1UL << GPIO_LATCH_PIN27_Pos)  1GPIO_LATCH_PIN27_NotLatched (0UL) À1GPIO_LATCH_PIN27_Latched (1UL) Œ1GPIO_LATCH_PIN26_Pos (26UL) œ1GPIO_LATCH_PIN26_Msk (0x1UL << GPIO_LATCH_PIN26_Pos) –1GPIO_LATCH_PIN26_NotLatched (0UL) —1GPIO_LATCH_PIN26_Latched (1UL) ‘1GPIO_LATCH_PIN25_Pos (25UL) ’1GPIO_LATCH_PIN25_Msk (0x1UL << GPIO_LATCH_PIN25_Pos) ÷1GPIO_LATCH_PIN25_NotLatched (0UL) ◊1GPIO_LATCH_PIN25_Latched (1UL) ⁄1GPIO_LATCH_PIN24_Pos (24UL) €1GPIO_LATCH_PIN24_Msk (0x1UL << GPIO_LATCH_PIN24_Pos) ‹1GPIO_LATCH_PIN24_NotLatched (0UL) ›1GPIO_LATCH_PIN24_Latched (1UL) ‡1GPIO_LATCH_PIN23_Pos (23UL) ·1GPIO_LATCH_PIN23_Msk (0x1UL << GPIO_LATCH_PIN23_Pos) ‚1GPIO_LATCH_PIN23_NotLatched (0UL) „1GPIO_LATCH_PIN23_Latched (1UL) Ê1GPIO_LATCH_PIN22_Pos (22UL) Á1GPIO_LATCH_PIN22_Msk (0x1UL << GPIO_LATCH_PIN22_Pos) Ë1GPIO_LATCH_PIN22_NotLatched (0UL) È1GPIO_LATCH_PIN22_Latched (1UL) Ï1GPIO_LATCH_PIN21_Pos (21UL) Ì1GPIO_LATCH_PIN21_Msk (0x1UL << GPIO_LATCH_PIN21_Pos) Ó1GPIO_LATCH_PIN21_NotLatched (0UL) Ô1GPIO_LATCH_PIN21_Latched (1UL) Ú1GPIO_LATCH_PIN20_Pos (20UL) Û1GPIO_LATCH_PIN20_Msk (0x1UL << GPIO_LATCH_PIN20_Pos) Ù1GPIO_LATCH_PIN20_NotLatched (0UL) ı1GPIO_LATCH_PIN20_Latched (1UL) ¯1GPIO_LATCH_PIN19_Pos (19UL) ˘1GPIO_LATCH_PIN19_Msk (0x1UL << GPIO_LATCH_PIN19_Pos) ˙1GPIO_LATCH_PIN19_NotLatched (0UL) ˚1GPIO_LATCH_PIN19_Latched (1UL) ˛1GPIO_LATCH_PIN18_Pos (18UL) ˇ1GPIO_LATCH_PIN18_Msk (0x1UL << GPIO_LATCH_PIN18_Pos) Ä2GPIO_LATCH_PIN18_NotLatched (0UL) Å2GPIO_LATCH_PIN18_Latched (1UL) Ñ2GPIO_LATCH_PIN17_Pos (17UL) Ö2GPIO_LATCH_PIN17_Msk (0x1UL << GPIO_LATCH_PIN17_Pos) Ü2GPIO_LATCH_PIN17_NotLatched (0UL) á2GPIO_LATCH_PIN17_Latched (1UL) ä2GPIO_LATCH_PIN16_Pos (16UL) ã2GPIO_LATCH_PIN16_Msk (0x1UL << GPIO_LATCH_PIN16_Pos) å2GPIO_LATCH_PIN16_NotLatched (0UL) ç2GPIO_LATCH_PIN16_Latched (1UL) ê2GPIO_LATCH_PIN15_Pos (15UL) ë2GPIO_LATCH_PIN15_Msk (0x1UL << GPIO_LATCH_PIN15_Pos) í2GPIO_LATCH_PIN15_NotLatched (0UL) ì2GPIO_LATCH_PIN15_Latched (1UL) ñ2GPIO_LATCH_PIN14_Pos (14UL) ó2GPIO_LATCH_PIN14_Msk (0x1UL << GPIO_LATCH_PIN14_Pos) ò2GPIO_LATCH_PIN14_NotLatched (0UL) ô2GPIO_LATCH_PIN14_Latched (1UL) ú2GPIO_LATCH_PIN13_Pos (13UL) ù2GPIO_LATCH_PIN13_Msk (0x1UL << GPIO_LATCH_PIN13_Pos) û2GPIO_LATCH_PIN13_NotLatched (0UL) ü2GPIO_LATCH_PIN13_Latched (1UL) ¢2GPIO_LATCH_PIN12_Pos (12UL) £2GPIO_LATCH_PIN12_Msk (0x1UL << GPIO_LATCH_PIN12_Pos) §2GPIO_LATCH_PIN12_NotLatched (0UL) •2GPIO_LATCH_PIN12_Latched (1UL) ®2GPIO_LATCH_PIN11_Pos (11UL) ©2GPIO_LATCH_PIN11_Msk (0x1UL << GPIO_LATCH_PIN11_Pos) ™2GPIO_LATCH_PIN11_NotLatched (0UL) ´2GPIO_LATCH_PIN11_Latched (1UL) Æ2GPIO_LATCH_PIN10_Pos (10UL) Ø2GPIO_LATCH_PIN10_Msk (0x1UL << GPIO_LATCH_PIN10_Pos) ∞2GPIO_LATCH_PIN10_NotLatched (0UL) ±2GPIO_LATCH_PIN10_Latched (1UL) ¥2GPIO_LATCH_PIN9_Pos (9UL) µ2GPIO_LATCH_PIN9_Msk (0x1UL << GPIO_LATCH_PIN9_Pos) ∂2GPIO_LATCH_PIN9_NotLatched (0UL) ∑2GPIO_LATCH_PIN9_Latched (1UL) ∫2GPIO_LATCH_PIN8_Pos (8UL) ª2GPIO_LATCH_PIN8_Msk (0x1UL << GPIO_LATCH_PIN8_Pos) º2GPIO_LATCH_PIN8_NotLatched (0UL) Ω2GPIO_LATCH_PIN8_Latched (1UL) ¿2GPIO_LATCH_PIN7_Pos (7UL) ¡2GPIO_LATCH_PIN7_Msk (0x1UL << GPIO_LATCH_PIN7_Pos) ¬2GPIO_LATCH_PIN7_NotLatched (0UL) √2GPIO_LATCH_PIN7_Latched (1UL) ∆2GPIO_LATCH_PIN6_Pos (6UL) «2GPIO_LATCH_PIN6_Msk (0x1UL << GPIO_LATCH_PIN6_Pos) »2GPIO_LATCH_PIN6_NotLatched (0UL) …2GPIO_LATCH_PIN6_Latched (1UL) Ã2GPIO_LATCH_PIN5_Pos (5UL) Õ2GPIO_LATCH_PIN5_Msk (0x1UL << GPIO_LATCH_PIN5_Pos) Œ2GPIO_LATCH_PIN5_NotLatched (0UL) œ2GPIO_LATCH_PIN5_Latched (1UL) “2GPIO_LATCH_PIN4_Pos (4UL) ”2GPIO_LATCH_PIN4_Msk (0x1UL << GPIO_LATCH_PIN4_Pos) ‘2GPIO_LATCH_PIN4_NotLatched (0UL) ’2GPIO_LATCH_PIN4_Latched (1UL) ÿ2GPIO_LATCH_PIN3_Pos (3UL) Ÿ2GPIO_LATCH_PIN3_Msk (0x1UL << GPIO_LATCH_PIN3_Pos) ⁄2GPIO_LATCH_PIN3_NotLatched (0UL) €2GPIO_LATCH_PIN3_Latched (1UL) ﬁ2GPIO_LATCH_PIN2_Pos (2UL) ﬂ2GPIO_LATCH_PIN2_Msk (0x1UL << GPIO_LATCH_PIN2_Pos) ‡2GPIO_LATCH_PIN2_NotLatched (0UL) ·2GPIO_LATCH_PIN2_Latched (1UL) ‰2GPIO_LATCH_PIN1_Pos (1UL) Â2GPIO_LATCH_PIN1_Msk (0x1UL << GPIO_LATCH_PIN1_Pos) Ê2GPIO_LATCH_PIN1_NotLatched (0UL) Á2GPIO_LATCH_PIN1_Latched (1UL) Í2GPIO_LATCH_PIN0_Pos (0UL) Î2GPIO_LATCH_PIN0_Msk (0x1UL << GPIO_LATCH_PIN0_Pos) Ï2GPIO_LATCH_PIN0_NotLatched (0UL) Ì2GPIO_LATCH_PIN0_Latched (1UL) Û2GPIO_DETECTMODE_DETECTMODE_Pos (0UL) Ù2GPIO_DETECTMODE_DETECTMODE_Msk (0x1UL << GPIO_DETECTMODE_DETECTMODE_Pos) ı2GPIO_DETECTMODE_DETECTMODE_Default (0UL) ˆ2GPIO_DETECTMODE_DETECTMODE_LDETECT (1UL) ¸2GPIO_PIN_CNF_SENSE_Pos (16UL) ˝2GPIO_PIN_CNF_SENSE_Msk (0x3UL << GPIO_PIN_CNF_SENSE_Pos) ˛2GPIO_PIN_CNF_SENSE_Disabled (0UL) ˇ2GPIO_PIN_CNF_SENSE_High (2UL) Ä3GPIO_PIN_CNF_SENSE_Low (3UL) É3GPIO_PIN_CNF_DRIVE_Pos (8UL) Ñ3GPIO_PIN_CNF_DRIVE_Msk (0x7UL << GPIO_PIN_CNF_DRIVE_Pos) Ö3GPIO_PIN_CNF_DRIVE_S0S1 (0UL) Ü3GPIO_PIN_CNF_DRIVE_H0S1 (1UL) á3GPIO_PIN_CNF_DRIVE_S0H1 (2UL) à3GPIO_PIN_CNF_DRIVE_H0H1 (3UL) â3GPIO_PIN_CNF_DRIVE_D0S1 (4UL) ä3GPIO_PIN_CNF_DRIVE_D0H1 (5UL) ã3GPIO_PIN_CNF_DRIVE_S0D1 (6UL) å3GPIO_PIN_CNF_DRIVE_H0D1 (7UL) è3GPIO_PIN_CNF_PULL_Pos (2UL) ê3GPIO_PIN_CNF_PULL_Msk (0x3UL << GPIO_PIN_CNF_PULL_Pos) ë3GPIO_PIN_CNF_PULL_Disabled (0UL) í3GPIO_PIN_CNF_PULL_Pulldown (1UL) ì3GPIO_PIN_CNF_PULL_Pullup (3UL) ñ3GPIO_PIN_CNF_INPUT_Pos (1UL) ó3GPIO_PIN_CNF_INPUT_Msk (0x1UL << GPIO_PIN_CNF_INPUT_Pos) ò3GPIO_PIN_CNF_INPUT_Connect (0UL) ô3GPIO_PIN_CNF_INPUT_Disconnect (1UL) ú3GPIO_PIN_CNF_DIR_Pos (0UL) ù3GPIO_PIN_CNF_DIR_Msk (0x1UL << GPIO_PIN_CNF_DIR_Pos) û3GPIO_PIN_CNF_DIR_Input (0UL) ü3GPIO_PIN_CNF_DIR_Output (1UL) ©3PDM_INTEN_END_Pos (2UL) ™3PDM_INTEN_END_Msk (0x1UL << PDM_INTEN_END_Pos) ´3PDM_INTEN_END_Disabled (0UL) ¨3PDM_INTEN_END_Enabled (1UL) Ø3PDM_INTEN_STOPPED_Pos (1UL) ∞3PDM_INTEN_STOPPED_Msk (0x1UL << PDM_INTEN_STOPPED_Pos) ±3PDM_INTEN_STOPPED_Disabled (0UL) ≤3PDM_INTEN_STOPPED_Enabled (1UL) µ3PDM_INTEN_STARTED_Pos (0UL) ∂3PDM_INTEN_STARTED_Msk (0x1UL << PDM_INTEN_STARTED_Pos) ∑3PDM_INTEN_STARTED_Disabled (0UL) ∏3PDM_INTEN_STARTED_Enabled (1UL) æ3PDM_INTENSET_END_Pos (2UL) ø3PDM_INTENSET_END_Msk (0x1UL << PDM_INTENSET_END_Pos) ¿3PDM_INTENSET_END_Disabled (0UL) ¡3PDM_INTENSET_END_Enabled (1UL) ¬3PDM_INTENSET_END_Set (1UL) ≈3PDM_INTENSET_STOPPED_Pos (1UL) ∆3PDM_INTENSET_STOPPED_Msk (0x1UL << PDM_INTENSET_STOPPED_Pos) «3PDM_INTENSET_STOPPED_Disabled (0UL) »3PDM_INTENSET_STOPPED_Enabled (1UL) …3PDM_INTENSET_STOPPED_Set (1UL) Ã3PDM_INTENSET_STARTED_Pos (0UL) Õ3PDM_INTENSET_STARTED_Msk (0x1UL << PDM_INTENSET_STARTED_Pos) Œ3PDM_INTENSET_STARTED_Disabled (0UL) œ3PDM_INTENSET_STARTED_Enabled (1UL) –3PDM_INTENSET_STARTED_Set (1UL) ÷3PDM_INTENCLR_END_Pos (2UL) ◊3PDM_INTENCLR_END_Msk (0x1UL << PDM_INTENCLR_END_Pos) ÿ3PDM_INTENCLR_END_Disabled (0UL) Ÿ3PDM_INTENCLR_END_Enabled (1UL) ⁄3PDM_INTENCLR_END_Clear (1UL) ›3PDM_INTENCLR_STOPPED_Pos (1UL) ﬁ3PDM_INTENCLR_STOPPED_Msk (0x1UL << PDM_INTENCLR_STOPPED_Pos) ﬂ3PDM_INTENCLR_STOPPED_Disabled (0UL) ‡3PDM_INTENCLR_STOPPED_Enabled (1UL) ·3PDM_INTENCLR_STOPPED_Clear (1UL) ‰3PDM_INTENCLR_STARTED_Pos (0UL) Â3PDM_INTENCLR_STARTED_Msk (0x1UL << PDM_INTENCLR_STARTED_Pos) Ê3PDM_INTENCLR_STARTED_Disabled (0UL) Á3PDM_INTENCLR_STARTED_Enabled (1UL) Ë3PDM_INTENCLR_STARTED_Clear (1UL) Ó3PDM_ENABLE_ENABLE_Pos (0UL) Ô3PDM_ENABLE_ENABLE_Msk (0x1UL << PDM_ENABLE_ENABLE_Pos) 3PDM_ENABLE_ENABLE_Disabled (0UL) Ò3PDM_ENABLE_ENABLE_Enabled (1UL) ˜3PDM_PDMCLKCTRL_FREQ_Pos (0UL) ¯3PDM_PDMCLKCTRL_FREQ_Msk (0xFFFFFFFFUL << PDM_PDMCLKCTRL_FREQ_Pos) ˘3PDM_PDMCLKCTRL_FREQ_1000K (0x08000000UL) ˙3PDM_PDMCLKCTRL_FREQ_Default (0x08400000UL) ˚3PDM_PDMCLKCTRL_FREQ_1067K (0x08800000UL) Å4PDM_MODE_EDGE_Pos (1UL) Ç4PDM_MODE_EDGE_Msk (0x1UL << PDM_MODE_EDGE_Pos) É4PDM_MODE_EDGE_LeftFalling (0UL) Ñ4PDM_MODE_EDGE_LeftRising (1UL) á4PDM_MODE_OPERATION_Pos (0UL) à4PDM_MODE_OPERATION_Msk (0x1UL << PDM_MODE_OPERATION_Pos) â4PDM_MODE_OPERATION_Stereo (0UL) ä4PDM_MODE_OPERATION_Mono (1UL) ê4PDM_GAINL_GAINL_Pos (0UL) ë4PDM_GAINL_GAINL_Msk (0x7FUL << PDM_GAINL_GAINL_Pos) í4PDM_GAINL_GAINL_MinGain (0x00UL) ì4PDM_GAINL_GAINL_DefaultGain (0x28UL) î4PDM_GAINL_GAINL_MaxGain (0x50UL) ö4PDM_GAINR_GAINR_Pos (0UL) õ4PDM_GAINR_GAINR_Msk (0xFFUL << PDM_GAINR_GAINR_Pos) ú4PDM_GAINR_GAINR_MinGain (0x00UL) ù4PDM_GAINR_GAINR_DefaultGain (0x28UL) û4PDM_GAINR_GAINR_MaxGain (0x50UL) §4PDM_PSEL_CLK_CONNECT_Pos (31UL) •4PDM_PSEL_CLK_CONNECT_Msk (0x1UL << PDM_PSEL_CLK_CONNECT_Pos) ¶4PDM_PSEL_CLK_CONNECT_Connected (0UL) ß4PDM_PSEL_CLK_CONNECT_Disconnected (1UL) ™4PDM_PSEL_CLK_PIN_Pos (0UL) ´4PDM_PSEL_CLK_PIN_Msk (0x1FUL << PDM_PSEL_CLK_PIN_Pos) ±4PDM_PSEL_DIN_CONNECT_Pos (31UL) ≤4PDM_PSEL_DIN_CONNECT_Msk (0x1UL << PDM_PSEL_DIN_CONNECT_Pos) ≥4PDM_PSEL_DIN_CONNECT_Connected (0UL) ¥4PDM_PSEL_DIN_CONNECT_Disconnected (1UL) ∑4PDM_PSEL_DIN_PIN_Pos (0UL) ∏4PDM_PSEL_DIN_PIN_Msk (0x1FUL << PDM_PSEL_DIN_PIN_Pos) æ4PDM_SAMPLE_PTR_SAMPLEPTR_Pos (0UL) ø4PDM_SAMPLE_PTR_SAMPLEPTR_Msk (0xFFFFFFFFUL << PDM_SAMPLE_PTR_SAMPLEPTR_Pos) ≈4PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos (0UL) ∆4PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk (0x7FFFUL << PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos) –4POWER_INTENSET_SLEEPEXIT_Pos (6UL) —4POWER_INTENSET_SLEEPEXIT_Msk (0x1UL << POWER_INTENSET_SLEEPEXIT_Pos) “4POWER_INTENSET_SLEEPEXIT_Disabled (0UL) ”4POWER_INTENSET_SLEEPEXIT_Enabled (1UL) ‘4POWER_INTENSET_SLEEPEXIT_Set (1UL) ◊4POWER_INTENSET_SLEEPENTER_Pos (5UL) ÿ4POWER_INTENSET_SLEEPENTER_Msk (0x1UL << POWER_INTENSET_SLEEPENTER_Pos) Ÿ4POWER_INTENSET_SLEEPENTER_Disabled (0UL) ⁄4POWER_INTENSET_SLEEPENTER_Enabled (1UL) €4POWER_INTENSET_SLEEPENTER_Set (1UL) ﬁ4POWER_INTENSET_POFWARN_Pos (2UL) ﬂ4POWER_INTENSET_POFWARN_Msk (0x1UL << POWER_INTENSET_POFWARN_Pos) ‡4POWER_INTENSET_POFWARN_Disabled (0UL) ·4POWER_INTENSET_POFWARN_Enabled (1UL) ‚4POWER_INTENSET_POFWARN_Set (1UL) Ë4POWER_INTENCLR_SLEEPEXIT_Pos (6UL) È4POWER_INTENCLR_SLEEPEXIT_Msk (0x1UL << POWER_INTENCLR_SLEEPEXIT_Pos) Í4POWER_INTENCLR_SLEEPEXIT_Disabled (0UL) Î4POWER_INTENCLR_SLEEPEXIT_Enabled (1UL) Ï4POWER_INTENCLR_SLEEPEXIT_Clear (1UL) Ô4POWER_INTENCLR_SLEEPENTER_Pos (5UL) 4POWER_INTENCLR_SLEEPENTER_Msk (0x1UL << POWER_INTENCLR_SLEEPENTER_Pos) Ò4POWER_INTENCLR_SLEEPENTER_Disabled (0UL) Ú4POWER_INTENCLR_SLEEPENTER_Enabled (1UL) Û4POWER_INTENCLR_SLEEPENTER_Clear (1UL) ˆ4POWER_INTENCLR_POFWARN_Pos (2UL) ˜4POWER_INTENCLR_POFWARN_Msk (0x1UL << POWER_INTENCLR_POFWARN_Pos) ¯4POWER_INTENCLR_POFWARN_Disabled (0UL) ˘4POWER_INTENCLR_POFWARN_Enabled (1UL) ˙4POWER_INTENCLR_POFWARN_Clear (1UL) Ä5POWER_RESETREAS_NFC_Pos (19UL) Å5POWER_RESETREAS_NFC_Msk (0x1UL << POWER_RESETREAS_NFC_Pos) Ç5POWER_RESETREAS_NFC_NotDetected (0UL) É5POWER_RESETREAS_NFC_Detected (1UL) Ü5POWER_RESETREAS_DIF_Pos (18UL) á5POWER_RESETREAS_DIF_Msk (0x1UL << POWER_RESETREAS_DIF_Pos) à5POWER_RESETREAS_DIF_NotDetected (0UL) â5POWER_RESETREAS_DIF_Detected (1UL) å5POWER_RESETREAS_LPCOMP_Pos (17UL) ç5POWER_RESETREAS_LPCOMP_Msk (0x1UL << POWER_RESETREAS_LPCOMP_Pos) é5POWER_RESETREAS_LPCOMP_NotDetected (0UL) è5POWER_RESETREAS_LPCOMP_Detected (1UL) í5POWER_RESETREAS_OFF_Pos (16UL) ì5POWER_RESETREAS_OFF_Msk (0x1UL << POWER_RESETREAS_OFF_Pos) î5POWER_RESETREAS_OFF_NotDetected (0UL) ï5POWER_RESETREAS_OFF_Detected (1UL) ò5POWER_RESETREAS_LOCKUP_Pos (3UL) ô5POWER_RESETREAS_LOCKUP_Msk (0x1UL << POWER_RESETREAS_LOCKUP_Pos) ö5POWER_RESETREAS_LOCKUP_NotDetected (0UL) õ5POWER_RESETREAS_LOCKUP_Detected (1UL) û5POWER_RESETREAS_SREQ_Pos (2UL) ü5POWER_RESETREAS_SREQ_Msk (0x1UL << POWER_RESETREAS_SREQ_Pos) †5POWER_RESETREAS_SREQ_NotDetected (0UL) °5POWER_RESETREAS_SREQ_Detected (1UL) §5POWER_RESETREAS_DOG_Pos (1UL) •5POWER_RESETREAS_DOG_Msk (0x1UL << POWER_RESETREAS_DOG_Pos) ¶5POWER_RESETREAS_DOG_NotDetected (0UL) ß5POWER_RESETREAS_DOG_Detected (1UL) ™5POWER_RESETREAS_RESETPIN_Pos (0UL) ´5POWER_RESETREAS_RESETPIN_Msk (0x1UL << POWER_RESETREAS_RESETPIN_Pos) ¨5POWER_RESETREAS_RESETPIN_NotDetected (0UL) ≠5POWER_RESETREAS_RESETPIN_Detected (1UL) ≥5POWER_RAMSTATUS_RAMBLOCK3_Pos (3UL) ¥5POWER_RAMSTATUS_RAMBLOCK3_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK3_Pos) µ5POWER_RAMSTATUS_RAMBLOCK3_Off (0UL) ∂5POWER_RAMSTATUS_RAMBLOCK3_On (1UL) π5POWER_RAMSTATUS_RAMBLOCK2_Pos (2UL) ∫5POWER_RAMSTATUS_RAMBLOCK2_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK2_Pos) ª5POWER_RAMSTATUS_RAMBLOCK2_Off (0UL) º5POWER_RAMSTATUS_RAMBLOCK2_On (1UL) ø5POWER_RAMSTATUS_RAMBLOCK1_Pos (1UL) ¿5POWER_RAMSTATUS_RAMBLOCK1_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK1_Pos) ¡5POWER_RAMSTATUS_RAMBLOCK1_Off (0UL) ¬5POWER_RAMSTATUS_RAMBLOCK1_On (1UL) ≈5POWER_RAMSTATUS_RAMBLOCK0_Pos (0UL) ∆5POWER_RAMSTATUS_RAMBLOCK0_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK0_Pos) «5POWER_RAMSTATUS_RAMBLOCK0_Off (0UL) »5POWER_RAMSTATUS_RAMBLOCK0_On (1UL) Œ5POWER_SYSTEMOFF_SYSTEMOFF_Pos (0UL) œ5POWER_SYSTEMOFF_SYSTEMOFF_Msk (0x1UL << POWER_SYSTEMOFF_SYSTEMOFF_Pos) –5POWER_SYSTEMOFF_SYSTEMOFF_Enter (1UL) ÷5POWER_POFCON_THRESHOLD_Pos (1UL) ◊5POWER_POFCON_THRESHOLD_Msk (0xFUL << POWER_POFCON_THRESHOLD_Pos) ÿ5POWER_POFCON_THRESHOLD_V17 (4UL) Ÿ5POWER_POFCON_THRESHOLD_V18 (5UL) ⁄5POWER_POFCON_THRESHOLD_V19 (6UL) €5POWER_POFCON_THRESHOLD_V20 (7UL) ‹5POWER_POFCON_THRESHOLD_V21 (8UL) ›5POWER_POFCON_THRESHOLD_V22 (9UL) ﬁ5POWER_POFCON_THRESHOLD_V23 (10UL) ﬂ5POWER_POFCON_THRESHOLD_V24 (11UL) ‡5POWER_POFCON_THRESHOLD_V25 (12UL) ·5POWER_POFCON_THRESHOLD_V26 (13UL) ‚5POWER_POFCON_THRESHOLD_V27 (14UL) „5POWER_POFCON_THRESHOLD_V28 (15UL) Ê5POWER_POFCON_POF_Pos (0UL) Á5POWER_POFCON_POF_Msk (0x1UL << POWER_POFCON_POF_Pos) Ë5POWER_POFCON_POF_Disabled (0UL) È5POWER_POFCON_POF_Enabled (1UL) Ô5POWER_GPREGRET_GPREGRET_Pos (0UL) 5POWER_GPREGRET_GPREGRET_Msk (0xFFUL << POWER_GPREGRET_GPREGRET_Pos) ˆ5POWER_GPREGRET2_GPREGRET_Pos (0UL) ˜5POWER_GPREGRET2_GPREGRET_Msk (0xFFUL << POWER_GPREGRET2_GPREGRET_Pos) ˝5POWER_RAMON_OFFRAM1_Pos (17UL) ˛5POWER_RAMON_OFFRAM1_Msk (0x1UL << POWER_RAMON_OFFRAM1_Pos) ˇ5POWER_RAMON_OFFRAM1_RAM1Off (0UL) Ä6POWER_RAMON_OFFRAM1_RAM1On (1UL) É6POWER_RAMON_OFFRAM0_Pos (16UL) Ñ6POWER_RAMON_OFFRAM0_Msk (0x1UL << POWER_RAMON_OFFRAM0_Pos) Ö6POWER_RAMON_OFFRAM0_RAM0Off (0UL) Ü6POWER_RAMON_OFFRAM0_RAM0On (1UL) â6POWER_RAMON_ONRAM1_Pos (1UL) ä6POWER_RAMON_ONRAM1_Msk (0x1UL << POWER_RAMON_ONRAM1_Pos) ã6POWER_RAMON_ONRAM1_RAM1Off (0UL) å6POWER_RAMON_ONRAM1_RAM1On (1UL) è6POWER_RAMON_ONRAM0_Pos (0UL) ê6POWER_RAMON_ONRAM0_Msk (0x1UL << POWER_RAMON_ONRAM0_Pos) ë6POWER_RAMON_ONRAM0_RAM0Off (0UL) í6POWER_RAMON_ONRAM0_RAM0On (1UL) ò6POWER_RAMONB_OFFRAM3_Pos (17UL) ô6POWER_RAMONB_OFFRAM3_Msk (0x1UL << POWER_RAMONB_OFFRAM3_Pos) ö6POWER_RAMONB_OFFRAM3_RAM3Off (0UL) õ6POWER_RAMONB_OFFRAM3_RAM3On (1UL) û6POWER_RAMONB_OFFRAM2_Pos (16UL) ü6POWER_RAMONB_OFFRAM2_Msk (0x1UL << POWER_RAMONB_OFFRAM2_Pos) †6POWER_RAMONB_OFFRAM2_RAM2Off (0UL) °6POWER_RAMONB_OFFRAM2_RAM2On (1UL) §6POWER_RAMONB_ONRAM3_Pos (1UL) •6POWER_RAMONB_ONRAM3_Msk (0x1UL << POWER_RAMONB_ONRAM3_Pos) ¶6POWER_RAMONB_ONRAM3_RAM3Off (0UL) ß6POWER_RAMONB_ONRAM3_RAM3On (1UL) ™6POWER_RAMONB_ONRAM2_Pos (0UL) ´6POWER_RAMONB_ONRAM2_Msk (0x1UL << POWER_RAMONB_ONRAM2_Pos) ¨6POWER_RAMONB_ONRAM2_RAM2Off (0UL) ≠6POWER_RAMONB_ONRAM2_RAM2On (1UL) ≥6POWER_DCDCEN_DCDCEN_Pos (0UL) ¥6POWER_DCDCEN_DCDCEN_Msk (0x1UL << POWER_DCDCEN_DCDCEN_Pos) µ6POWER_DCDCEN_DCDCEN_Disabled (0UL) ∂6POWER_DCDCEN_DCDCEN_Enabled (1UL) º6POWER_RAM_POWER_S1RETENTION_Pos (17UL) Ω6POWER_RAM_POWER_S1RETENTION_Msk (0x1UL << POWER_RAM_POWER_S1RETENTION_Pos) æ6POWER_RAM_POWER_S1RETENTION_Off (0UL) ø6POWER_RAM_POWER_S1RETENTION_On (1UL) ¬6POWER_RAM_POWER_S0RETENTION_Pos (16UL) √6POWER_RAM_POWER_S0RETENTION_Msk (0x1UL << POWER_RAM_POWER_S0RETENTION_Pos) ƒ6POWER_RAM_POWER_S0RETENTION_Off (0UL) ≈6POWER_RAM_POWER_S0RETENTION_On (1UL) »6POWER_RAM_POWER_S1POWER_Pos (1UL) …6POWER_RAM_POWER_S1POWER_Msk (0x1UL << POWER_RAM_POWER_S1POWER_Pos)  6POWER_RAM_POWER_S1POWER_Off (0UL) À6POWER_RAM_POWER_S1POWER_On (1UL) Œ6POWER_RAM_POWER_S0POWER_Pos (0UL) œ6POWER_RAM_POWER_S0POWER_Msk (0x1UL << POWER_RAM_POWER_S0POWER_Pos) –6POWER_RAM_POWER_S0POWER_Off (0UL) —6POWER_RAM_POWER_S0POWER_On (1UL) ◊6POWER_RAM_POWERSET_S1RETENTION_Pos (17UL) ÿ6POWER_RAM_POWERSET_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S1RETENTION_Pos) Ÿ6POWER_RAM_POWERSET_S1RETENTION_On (1UL) ‹6POWER_RAM_POWERSET_S0RETENTION_Pos (16UL) ›6POWER_RAM_POWERSET_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S0RETENTION_Pos) ﬁ6POWER_RAM_POWERSET_S0RETENTION_On (1UL) ·6POWER_RAM_POWERSET_S1POWER_Pos (1UL) ‚6POWER_RAM_POWERSET_S1POWER_Msk (0x1UL << POWER_RAM_POWERSET_S1POWER_Pos) „6POWER_RAM_POWERSET_S1POWER_On (1UL) Ê6POWER_RAM_POWERSET_S0POWER_Pos (0UL) Á6POWER_RAM_POWERSET_S0POWER_Msk (0x1UL << POWER_RAM_POWERSET_S0POWER_Pos) Ë6POWER_RAM_POWERSET_S0POWER_On (1UL) Ó6POWER_RAM_POWERCLR_S1RETENTION_Pos (17UL) Ô6POWER_RAM_POWERCLR_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S1RETENTION_Pos) 6POWER_RAM_POWERCLR_S1RETENTION_Off (1UL) Û6POWER_RAM_POWERCLR_S0RETENTION_Pos (16UL) Ù6POWER_RAM_POWERCLR_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S0RETENTION_Pos) ı6POWER_RAM_POWERCLR_S0RETENTION_Off (1UL) ¯6POWER_RAM_POWERCLR_S1POWER_Pos (1UL) ˘6POWER_RAM_POWERCLR_S1POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S1POWER_Pos) ˙6POWER_RAM_POWERCLR_S1POWER_Off (1UL) ˝6POWER_RAM_POWERCLR_S0POWER_Pos (0UL) ˛6POWER_RAM_POWERCLR_S0POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S0POWER_Pos) ˇ6POWER_RAM_POWERCLR_S0POWER_Off (1UL) â7PPI_CHEN_CH31_Pos (31UL) ä7PPI_CHEN_CH31_Msk (0x1UL << PPI_CHEN_CH31_Pos) ã7PPI_CHEN_CH31_Disabled (0UL) å7PPI_CHEN_CH31_Enabled (1UL) è7PPI_CHEN_CH30_Pos (30UL) ê7PPI_CHEN_CH30_Msk (0x1UL << PPI_CHEN_CH30_Pos) ë7PPI_CHEN_CH30_Disabled (0UL) í7PPI_CHEN_CH30_Enabled (1UL) ï7PPI_CHEN_CH29_Pos (29UL) ñ7PPI_CHEN_CH29_Msk (0x1UL << PPI_CHEN_CH29_Pos) ó7PPI_CHEN_CH29_Disabled (0UL) ò7PPI_CHEN_CH29_Enabled (1UL) õ7PPI_CHEN_CH28_Pos (28UL) ú7PPI_CHEN_CH28_Msk (0x1UL << PPI_CHEN_CH28_Pos) ù7PPI_CHEN_CH28_Disabled (0UL) û7PPI_CHEN_CH28_Enabled (1UL) °7PPI_CHEN_CH27_Pos (27UL) ¢7PPI_CHEN_CH27_Msk (0x1UL << PPI_CHEN_CH27_Pos) £7PPI_CHEN_CH27_Disabled (0UL) §7PPI_CHEN_CH27_Enabled (1UL) ß7PPI_CHEN_CH26_Pos (26UL) ®7PPI_CHEN_CH26_Msk (0x1UL << PPI_CHEN_CH26_Pos) ©7PPI_CHEN_CH26_Disabled (0UL) ™7PPI_CHEN_CH26_Enabled (1UL) ≠7PPI_CHEN_CH25_Pos (25UL) Æ7PPI_CHEN_CH25_Msk (0x1UL << PPI_CHEN_CH25_Pos) Ø7PPI_CHEN_CH25_Disabled (0UL) ∞7PPI_CHEN_CH25_Enabled (1UL) ≥7PPI_CHEN_CH24_Pos (24UL) ¥7PPI_CHEN_CH24_Msk (0x1UL << PPI_CHEN_CH24_Pos) µ7PPI_CHEN_CH24_Disabled (0UL) ∂7PPI_CHEN_CH24_Enabled (1UL) π7PPI_CHEN_CH23_Pos (23UL) ∫7PPI_CHEN_CH23_Msk (0x1UL << PPI_CHEN_CH23_Pos) ª7PPI_CHEN_CH23_Disabled (0UL) º7PPI_CHEN_CH23_Enabled (1UL) ø7PPI_CHEN_CH22_Pos (22UL) ¿7PPI_CHEN_CH22_Msk (0x1UL << PPI_CHEN_CH22_Pos) ¡7PPI_CHEN_CH22_Disabled (0UL) ¬7PPI_CHEN_CH22_Enabled (1UL) ≈7PPI_CHEN_CH21_Pos (21UL) ∆7PPI_CHEN_CH21_Msk (0x1UL << PPI_CHEN_CH21_Pos) «7PPI_CHEN_CH21_Disabled (0UL) »7PPI_CHEN_CH21_Enabled (1UL) À7PPI_CHEN_CH20_Pos (20UL) Ã7PPI_CHEN_CH20_Msk (0x1UL << PPI_CHEN_CH20_Pos) Õ7PPI_CHEN_CH20_Disabled (0UL) Œ7PPI_CHEN_CH20_Enabled (1UL) —7PPI_CHEN_CH19_Pos (19UL) “7PPI_CHEN_CH19_Msk (0x1UL << PPI_CHEN_CH19_Pos) ”7PPI_CHEN_CH19_Disabled (0UL) ‘7PPI_CHEN_CH19_Enabled (1UL) ◊7PPI_CHEN_CH18_Pos (18UL) ÿ7PPI_CHEN_CH18_Msk (0x1UL << PPI_CHEN_CH18_Pos) Ÿ7PPI_CHEN_CH18_Disabled (0UL) ⁄7PPI_CHEN_CH18_Enabled (1UL) ›7PPI_CHEN_CH17_Pos (17UL) ﬁ7PPI_CHEN_CH17_Msk (0x1UL << PPI_CHEN_CH17_Pos) ﬂ7PPI_CHEN_CH17_Disabled (0UL) ‡7PPI_CHEN_CH17_Enabled (1UL) „7PPI_CHEN_CH16_Pos (16UL) ‰7PPI_CHEN_CH16_Msk (0x1UL << PPI_CHEN_CH16_Pos) Â7PPI_CHEN_CH16_Disabled (0UL) Ê7PPI_CHEN_CH16_Enabled (1UL) È7PPI_CHEN_CH15_Pos (15UL) Í7PPI_CHEN_CH15_Msk (0x1UL << PPI_CHEN_CH15_Pos) Î7PPI_CHEN_CH15_Disabled (0UL) Ï7PPI_CHEN_CH15_Enabled (1UL) Ô7PPI_CHEN_CH14_Pos (14UL) 7PPI_CHEN_CH14_Msk (0x1UL << PPI_CHEN_CH14_Pos) Ò7PPI_CHEN_CH14_Disabled (0UL) Ú7PPI_CHEN_CH14_Enabled (1UL) ı7PPI_CHEN_CH13_Pos (13UL) ˆ7PPI_CHEN_CH13_Msk (0x1UL << PPI_CHEN_CH13_Pos) ˜7PPI_CHEN_CH13_Disabled (0UL) ¯7PPI_CHEN_CH13_Enabled (1UL) ˚7PPI_CHEN_CH12_Pos (12UL) ¸7PPI_CHEN_CH12_Msk (0x1UL << PPI_CHEN_CH12_Pos) ˝7PPI_CHEN_CH12_Disabled (0UL) ˛7PPI_CHEN_CH12_Enabled (1UL) Å8PPI_CHEN_CH11_Pos (11UL) Ç8PPI_CHEN_CH11_Msk (0x1UL << PPI_CHEN_CH11_Pos) É8PPI_CHEN_CH11_Disabled (0UL) Ñ8PPI_CHEN_CH11_Enabled (1UL) á8PPI_CHEN_CH10_Pos (10UL) à8PPI_CHEN_CH10_Msk (0x1UL << PPI_CHEN_CH10_Pos) â8PPI_CHEN_CH10_Disabled (0UL) ä8PPI_CHEN_CH10_Enabled (1UL) ç8PPI_CHEN_CH9_Pos (9UL) é8PPI_CHEN_CH9_Msk (0x1UL << PPI_CHEN_CH9_Pos) è8PPI_CHEN_CH9_Disabled (0UL) ê8PPI_CHEN_CH9_Enabled (1UL) ì8PPI_CHEN_CH8_Pos (8UL) î8PPI_CHEN_CH8_Msk (0x1UL << PPI_CHEN_CH8_Pos) ï8PPI_CHEN_CH8_Disabled (0UL) ñ8PPI_CHEN_CH8_Enabled (1UL) ô8PPI_CHEN_CH7_Pos (7UL) ö8PPI_CHEN_CH7_Msk (0x1UL << PPI_CHEN_CH7_Pos) õ8PPI_CHEN_CH7_Disabled (0UL) ú8PPI_CHEN_CH7_Enabled (1UL) ü8PPI_CHEN_CH6_Pos (6UL) †8PPI_CHEN_CH6_Msk (0x1UL << PPI_CHEN_CH6_Pos) °8PPI_CHEN_CH6_Disabled (0UL) ¢8PPI_CHEN_CH6_Enabled (1UL) •8PPI_CHEN_CH5_Pos (5UL) ¶8PPI_CHEN_CH5_Msk (0x1UL << PPI_CHEN_CH5_Pos) ß8PPI_CHEN_CH5_Disabled (0UL) ®8PPI_CHEN_CH5_Enabled (1UL) ´8PPI_CHEN_CH4_Pos (4UL) ¨8PPI_CHEN_CH4_Msk (0x1UL << PPI_CHEN_CH4_Pos) ≠8PPI_CHEN_CH4_Disabled (0UL) Æ8PPI_CHEN_CH4_Enabled (1UL) ±8PPI_CHEN_CH3_Pos (3UL) ≤8PPI_CHEN_CH3_Msk (0x1UL << PPI_CHEN_CH3_Pos) ≥8PPI_CHEN_CH3_Disabled (0UL) ¥8PPI_CHEN_CH3_Enabled (1UL) ∑8PPI_CHEN_CH2_Pos (2UL) ∏8PPI_CHEN_CH2_Msk (0x1UL << PPI_CHEN_CH2_Pos) π8PPI_CHEN_CH2_Disabled (0UL) ∫8PPI_CHEN_CH2_Enabled (1UL) Ω8PPI_CHEN_CH1_Pos (1UL) æ8PPI_CHEN_CH1_Msk (0x1UL << PPI_CHEN_CH1_Pos) ø8PPI_CHEN_CH1_Disabled (0UL) ¿8PPI_CHEN_CH1_Enabled (1UL) √8PPI_CHEN_CH0_Pos (0UL) ƒ8PPI_CHEN_CH0_Msk (0x1UL << PPI_CHEN_CH0_Pos) ≈8PPI_CHEN_CH0_Disabled (0UL) ∆8PPI_CHEN_CH0_Enabled (1UL) Ã8PPI_CHENSET_CH31_Pos (31UL) Õ8PPI_CHENSET_CH31_Msk (0x1UL << PPI_CHENSET_CH31_Pos) Œ8PPI_CHENSET_CH31_Disabled (0UL) œ8PPI_CHENSET_CH31_Enabled (1UL) –8PPI_CHENSET_CH31_Set (1UL) ”8PPI_CHENSET_CH30_Pos (30UL) ‘8PPI_CHENSET_CH30_Msk (0x1UL << PPI_CHENSET_CH30_Pos) ’8PPI_CHENSET_CH30_Disabled (0UL) ÷8PPI_CHENSET_CH30_Enabled (1UL) ◊8PPI_CHENSET_CH30_Set (1UL) ⁄8PPI_CHENSET_CH29_Pos (29UL) €8PPI_CHENSET_CH29_Msk (0x1UL << PPI_CHENSET_CH29_Pos) ‹8PPI_CHENSET_CH29_Disabled (0UL) ›8PPI_CHENSET_CH29_Enabled (1UL) ﬁ8PPI_CHENSET_CH29_Set (1UL) ·8PPI_CHENSET_CH28_Pos (28UL) ‚8PPI_CHENSET_CH28_Msk (0x1UL << PPI_CHENSET_CH28_Pos) „8PPI_CHENSET_CH28_Disabled (0UL) ‰8PPI_CHENSET_CH28_Enabled (1UL) Â8PPI_CHENSET_CH28_Set (1UL) Ë8PPI_CHENSET_CH27_Pos (27UL) È8PPI_CHENSET_CH27_Msk (0x1UL << PPI_CHENSET_CH27_Pos) Í8PPI_CHENSET_CH27_Disabled (0UL) Î8PPI_CHENSET_CH27_Enabled (1UL) Ï8PPI_CHENSET_CH27_Set (1UL) Ô8PPI_CHENSET_CH26_Pos (26UL) 8PPI_CHENSET_CH26_Msk (0x1UL << PPI_CHENSET_CH26_Pos) Ò8PPI_CHENSET_CH26_Disabled (0UL) Ú8PPI_CHENSET_CH26_Enabled (1UL) Û8PPI_CHENSET_CH26_Set (1UL) ˆ8PPI_CHENSET_CH25_Pos (25UL) ˜8PPI_CHENSET_CH25_Msk (0x1UL << PPI_CHENSET_CH25_Pos) ¯8PPI_CHENSET_CH25_Disabled (0UL) ˘8PPI_CHENSET_CH25_Enabled (1UL) ˙8PPI_CHENSET_CH25_Set (1UL) ˝8PPI_CHENSET_CH24_Pos (24UL) ˛8PPI_CHENSET_CH24_Msk (0x1UL << PPI_CHENSET_CH24_Pos) ˇ8PPI_CHENSET_CH24_Disabled (0UL) Ä9PPI_CHENSET_CH24_Enabled (1UL) Å9PPI_CHENSET_CH24_Set (1UL) Ñ9PPI_CHENSET_CH23_Pos (23UL) Ö9PPI_CHENSET_CH23_Msk (0x1UL << PPI_CHENSET_CH23_Pos) Ü9PPI_CHENSET_CH23_Disabled (0UL) á9PPI_CHENSET_CH23_Enabled (1UL) à9PPI_CHENSET_CH23_Set (1UL) ã9PPI_CHENSET_CH22_Pos (22UL) å9PPI_CHENSET_CH22_Msk (0x1UL << PPI_CHENSET_CH22_Pos) ç9PPI_CHENSET_CH22_Disabled (0UL) é9PPI_CHENSET_CH22_Enabled (1UL) è9PPI_CHENSET_CH22_Set (1UL) í9PPI_CHENSET_CH21_Pos (21UL) ì9PPI_CHENSET_CH21_Msk (0x1UL << PPI_CHENSET_CH21_Pos) î9PPI_CHENSET_CH21_Disabled (0UL) ï9PPI_CHENSET_CH21_Enabled (1UL) ñ9PPI_CHENSET_CH21_Set (1UL) ô9PPI_CHENSET_CH20_Pos (20UL) ö9PPI_CHENSET_CH20_Msk (0x1UL << PPI_CHENSET_CH20_Pos) õ9PPI_CHENSET_CH20_Disabled (0UL) ú9PPI_CHENSET_CH20_Enabled (1UL) ù9PPI_CHENSET_CH20_Set (1UL) †9PPI_CHENSET_CH19_Pos (19UL) °9PPI_CHENSET_CH19_Msk (0x1UL << PPI_CHENSET_CH19_Pos) ¢9PPI_CHENSET_CH19_Disabled (0UL) £9PPI_CHENSET_CH19_Enabled (1UL) §9PPI_CHENSET_CH19_Set (1UL) ß9PPI_CHENSET_CH18_Pos (18UL) ®9PPI_CHENSET_CH18_Msk (0x1UL << PPI_CHENSET_CH18_Pos) ©9PPI_CHENSET_CH18_Disabled (0UL) ™9PPI_CHENSET_CH18_Enabled (1UL) ´9PPI_CHENSET_CH18_Set (1UL) Æ9PPI_CHENSET_CH17_Pos (17UL) Ø9PPI_CHENSET_CH17_Msk (0x1UL << PPI_CHENSET_CH17_Pos) ∞9PPI_CHENSET_CH17_Disabled (0UL) ±9PPI_CHENSET_CH17_Enabled (1UL) ≤9PPI_CHENSET_CH17_Set (1UL) µ9PPI_CHENSET_CH16_Pos (16UL) ∂9PPI_CHENSET_CH16_Msk (0x1UL << PPI_CHENSET_CH16_Pos) ∑9PPI_CHENSET_CH16_Disabled (0UL) ∏9PPI_CHENSET_CH16_Enabled (1UL) π9PPI_CHENSET_CH16_Set (1UL) º9PPI_CHENSET_CH15_Pos (15UL) Ω9PPI_CHENSET_CH15_Msk (0x1UL << PPI_CHENSET_CH15_Pos) æ9PPI_CHENSET_CH15_Disabled (0UL) ø9PPI_CHENSET_CH15_Enabled (1UL) ¿9PPI_CHENSET_CH15_Set (1UL) √9PPI_CHENSET_CH14_Pos (14UL) ƒ9PPI_CHENSET_CH14_Msk (0x1UL << PPI_CHENSET_CH14_Pos) ≈9PPI_CHENSET_CH14_Disabled (0UL) ∆9PPI_CHENSET_CH14_Enabled (1UL) «9PPI_CHENSET_CH14_Set (1UL)  9PPI_CHENSET_CH13_Pos (13UL) À9PPI_CHENSET_CH13_Msk (0x1UL << PPI_CHENSET_CH13_Pos) Ã9PPI_CHENSET_CH13_Disabled (0UL) Õ9PPI_CHENSET_CH13_Enabled (1UL) Œ9PPI_CHENSET_CH13_Set (1UL) —9PPI_CHENSET_CH12_Pos (12UL) “9PPI_CHENSET_CH12_Msk (0x1UL << PPI_CHENSET_CH12_Pos) ”9PPI_CHENSET_CH12_Disabled (0UL) ‘9PPI_CHENSET_CH12_Enabled (1UL) ’9PPI_CHENSET_CH12_Set (1UL) ÿ9PPI_CHENSET_CH11_Pos (11UL) Ÿ9PPI_CHENSET_CH11_Msk (0x1UL << PPI_CHENSET_CH11_Pos) ⁄9PPI_CHENSET_CH11_Disabled (0UL) €9PPI_CHENSET_CH11_Enabled (1UL) ‹9PPI_CHENSET_CH11_Set (1UL) ﬂ9PPI_CHENSET_CH10_Pos (10UL) ‡9PPI_CHENSET_CH10_Msk (0x1UL << PPI_CHENSET_CH10_Pos) ·9PPI_CHENSET_CH10_Disabled (0UL) ‚9PPI_CHENSET_CH10_Enabled (1UL) „9PPI_CHENSET_CH10_Set (1UL) Ê9PPI_CHENSET_CH9_Pos (9UL) Á9PPI_CHENSET_CH9_Msk (0x1UL << PPI_CHENSET_CH9_Pos) Ë9PPI_CHENSET_CH9_Disabled (0UL) È9PPI_CHENSET_CH9_Enabled (1UL) Í9PPI_CHENSET_CH9_Set (1UL) Ì9PPI_CHENSET_CH8_Pos (8UL) Ó9PPI_CHENSET_CH8_Msk (0x1UL << PPI_CHENSET_CH8_Pos) Ô9PPI_CHENSET_CH8_Disabled (0UL) 9PPI_CHENSET_CH8_Enabled (1UL) Ò9PPI_CHENSET_CH8_Set (1UL) Ù9PPI_CHENSET_CH7_Pos (7UL) ı9PPI_CHENSET_CH7_Msk (0x1UL << PPI_CHENSET_CH7_Pos) ˆ9PPI_CHENSET_CH7_Disabled (0UL) ˜9PPI_CHENSET_CH7_Enabled (1UL) ¯9PPI_CHENSET_CH7_Set (1UL) ˚9PPI_CHENSET_CH6_Pos (6UL) ¸9PPI_CHENSET_CH6_Msk (0x1UL << PPI_CHENSET_CH6_Pos) ˝9PPI_CHENSET_CH6_Disabled (0UL) ˛9PPI_CHENSET_CH6_Enabled (1UL) ˇ9PPI_CHENSET_CH6_Set (1UL) Ç:PPI_CHENSET_CH5_Pos (5UL) É:PPI_CHENSET_CH5_Msk (0x1UL << PPI_CHENSET_CH5_Pos) Ñ:PPI_CHENSET_CH5_Disabled (0UL) Ö:PPI_CHENSET_CH5_Enabled (1UL) Ü:PPI_CHENSET_CH5_Set (1UL) â:PPI_CHENSET_CH4_Pos (4UL) ä:PPI_CHENSET_CH4_Msk (0x1UL << PPI_CHENSET_CH4_Pos) ã:PPI_CHENSET_CH4_Disabled (0UL) å:PPI_CHENSET_CH4_Enabled (1UL) ç:PPI_CHENSET_CH4_Set (1UL) ê:PPI_CHENSET_CH3_Pos (3UL) ë:PPI_CHENSET_CH3_Msk (0x1UL << PPI_CHENSET_CH3_Pos) í:PPI_CHENSET_CH3_Disabled (0UL) ì:PPI_CHENSET_CH3_Enabled (1UL) î:PPI_CHENSET_CH3_Set (1UL) ó:PPI_CHENSET_CH2_Pos (2UL) ò:PPI_CHENSET_CH2_Msk (0x1UL << PPI_CHENSET_CH2_Pos) ô:PPI_CHENSET_CH2_Disabled (0UL) ö:PPI_CHENSET_CH2_Enabled (1UL) õ:PPI_CHENSET_CH2_Set (1UL) û:PPI_CHENSET_CH1_Pos (1UL) ü:PPI_CHENSET_CH1_Msk (0x1UL << PPI_CHENSET_CH1_Pos) †:PPI_CHENSET_CH1_Disabled (0UL) °:PPI_CHENSET_CH1_Enabled (1UL) ¢:PPI_CHENSET_CH1_Set (1UL) •:PPI_CHENSET_CH0_Pos (0UL) ¶:PPI_CHENSET_CH0_Msk (0x1UL << PPI_CHENSET_CH0_Pos) ß:PPI_CHENSET_CH0_Disabled (0UL) ®:PPI_CHENSET_CH0_Enabled (1UL) ©:PPI_CHENSET_CH0_Set (1UL) Ø:PPI_CHENCLR_CH31_Pos (31UL) ∞:PPI_CHENCLR_CH31_Msk (0x1UL << PPI_CHENCLR_CH31_Pos) ±:PPI_CHENCLR_CH31_Disabled (0UL) ≤:PPI_CHENCLR_CH31_Enabled (1UL) ≥:PPI_CHENCLR_CH31_Clear (1UL) ∂:PPI_CHENCLR_CH30_Pos (30UL) ∑:PPI_CHENCLR_CH30_Msk (0x1UL << PPI_CHENCLR_CH30_Pos) ∏:PPI_CHENCLR_CH30_Disabled (0UL) π:PPI_CHENCLR_CH30_Enabled (1UL) ∫:PPI_CHENCLR_CH30_Clear (1UL) Ω:PPI_CHENCLR_CH29_Pos (29UL) æ:PPI_CHENCLR_CH29_Msk (0x1UL << PPI_CHENCLR_CH29_Pos) ø:PPI_CHENCLR_CH29_Disabled (0UL) ¿:PPI_CHENCLR_CH29_Enabled (1UL) ¡:PPI_CHENCLR_CH29_Clear (1UL) ƒ:PPI_CHENCLR_CH28_Pos (28UL) ≈:PPI_CHENCLR_CH28_Msk (0x1UL << PPI_CHENCLR_CH28_Pos) ∆:PPI_CHENCLR_CH28_Disabled (0UL) «:PPI_CHENCLR_CH28_Enabled (1UL) »:PPI_CHENCLR_CH28_Clear (1UL) À:PPI_CHENCLR_CH27_Pos (27UL) Ã:PPI_CHENCLR_CH27_Msk (0x1UL << PPI_CHENCLR_CH27_Pos) Õ:PPI_CHENCLR_CH27_Disabled (0UL) Œ:PPI_CHENCLR_CH27_Enabled (1UL) œ:PPI_CHENCLR_CH27_Clear (1UL) “:PPI_CHENCLR_CH26_Pos (26UL) ”:PPI_CHENCLR_CH26_Msk (0x1UL << PPI_CHENCLR_CH26_Pos) ‘:PPI_CHENCLR_CH26_Disabled (0UL) ’:PPI_CHENCLR_CH26_Enabled (1UL) ÷:PPI_CHENCLR_CH26_Clear (1UL) Ÿ:PPI_CHENCLR_CH25_Pos (25UL) ⁄:PPI_CHENCLR_CH25_Msk (0x1UL << PPI_CHENCLR_CH25_Pos) €:PPI_CHENCLR_CH25_Disabled (0UL) ‹:PPI_CHENCLR_CH25_Enabled (1UL) ›:PPI_CHENCLR_CH25_Clear (1UL) ‡:PPI_CHENCLR_CH24_Pos (24UL) ·:PPI_CHENCLR_CH24_Msk (0x1UL << PPI_CHENCLR_CH24_Pos) ‚:PPI_CHENCLR_CH24_Disabled (0UL) „:PPI_CHENCLR_CH24_Enabled (1UL) ‰:PPI_CHENCLR_CH24_Clear (1UL) Á:PPI_CHENCLR_CH23_Pos (23UL) Ë:PPI_CHENCLR_CH23_Msk (0x1UL << PPI_CHENCLR_CH23_Pos) È:PPI_CHENCLR_CH23_Disabled (0UL) Í:PPI_CHENCLR_CH23_Enabled (1UL) Î:PPI_CHENCLR_CH23_Clear (1UL) Ó:PPI_CHENCLR_CH22_Pos (22UL) Ô:PPI_CHENCLR_CH22_Msk (0x1UL << PPI_CHENCLR_CH22_Pos) :PPI_CHENCLR_CH22_Disabled (0UL) Ò:PPI_CHENCLR_CH22_Enabled (1UL) Ú:PPI_CHENCLR_CH22_Clear (1UL) ı:PPI_CHENCLR_CH21_Pos (21UL) ˆ:PPI_CHENCLR_CH21_Msk (0x1UL << PPI_CHENCLR_CH21_Pos) ˜:PPI_CHENCLR_CH21_Disabled (0UL) ¯:PPI_CHENCLR_CH21_Enabled (1UL) ˘:PPI_CHENCLR_CH21_Clear (1UL) ¸:PPI_CHENCLR_CH20_Pos (20UL) ˝:PPI_CHENCLR_CH20_Msk (0x1UL << PPI_CHENCLR_CH20_Pos) ˛:PPI_CHENCLR_CH20_Disabled (0UL) ˇ:PPI_CHENCLR_CH20_Enabled (1UL) Ä;PPI_CHENCLR_CH20_Clear (1UL) É;PPI_CHENCLR_CH19_Pos (19UL) Ñ;PPI_CHENCLR_CH19_Msk (0x1UL << PPI_CHENCLR_CH19_Pos) Ö;PPI_CHENCLR_CH19_Disabled (0UL) Ü;PPI_CHENCLR_CH19_Enabled (1UL) á;PPI_CHENCLR_CH19_Clear (1UL) ä;PPI_CHENCLR_CH18_Pos (18UL) ã;PPI_CHENCLR_CH18_Msk (0x1UL << PPI_CHENCLR_CH18_Pos) å;PPI_CHENCLR_CH18_Disabled (0UL) ç;PPI_CHENCLR_CH18_Enabled (1UL) é;PPI_CHENCLR_CH18_Clear (1UL) ë;PPI_CHENCLR_CH17_Pos (17UL) í;PPI_CHENCLR_CH17_Msk (0x1UL << PPI_CHENCLR_CH17_Pos) ì;PPI_CHENCLR_CH17_Disabled (0UL) î;PPI_CHENCLR_CH17_Enabled (1UL) ï;PPI_CHENCLR_CH17_Clear (1UL) ò;PPI_CHENCLR_CH16_Pos (16UL) ô;PPI_CHENCLR_CH16_Msk (0x1UL << PPI_CHENCLR_CH16_Pos) ö;PPI_CHENCLR_CH16_Disabled (0UL) õ;PPI_CHENCLR_CH16_Enabled (1UL) ú;PPI_CHENCLR_CH16_Clear (1UL) ü;PPI_CHENCLR_CH15_Pos (15UL) †;PPI_CHENCLR_CH15_Msk (0x1UL << PPI_CHENCLR_CH15_Pos) °;PPI_CHENCLR_CH15_Disabled (0UL) ¢;PPI_CHENCLR_CH15_Enabled (1UL) £;PPI_CHENCLR_CH15_Clear (1UL) ¶;PPI_CHENCLR_CH14_Pos (14UL) ß;PPI_CHENCLR_CH14_Msk (0x1UL << PPI_CHENCLR_CH14_Pos) ®;PPI_CHENCLR_CH14_Disabled (0UL) ©;PPI_CHENCLR_CH14_Enabled (1UL) ™;PPI_CHENCLR_CH14_Clear (1UL) ≠;PPI_CHENCLR_CH13_Pos (13UL) Æ;PPI_CHENCLR_CH13_Msk (0x1UL << PPI_CHENCLR_CH13_Pos) Ø;PPI_CHENCLR_CH13_Disabled (0UL) ∞;PPI_CHENCLR_CH13_Enabled (1UL) ±;PPI_CHENCLR_CH13_Clear (1UL) ¥;PPI_CHENCLR_CH12_Pos (12UL) µ;PPI_CHENCLR_CH12_Msk (0x1UL << PPI_CHENCLR_CH12_Pos) ∂;PPI_CHENCLR_CH12_Disabled (0UL) ∑;PPI_CHENCLR_CH12_Enabled (1UL) ∏;PPI_CHENCLR_CH12_Clear (1UL) ª;PPI_CHENCLR_CH11_Pos (11UL) º;PPI_CHENCLR_CH11_Msk (0x1UL << PPI_CHENCLR_CH11_Pos) Ω;PPI_CHENCLR_CH11_Disabled (0UL) æ;PPI_CHENCLR_CH11_Enabled (1UL) ø;PPI_CHENCLR_CH11_Clear (1UL) ¬;PPI_CHENCLR_CH10_Pos (10UL) √;PPI_CHENCLR_CH10_Msk (0x1UL << PPI_CHENCLR_CH10_Pos) ƒ;PPI_CHENCLR_CH10_Disabled (0UL) ≈;PPI_CHENCLR_CH10_Enabled (1UL) ∆;PPI_CHENCLR_CH10_Clear (1UL) …;PPI_CHENCLR_CH9_Pos (9UL)  ;PPI_CHENCLR_CH9_Msk (0x1UL << PPI_CHENCLR_CH9_Pos) À;PPI_CHENCLR_CH9_Disabled (0UL) Ã;PPI_CHENCLR_CH9_Enabled (1UL) Õ;PPI_CHENCLR_CH9_Clear (1UL) –;PPI_CHENCLR_CH8_Pos (8UL) —;PPI_CHENCLR_CH8_Msk (0x1UL << PPI_CHENCLR_CH8_Pos) “;PPI_CHENCLR_CH8_Disabled (0UL) ”;PPI_CHENCLR_CH8_Enabled (1UL) ‘;PPI_CHENCLR_CH8_Clear (1UL) ◊;PPI_CHENCLR_CH7_Pos (7UL) ÿ;PPI_CHENCLR_CH7_Msk (0x1UL << PPI_CHENCLR_CH7_Pos) Ÿ;PPI_CHENCLR_CH7_Disabled (0UL) ⁄;PPI_CHENCLR_CH7_Enabled (1UL) €;PPI_CHENCLR_CH7_Clear (1UL) ﬁ;PPI_CHENCLR_CH6_Pos (6UL) ﬂ;PPI_CHENCLR_CH6_Msk (0x1UL << PPI_CHENCLR_CH6_Pos) ‡;PPI_CHENCLR_CH6_Disabled (0UL) ·;PPI_CHENCLR_CH6_Enabled (1UL) ‚;PPI_CHENCLR_CH6_Clear (1UL) Â;PPI_CHENCLR_CH5_Pos (5UL) Ê;PPI_CHENCLR_CH5_Msk (0x1UL << PPI_CHENCLR_CH5_Pos) Á;PPI_CHENCLR_CH5_Disabled (0UL) Ë;PPI_CHENCLR_CH5_Enabled (1UL) È;PPI_CHENCLR_CH5_Clear (1UL) Ï;PPI_CHENCLR_CH4_Pos (4UL) Ì;PPI_CHENCLR_CH4_Msk (0x1UL << PPI_CHENCLR_CH4_Pos) Ó;PPI_CHENCLR_CH4_Disabled (0UL) Ô;PPI_CHENCLR_CH4_Enabled (1UL) ;PPI_CHENCLR_CH4_Clear (1UL) Û;PPI_CHENCLR_CH3_Pos (3UL) Ù;PPI_CHENCLR_CH3_Msk (0x1UL << PPI_CHENCLR_CH3_Pos) ı;PPI_CHENCLR_CH3_Disabled (0UL) ˆ;PPI_CHENCLR_CH3_Enabled (1UL) ˜;PPI_CHENCLR_CH3_Clear (1UL) ˙;PPI_CHENCLR_CH2_Pos (2UL) ˚;PPI_CHENCLR_CH2_Msk (0x1UL << PPI_CHENCLR_CH2_Pos) ¸;PPI_CHENCLR_CH2_Disabled (0UL) ˝;PPI_CHENCLR_CH2_Enabled (1UL) ˛;PPI_CHENCLR_CH2_Clear (1UL) Å<PPI_CHENCLR_CH1_Pos (1UL) Ç<PPI_CHENCLR_CH1_Msk (0x1UL << PPI_CHENCLR_CH1_Pos) É<PPI_CHENCLR_CH1_Disabled (0UL) Ñ<PPI_CHENCLR_CH1_Enabled (1UL) Ö<PPI_CHENCLR_CH1_Clear (1UL) à<PPI_CHENCLR_CH0_Pos (0UL) â<PPI_CHENCLR_CH0_Msk (0x1UL << PPI_CHENCLR_CH0_Pos) ä<PPI_CHENCLR_CH0_Disabled (0UL) ã<PPI_CHENCLR_CH0_Enabled (1UL) å<PPI_CHENCLR_CH0_Clear (1UL) í<PPI_CH_EEP_EEP_Pos (0UL) ì<PPI_CH_EEP_EEP_Msk (0xFFFFFFFFUL << PPI_CH_EEP_EEP_Pos) ô<PPI_CH_TEP_TEP_Pos (0UL) ö<PPI_CH_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_CH_TEP_TEP_Pos) †<PPI_CHG_CH31_Pos (31UL) °<PPI_CHG_CH31_Msk (0x1UL << PPI_CHG_CH31_Pos) ¢<PPI_CHG_CH31_Excluded (0UL) £<PPI_CHG_CH31_Included (1UL) ¶<PPI_CHG_CH30_Pos (30UL) ß<PPI_CHG_CH30_Msk (0x1UL << PPI_CHG_CH30_Pos) ®<PPI_CHG_CH30_Excluded (0UL) ©<PPI_CHG_CH30_Included (1UL) ¨<PPI_CHG_CH29_Pos (29UL) ≠<PPI_CHG_CH29_Msk (0x1UL << PPI_CHG_CH29_Pos) Æ<PPI_CHG_CH29_Excluded (0UL) Ø<PPI_CHG_CH29_Included (1UL) ≤<PPI_CHG_CH28_Pos (28UL) ≥<PPI_CHG_CH28_Msk (0x1UL << PPI_CHG_CH28_Pos) ¥<PPI_CHG_CH28_Excluded (0UL) µ<PPI_CHG_CH28_Included (1UL) ∏<PPI_CHG_CH27_Pos (27UL) π<PPI_CHG_CH27_Msk (0x1UL << PPI_CHG_CH27_Pos) ∫<PPI_CHG_CH27_Excluded (0UL) ª<PPI_CHG_CH27_Included (1UL) æ<PPI_CHG_CH26_Pos (26UL) ø<PPI_CHG_CH26_Msk (0x1UL << PPI_CHG_CH26_Pos) ¿<PPI_CHG_CH26_Excluded (0UL) ¡<PPI_CHG_CH26_Included (1UL) ƒ<PPI_CHG_CH25_Pos (25UL) ≈<PPI_CHG_CH25_Msk (0x1UL << PPI_CHG_CH25_Pos) ∆<PPI_CHG_CH25_Excluded (0UL) «<PPI_CHG_CH25_Included (1UL)  <PPI_CHG_CH24_Pos (24UL) À<PPI_CHG_CH24_Msk (0x1UL << PPI_CHG_CH24_Pos) Ã<PPI_CHG_CH24_Excluded (0UL) Õ<PPI_CHG_CH24_Included (1UL) –<PPI_CHG_CH23_Pos (23UL) —<PPI_CHG_CH23_Msk (0x1UL << PPI_CHG_CH23_Pos) “<PPI_CHG_CH23_Excluded (0UL) ”<PPI_CHG_CH23_Included (1UL) ÷<PPI_CHG_CH22_Pos (22UL) ◊<PPI_CHG_CH22_Msk (0x1UL << PPI_CHG_CH22_Pos) ÿ<PPI_CHG_CH22_Excluded (0UL) Ÿ<PPI_CHG_CH22_Included (1UL) ‹<PPI_CHG_CH21_Pos (21UL) ›<PPI_CHG_CH21_Msk (0x1UL << PPI_CHG_CH21_Pos) ﬁ<PPI_CHG_CH21_Excluded (0UL) ﬂ<PPI_CHG_CH21_Included (1UL) ‚<PPI_CHG_CH20_Pos (20UL) „<PPI_CHG_CH20_Msk (0x1UL << PPI_CHG_CH20_Pos) ‰<PPI_CHG_CH20_Excluded (0UL) Â<PPI_CHG_CH20_Included (1UL) Ë<PPI_CHG_CH19_Pos (19UL) È<PPI_CHG_CH19_Msk (0x1UL << PPI_CHG_CH19_Pos) Í<PPI_CHG_CH19_Excluded (0UL) Î<PPI_CHG_CH19_Included (1UL) Ó<PPI_CHG_CH18_Pos (18UL) Ô<PPI_CHG_CH18_Msk (0x1UL << PPI_CHG_CH18_Pos) <PPI_CHG_CH18_Excluded (0UL) Ò<PPI_CHG_CH18_Included (1UL) Ù<PPI_CHG_CH17_Pos (17UL) ı<PPI_CHG_CH17_Msk (0x1UL << PPI_CHG_CH17_Pos) ˆ<PPI_CHG_CH17_Excluded (0UL) ˜<PPI_CHG_CH17_Included (1UL) ˙<PPI_CHG_CH16_Pos (16UL) ˚<PPI_CHG_CH16_Msk (0x1UL << PPI_CHG_CH16_Pos) ¸<PPI_CHG_CH16_Excluded (0UL) ˝<PPI_CHG_CH16_Included (1UL) Ä=PPI_CHG_CH15_Pos (15UL) Å=PPI_CHG_CH15_Msk (0x1UL << PPI_CHG_CH15_Pos) Ç=PPI_CHG_CH15_Excluded (0UL) É=PPI_CHG_CH15_Included (1UL) Ü=PPI_CHG_CH14_Pos (14UL) á=PPI_CHG_CH14_Msk (0x1UL << PPI_CHG_CH14_Pos) à=PPI_CHG_CH14_Excluded (0UL) â=PPI_CHG_CH14_Included (1UL) å=PPI_CHG_CH13_Pos (13UL) ç=PPI_CHG_CH13_Msk (0x1UL << PPI_CHG_CH13_Pos) é=PPI_CHG_CH13_Excluded (0UL) è=PPI_CHG_CH13_Included (1UL) í=PPI_CHG_CH12_Pos (12UL) ì=PPI_CHG_CH12_Msk (0x1UL << PPI_CHG_CH12_Pos) î=PPI_CHG_CH12_Excluded (0UL) ï=PPI_CHG_CH12_Included (1UL) ò=PPI_CHG_CH11_Pos (11UL) ô=PPI_CHG_CH11_Msk (0x1UL << PPI_CHG_CH11_Pos) ö=PPI_CHG_CH11_Excluded (0UL) õ=PPI_CHG_CH11_Included (1UL) û=PPI_CHG_CH10_Pos (10UL) ü=PPI_CHG_CH10_Msk (0x1UL << PPI_CHG_CH10_Pos) †=PPI_CHG_CH10_Excluded (0UL) °=PPI_CHG_CH10_Included (1UL) §=PPI_CHG_CH9_Pos (9UL) •=PPI_CHG_CH9_Msk (0x1UL << PPI_CHG_CH9_Pos) ¶=PPI_CHG_CH9_Excluded (0UL) ß=PPI_CHG_CH9_Included (1UL) ™=PPI_CHG_CH8_Pos (8UL) ´=PPI_CHG_CH8_Msk (0x1UL << PPI_CHG_CH8_Pos) ¨=PPI_CHG_CH8_Excluded (0UL) ≠=PPI_CHG_CH8_Included (1UL) ∞=PPI_CHG_CH7_Pos (7UL) ±=PPI_CHG_CH7_Msk (0x1UL << PPI_CHG_CH7_Pos) ≤=PPI_CHG_CH7_Excluded (0UL) ≥=PPI_CHG_CH7_Included (1UL) ∂=PPI_CHG_CH6_Pos (6UL) ∑=PPI_CHG_CH6_Msk (0x1UL << PPI_CHG_CH6_Pos) ∏=PPI_CHG_CH6_Excluded (0UL) π=PPI_CHG_CH6_Included (1UL) º=PPI_CHG_CH5_Pos (5UL) Ω=PPI_CHG_CH5_Msk (0x1UL << PPI_CHG_CH5_Pos) æ=PPI_CHG_CH5_Excluded (0UL) ø=PPI_CHG_CH5_Included (1UL) ¬=PPI_CHG_CH4_Pos (4UL) √=PPI_CHG_CH4_Msk (0x1UL << PPI_CHG_CH4_Pos) ƒ=PPI_CHG_CH4_Excluded (0UL) ≈=PPI_CHG_CH4_Included (1UL) »=PPI_CHG_CH3_Pos (3UL) …=PPI_CHG_CH3_Msk (0x1UL << PPI_CHG_CH3_Pos)  =PPI_CHG_CH3_Excluded (0UL) À=PPI_CHG_CH3_Included (1UL) Œ=PPI_CHG_CH2_Pos (2UL) œ=PPI_CHG_CH2_Msk (0x1UL << PPI_CHG_CH2_Pos) –=PPI_CHG_CH2_Excluded (0UL) —=PPI_CHG_CH2_Included (1UL) ‘=PPI_CHG_CH1_Pos (1UL) ’=PPI_CHG_CH1_Msk (0x1UL << PPI_CHG_CH1_Pos) ÷=PPI_CHG_CH1_Excluded (0UL) ◊=PPI_CHG_CH1_Included (1UL) ⁄=PPI_CHG_CH0_Pos (0UL) €=PPI_CHG_CH0_Msk (0x1UL << PPI_CHG_CH0_Pos) ‹=PPI_CHG_CH0_Excluded (0UL) ›=PPI_CHG_CH0_Included (1UL) „=PPI_FORK_TEP_TEP_Pos (0UL) ‰=PPI_FORK_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_FORK_TEP_TEP_Pos) Ó=PWM_SHORTS_LOOPSDONE_STOP_Pos (4UL) Ô=PWM_SHORTS_LOOPSDONE_STOP_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_STOP_Pos) =PWM_SHORTS_LOOPSDONE_STOP_Disabled (0UL) Ò=PWM_SHORTS_LOOPSDONE_STOP_Enabled (1UL) Ù=PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos (3UL) ı=PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos) ˆ=PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled (0UL) ˜=PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled (1UL) ˙=PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos (2UL) ˚=PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos) ¸=PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled (0UL) ˝=PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled (1UL) Ä>PWM_SHORTS_SEQEND1_STOP_Pos (1UL) Å>PWM_SHORTS_SEQEND1_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND1_STOP_Pos) Ç>PWM_SHORTS_SEQEND1_STOP_Disabled (0UL) É>PWM_SHORTS_SEQEND1_STOP_Enabled (1UL) Ü>PWM_SHORTS_SEQEND0_STOP_Pos (0UL) á>PWM_SHORTS_SEQEND0_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND0_STOP_Pos) à>PWM_SHORTS_SEQEND0_STOP_Disabled (0UL) â>PWM_SHORTS_SEQEND0_STOP_Enabled (1UL) è>PWM_INTEN_LOOPSDONE_Pos (7UL) ê>PWM_INTEN_LOOPSDONE_Msk (0x1UL << PWM_INTEN_LOOPSDONE_Pos) ë>PWM_INTEN_LOOPSDONE_Disabled (0UL) í>PWM_INTEN_LOOPSDONE_Enabled (1UL) ï>PWM_INTEN_PWMPERIODEND_Pos (6UL) ñ>PWM_INTEN_PWMPERIODEND_Msk (0x1UL << PWM_INTEN_PWMPERIODEND_Pos) ó>PWM_INTEN_PWMPERIODEND_Disabled (0UL) ò>PWM_INTEN_PWMPERIODEND_Enabled (1UL) õ>PWM_INTEN_SEQEND1_Pos (5UL) ú>PWM_INTEN_SEQEND1_Msk (0x1UL << PWM_INTEN_SEQEND1_Pos) ù>PWM_INTEN_SEQEND1_Disabled (0UL) û>PWM_INTEN_SEQEND1_Enabled (1UL) °>PWM_INTEN_SEQEND0_Pos (4UL) ¢>PWM_INTEN_SEQEND0_Msk (0x1UL << PWM_INTEN_SEQEND0_Pos) £>PWM_INTEN_SEQEND0_Disabled (0UL) §>PWM_INTEN_SEQEND0_Enabled (1UL) ß>PWM_INTEN_SEQSTARTED1_Pos (3UL) ®>PWM_INTEN_SEQSTARTED1_Msk (0x1UL << PWM_INTEN_SEQSTARTED1_Pos) ©>PWM_INTEN_SEQSTARTED1_Disabled (0UL) ™>PWM_INTEN_SEQSTARTED1_Enabled (1UL) ≠>PWM_INTEN_SEQSTARTED0_Pos (2UL) Æ>PWM_INTEN_SEQSTARTED0_Msk (0x1UL << PWM_INTEN_SEQSTARTED0_Pos) Ø>PWM_INTEN_SEQSTARTED0_Disabled (0UL) ∞>PWM_INTEN_SEQSTARTED0_Enabled (1UL) ≥>PWM_INTEN_STOPPED_Pos (1UL) ¥>PWM_INTEN_STOPPED_Msk (0x1UL << PWM_INTEN_STOPPED_Pos) µ>PWM_INTEN_STOPPED_Disabled (0UL) ∂>PWM_INTEN_STOPPED_Enabled (1UL) º>PWM_INTENSET_LOOPSDONE_Pos (7UL) Ω>PWM_INTENSET_LOOPSDONE_Msk (0x1UL << PWM_INTENSET_LOOPSDONE_Pos) æ>PWM_INTENSET_LOOPSDONE_Disabled (0UL) ø>PWM_INTENSET_LOOPSDONE_Enabled (1UL) ¿>PWM_INTENSET_LOOPSDONE_Set (1UL) √>PWM_INTENSET_PWMPERIODEND_Pos (6UL) ƒ>PWM_INTENSET_PWMPERIODEND_Msk (0x1UL << PWM_INTENSET_PWMPERIODEND_Pos) ≈>PWM_INTENSET_PWMPERIODEND_Disabled (0UL) ∆>PWM_INTENSET_PWMPERIODEND_Enabled (1UL) «>PWM_INTENSET_PWMPERIODEND_Set (1UL)  >PWM_INTENSET_SEQEND1_Pos (5UL) À>PWM_INTENSET_SEQEND1_Msk (0x1UL << PWM_INTENSET_SEQEND1_Pos) Ã>PWM_INTENSET_SEQEND1_Disabled (0UL) Õ>PWM_INTENSET_SEQEND1_Enabled (1UL) Œ>PWM_INTENSET_SEQEND1_Set (1UL) —>PWM_INTENSET_SEQEND0_Pos (4UL) “>PWM_INTENSET_SEQEND0_Msk (0x1UL << PWM_INTENSET_SEQEND0_Pos) ”>PWM_INTENSET_SEQEND0_Disabled (0UL) ‘>PWM_INTENSET_SEQEND0_Enabled (1UL) ’>PWM_INTENSET_SEQEND0_Set (1UL) ÿ>PWM_INTENSET_SEQSTARTED1_Pos (3UL) Ÿ>PWM_INTENSET_SEQSTARTED1_Msk (0x1UL << PWM_INTENSET_SEQSTARTED1_Pos) ⁄>PWM_INTENSET_SEQSTARTED1_Disabled (0UL) €>PWM_INTENSET_SEQSTARTED1_Enabled (1UL) ‹>PWM_INTENSET_SEQSTARTED1_Set (1UL) ﬂ>PWM_INTENSET_SEQSTARTED0_Pos (2UL) ‡>PWM_INTENSET_SEQSTARTED0_Msk (0x1UL << PWM_INTENSET_SEQSTARTED0_Pos) ·>PWM_INTENSET_SEQSTARTED0_Disabled (0UL) ‚>PWM_INTENSET_SEQSTARTED0_Enabled (1UL) „>PWM_INTENSET_SEQSTARTED0_Set (1UL) Ê>PWM_INTENSET_STOPPED_Pos (1UL) Á>PWM_INTENSET_STOPPED_Msk (0x1UL << PWM_INTENSET_STOPPED_Pos) Ë>PWM_INTENSET_STOPPED_Disabled (0UL) È>PWM_INTENSET_STOPPED_Enabled (1UL) Í>PWM_INTENSET_STOPPED_Set (1UL) >PWM_INTENCLR_LOOPSDONE_Pos (7UL) Ò>PWM_INTENCLR_LOOPSDONE_Msk (0x1UL << PWM_INTENCLR_LOOPSDONE_Pos) Ú>PWM_INTENCLR_LOOPSDONE_Disabled (0UL) Û>PWM_INTENCLR_LOOPSDONE_Enabled (1UL) Ù>PWM_INTENCLR_LOOPSDONE_Clear (1UL) ˜>PWM_INTENCLR_PWMPERIODEND_Pos (6UL) ¯>PWM_INTENCLR_PWMPERIODEND_Msk (0x1UL << PWM_INTENCLR_PWMPERIODEND_Pos) ˘>PWM_INTENCLR_PWMPERIODEND_Disabled (0UL) ˙>PWM_INTENCLR_PWMPERIODEND_Enabled (1UL) ˚>PWM_INTENCLR_PWMPERIODEND_Clear (1UL) ˛>PWM_INTENCLR_SEQEND1_Pos (5UL) ˇ>PWM_INTENCLR_SEQEND1_Msk (0x1UL << PWM_INTENCLR_SEQEND1_Pos) Ä?PWM_INTENCLR_SEQEND1_Disabled (0UL) Å?PWM_INTENCLR_SEQEND1_Enabled (1UL) Ç?PWM_INTENCLR_SEQEND1_Clear (1UL) Ö?PWM_INTENCLR_SEQEND0_Pos (4UL) Ü?PWM_INTENCLR_SEQEND0_Msk (0x1UL << PWM_INTENCLR_SEQEND0_Pos) á?PWM_INTENCLR_SEQEND0_Disabled (0UL) à?PWM_INTENCLR_SEQEND0_Enabled (1UL) â?PWM_INTENCLR_SEQEND0_Clear (1UL) å?PWM_INTENCLR_SEQSTARTED1_Pos (3UL) ç?PWM_INTENCLR_SEQSTARTED1_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED1_Pos) é?PWM_INTENCLR_SEQSTARTED1_Disabled (0UL) è?PWM_INTENCLR_SEQSTARTED1_Enabled (1UL) ê?PWM_INTENCLR_SEQSTARTED1_Clear (1UL) ì?PWM_INTENCLR_SEQSTARTED0_Pos (2UL) î?PWM_INTENCLR_SEQSTARTED0_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED0_Pos) ï?PWM_INTENCLR_SEQSTARTED0_Disabled (0UL) ñ?PWM_INTENCLR_SEQSTARTED0_Enabled (1UL) ó?PWM_INTENCLR_SEQSTARTED0_Clear (1UL) ö?PWM_INTENCLR_STOPPED_Pos (1UL) õ?PWM_INTENCLR_STOPPED_Msk (0x1UL << PWM_INTENCLR_STOPPED_Pos) ú?PWM_INTENCLR_STOPPED_Disabled (0UL) ù?PWM_INTENCLR_STOPPED_Enabled (1UL) û?PWM_INTENCLR_STOPPED_Clear (1UL) §?PWM_ENABLE_ENABLE_Pos (0UL) •?PWM_ENABLE_ENABLE_Msk (0x1UL << PWM_ENABLE_ENABLE_Pos) ¶?PWM_ENABLE_ENABLE_Disabled (0UL) ß?PWM_ENABLE_ENABLE_Enabled (1UL) ≠?PWM_MODE_UPDOWN_Pos (0UL) Æ?PWM_MODE_UPDOWN_Msk (0x1UL << PWM_MODE_UPDOWN_Pos) Ø?PWM_MODE_UPDOWN_Up (0UL) ∞?PWM_MODE_UPDOWN_UpAndDown (1UL) ∂?PWM_COUNTERTOP_COUNTERTOP_Pos (0UL) ∑?PWM_COUNTERTOP_COUNTERTOP_Msk (0x7FFFUL << PWM_COUNTERTOP_COUNTERTOP_Pos) Ω?PWM_PRESCALER_PRESCALER_Pos (0UL) æ?PWM_PRESCALER_PRESCALER_Msk (0x7UL << PWM_PRESCALER_PRESCALER_Pos) ø?PWM_PRESCALER_PRESCALER_DIV_1 (0UL) ¿?PWM_PRESCALER_PRESCALER_DIV_2 (1UL) ¡?PWM_PRESCALER_PRESCALER_DIV_4 (2UL) ¬?PWM_PRESCALER_PRESCALER_DIV_8 (3UL) √?PWM_PRESCALER_PRESCALER_DIV_16 (4UL) ƒ?PWM_PRESCALER_PRESCALER_DIV_32 (5UL) ≈?PWM_PRESCALER_PRESCALER_DIV_64 (6UL) ∆?PWM_PRESCALER_PRESCALER_DIV_128 (7UL) Ã?PWM_DECODER_MODE_Pos (8UL) Õ?PWM_DECODER_MODE_Msk (0x1UL << PWM_DECODER_MODE_Pos) Œ?PWM_DECODER_MODE_RefreshCount (0UL) œ?PWM_DECODER_MODE_NextStep (1UL) “?PWM_DECODER_LOAD_Pos (0UL) ”?PWM_DECODER_LOAD_Msk (0x7UL << PWM_DECODER_LOAD_Pos) ‘?PWM_DECODER_LOAD_Common (0UL) ’?PWM_DECODER_LOAD_Grouped (1UL) ÷?PWM_DECODER_LOAD_Individual (2UL) ◊?PWM_DECODER_LOAD_WaveForm (3UL) ›?PWM_LOOP_CNT_Pos (0UL) ﬁ?PWM_LOOP_CNT_Msk (0xFFFFUL << PWM_LOOP_CNT_Pos) ﬂ?PWM_LOOP_CNT_Disabled (0UL) Â?PWM_SEQ_PTR_PTR_Pos (0UL) Ê?PWM_SEQ_PTR_PTR_Msk (0xFFFFFFFFUL << PWM_SEQ_PTR_PTR_Pos) Ï?PWM_SEQ_CNT_CNT_Pos (0UL) Ì?PWM_SEQ_CNT_CNT_Msk (0x7FFFUL << PWM_SEQ_CNT_CNT_Pos) Ó?PWM_SEQ_CNT_CNT_Disabled (0UL) Ù?PWM_SEQ_REFRESH_CNT_Pos (0UL) ı?PWM_SEQ_REFRESH_CNT_Msk (0xFFFFFFUL << PWM_SEQ_REFRESH_CNT_Pos) ˆ?PWM_SEQ_REFRESH_CNT_Continuous (0UL) ¸?PWM_SEQ_ENDDELAY_CNT_Pos (0UL) ˝?PWM_SEQ_ENDDELAY_CNT_Msk (0xFFFFFFUL << PWM_SEQ_ENDDELAY_CNT_Pos) É@PWM_PSEL_OUT_CONNECT_Pos (31UL) Ñ@PWM_PSEL_OUT_CONNECT_Msk (0x1UL << PWM_PSEL_OUT_CONNECT_Pos) Ö@PWM_PSEL_OUT_CONNECT_Connected (0UL) Ü@PWM_PSEL_OUT_CONNECT_Disconnected (1UL) â@PWM_PSEL_OUT_PIN_Pos (0UL) ä@PWM_PSEL_OUT_PIN_Msk (0x1FUL << PWM_PSEL_OUT_PIN_Pos) î@QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos (6UL) ï@QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos) ñ@QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled (0UL) ó@QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled (1UL) ö@QDEC_SHORTS_DBLRDY_STOP_Pos (5UL) õ@QDEC_SHORTS_DBLRDY_STOP_Msk (0x1UL << QDEC_SHORTS_DBLRDY_STOP_Pos) ú@QDEC_SHORTS_DBLRDY_STOP_Disabled (0UL) ù@QDEC_SHORTS_DBLRDY_STOP_Enabled (1UL) †@QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos (4UL) °@QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk (0x1UL << QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos) ¢@QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled (0UL) £@QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled (1UL) ¶@QDEC_SHORTS_REPORTRDY_STOP_Pos (3UL) ß@QDEC_SHORTS_REPORTRDY_STOP_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_STOP_Pos) ®@QDEC_SHORTS_REPORTRDY_STOP_Disabled (0UL) ©@QDEC_SHORTS_REPORTRDY_STOP_Enabled (1UL) ¨@QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos (2UL) ≠@QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos) Æ@QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled (0UL) Ø@QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled (1UL) ≤@QDEC_SHORTS_SAMPLERDY_STOP_Pos (1UL) ≥@QDEC_SHORTS_SAMPLERDY_STOP_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_STOP_Pos) ¥@QDEC_SHORTS_SAMPLERDY_STOP_Disabled (0UL) µ@QDEC_SHORTS_SAMPLERDY_STOP_Enabled (1UL) ∏@QDEC_SHORTS_REPORTRDY_READCLRACC_Pos (0UL) π@QDEC_SHORTS_REPORTRDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_READCLRACC_Pos) ∫@QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled (0UL) ª@QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled (1UL) ¡@QDEC_INTENSET_STOPPED_Pos (4UL) ¬@QDEC_INTENSET_STOPPED_Msk (0x1UL << QDEC_INTENSET_STOPPED_Pos) √@QDEC_INTENSET_STOPPED_Disabled (0UL) ƒ@QDEC_INTENSET_STOPPED_Enabled (1UL) ≈@QDEC_INTENSET_STOPPED_Set (1UL) »@QDEC_INTENSET_DBLRDY_Pos (3UL) …@QDEC_INTENSET_DBLRDY_Msk (0x1UL << QDEC_INTENSET_DBLRDY_Pos)  @QDEC_INTENSET_DBLRDY_Disabled (0UL) À@QDEC_INTENSET_DBLRDY_Enabled (1UL) Ã@QDEC_INTENSET_DBLRDY_Set (1UL) œ@QDEC_INTENSET_ACCOF_Pos (2UL) –@QDEC_INTENSET_ACCOF_Msk (0x1UL << QDEC_INTENSET_ACCOF_Pos) —@QDEC_INTENSET_ACCOF_Disabled (0UL) “@QDEC_INTENSET_ACCOF_Enabled (1UL) ”@QDEC_INTENSET_ACCOF_Set (1UL) ÷@QDEC_INTENSET_REPORTRDY_Pos (1UL) ◊@QDEC_INTENSET_REPORTRDY_Msk (0x1UL << QDEC_INTENSET_REPORTRDY_Pos) ÿ@QDEC_INTENSET_REPORTRDY_Disabled (0UL) Ÿ@QDEC_INTENSET_REPORTRDY_Enabled (1UL) ⁄@QDEC_INTENSET_REPORTRDY_Set (1UL) ›@QDEC_INTENSET_SAMPLERDY_Pos (0UL) ﬁ@QDEC_INTENSET_SAMPLERDY_Msk (0x1UL << QDEC_INTENSET_SAMPLERDY_Pos) ﬂ@QDEC_INTENSET_SAMPLERDY_Disabled (0UL) ‡@QDEC_INTENSET_SAMPLERDY_Enabled (1UL) ·@QDEC_INTENSET_SAMPLERDY_Set (1UL) Á@QDEC_INTENCLR_STOPPED_Pos (4UL) Ë@QDEC_INTENCLR_STOPPED_Msk (0x1UL << QDEC_INTENCLR_STOPPED_Pos) È@QDEC_INTENCLR_STOPPED_Disabled (0UL) Í@QDEC_INTENCLR_STOPPED_Enabled (1UL) Î@QDEC_INTENCLR_STOPPED_Clear (1UL) Ó@QDEC_INTENCLR_DBLRDY_Pos (3UL) Ô@QDEC_INTENCLR_DBLRDY_Msk (0x1UL << QDEC_INTENCLR_DBLRDY_Pos) @QDEC_INTENCLR_DBLRDY_Disabled (0UL) Ò@QDEC_INTENCLR_DBLRDY_Enabled (1UL) Ú@QDEC_INTENCLR_DBLRDY_Clear (1UL) ı@QDEC_INTENCLR_ACCOF_Pos (2UL) ˆ@QDEC_INTENCLR_ACCOF_Msk (0x1UL << QDEC_INTENCLR_ACCOF_Pos) ˜@QDEC_INTENCLR_ACCOF_Disabled (0UL) ¯@QDEC_INTENCLR_ACCOF_Enabled (1UL) ˘@QDEC_INTENCLR_ACCOF_Clear (1UL) ¸@QDEC_INTENCLR_REPORTRDY_Pos (1UL) ˝@QDEC_INTENCLR_REPORTRDY_Msk (0x1UL << QDEC_INTENCLR_REPORTRDY_Pos) ˛@QDEC_INTENCLR_REPORTRDY_Disabled (0UL) ˇ@QDEC_INTENCLR_REPORTRDY_Enabled (1UL) ÄAQDEC_INTENCLR_REPORTRDY_Clear (1UL) ÉAQDEC_INTENCLR_SAMPLERDY_Pos (0UL) ÑAQDEC_INTENCLR_SAMPLERDY_Msk (0x1UL << QDEC_INTENCLR_SAMPLERDY_Pos) ÖAQDEC_INTENCLR_SAMPLERDY_Disabled (0UL) ÜAQDEC_INTENCLR_SAMPLERDY_Enabled (1UL) áAQDEC_INTENCLR_SAMPLERDY_Clear (1UL) çAQDEC_ENABLE_ENABLE_Pos (0UL) éAQDEC_ENABLE_ENABLE_Msk (0x1UL << QDEC_ENABLE_ENABLE_Pos) èAQDEC_ENABLE_ENABLE_Disabled (0UL) êAQDEC_ENABLE_ENABLE_Enabled (1UL) ñAQDEC_LEDPOL_LEDPOL_Pos (0UL) óAQDEC_LEDPOL_LEDPOL_Msk (0x1UL << QDEC_LEDPOL_LEDPOL_Pos) òAQDEC_LEDPOL_LEDPOL_ActiveLow (0UL) ôAQDEC_LEDPOL_LEDPOL_ActiveHigh (1UL) üAQDEC_SAMPLEPER_SAMPLEPER_Pos (0UL) †AQDEC_SAMPLEPER_SAMPLEPER_Msk (0xFUL << QDEC_SAMPLEPER_SAMPLEPER_Pos) °AQDEC_SAMPLEPER_SAMPLEPER_128us (0UL) ¢AQDEC_SAMPLEPER_SAMPLEPER_256us (1UL) £AQDEC_SAMPLEPER_SAMPLEPER_512us (2UL) §AQDEC_SAMPLEPER_SAMPLEPER_1024us (3UL) •AQDEC_SAMPLEPER_SAMPLEPER_2048us (4UL) ¶AQDEC_SAMPLEPER_SAMPLEPER_4096us (5UL) ßAQDEC_SAMPLEPER_SAMPLEPER_8192us (6UL) ®AQDEC_SAMPLEPER_SAMPLEPER_16384us (7UL) ©AQDEC_SAMPLEPER_SAMPLEPER_32ms (8UL) ™AQDEC_SAMPLEPER_SAMPLEPER_65ms (9UL) ´AQDEC_SAMPLEPER_SAMPLEPER_131ms (10UL) ±AQDEC_SAMPLE_SAMPLE_Pos (0UL) ≤AQDEC_SAMPLE_SAMPLE_Msk (0xFFFFFFFFUL << QDEC_SAMPLE_SAMPLE_Pos) ∏AQDEC_REPORTPER_REPORTPER_Pos (0UL) πAQDEC_REPORTPER_REPORTPER_Msk (0xFUL << QDEC_REPORTPER_REPORTPER_Pos) ∫AQDEC_REPORTPER_REPORTPER_10Smpl (0UL) ªAQDEC_REPORTPER_REPORTPER_40Smpl (1UL) ºAQDEC_REPORTPER_REPORTPER_80Smpl (2UL) ΩAQDEC_REPORTPER_REPORTPER_120Smpl (3UL) æAQDEC_REPORTPER_REPORTPER_160Smpl (4UL) øAQDEC_REPORTPER_REPORTPER_200Smpl (5UL) ¿AQDEC_REPORTPER_REPORTPER_240Smpl (6UL) ¡AQDEC_REPORTPER_REPORTPER_280Smpl (7UL) ¬AQDEC_REPORTPER_REPORTPER_1Smpl (8UL) »AQDEC_ACC_ACC_Pos (0UL) …AQDEC_ACC_ACC_Msk (0xFFFFFFFFUL << QDEC_ACC_ACC_Pos) œAQDEC_ACCREAD_ACCREAD_Pos (0UL) –AQDEC_ACCREAD_ACCREAD_Msk (0xFFFFFFFFUL << QDEC_ACCREAD_ACCREAD_Pos) ÷AQDEC_PSEL_LED_CONNECT_Pos (31UL) ◊AQDEC_PSEL_LED_CONNECT_Msk (0x1UL << QDEC_PSEL_LED_CONNECT_Pos) ÿAQDEC_PSEL_LED_CONNECT_Connected (0UL) ŸAQDEC_PSEL_LED_CONNECT_Disconnected (1UL) ‹AQDEC_PSEL_LED_PIN_Pos (0UL) ›AQDEC_PSEL_LED_PIN_Msk (0x1FUL << QDEC_PSEL_LED_PIN_Pos) „AQDEC_PSEL_A_CONNECT_Pos (31UL) ‰AQDEC_PSEL_A_CONNECT_Msk (0x1UL << QDEC_PSEL_A_CONNECT_Pos) ÂAQDEC_PSEL_A_CONNECT_Connected (0UL) ÊAQDEC_PSEL_A_CONNECT_Disconnected (1UL) ÈAQDEC_PSEL_A_PIN_Pos (0UL) ÍAQDEC_PSEL_A_PIN_Msk (0x1FUL << QDEC_PSEL_A_PIN_Pos) AQDEC_PSEL_B_CONNECT_Pos (31UL) ÒAQDEC_PSEL_B_CONNECT_Msk (0x1UL << QDEC_PSEL_B_CONNECT_Pos) ÚAQDEC_PSEL_B_CONNECT_Connected (0UL) ÛAQDEC_PSEL_B_CONNECT_Disconnected (1UL) ˆAQDEC_PSEL_B_PIN_Pos (0UL) ˜AQDEC_PSEL_B_PIN_Msk (0x1FUL << QDEC_PSEL_B_PIN_Pos) ˝AQDEC_DBFEN_DBFEN_Pos (0UL) ˛AQDEC_DBFEN_DBFEN_Msk (0x1UL << QDEC_DBFEN_DBFEN_Pos) ˇAQDEC_DBFEN_DBFEN_Disabled (0UL) ÄBQDEC_DBFEN_DBFEN_Enabled (1UL) ÜBQDEC_LEDPRE_LEDPRE_Pos (0UL) áBQDEC_LEDPRE_LEDPRE_Msk (0x1FFUL << QDEC_LEDPRE_LEDPRE_Pos) çBQDEC_ACCDBL_ACCDBL_Pos (0UL) éBQDEC_ACCDBL_ACCDBL_Msk (0xFUL << QDEC_ACCDBL_ACCDBL_Pos) îBQDEC_ACCDBLREAD_ACCDBLREAD_Pos (0UL) ïBQDEC_ACCDBLREAD_ACCDBLREAD_Msk (0xFUL << QDEC_ACCDBLREAD_ACCDBLREAD_Pos) üBRADIO_SHORTS_DISABLED_RSSISTOP_Pos (8UL) †BRADIO_SHORTS_DISABLED_RSSISTOP_Msk (0x1UL << RADIO_SHORTS_DISABLED_RSSISTOP_Pos) °BRADIO_SHORTS_DISABLED_RSSISTOP_Disabled (0UL) ¢BRADIO_SHORTS_DISABLED_RSSISTOP_Enabled (1UL) •BRADIO_SHORTS_ADDRESS_BCSTART_Pos (6UL) ¶BRADIO_SHORTS_ADDRESS_BCSTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_BCSTART_Pos) ßBRADIO_SHORTS_ADDRESS_BCSTART_Disabled (0UL) ®BRADIO_SHORTS_ADDRESS_BCSTART_Enabled (1UL) ´BRADIO_SHORTS_END_START_Pos (5UL) ¨BRADIO_SHORTS_END_START_Msk (0x1UL << RADIO_SHORTS_END_START_Pos) ≠BRADIO_SHORTS_END_START_Disabled (0UL) ÆBRADIO_SHORTS_END_START_Enabled (1UL) ±BRADIO_SHORTS_ADDRESS_RSSISTART_Pos (4UL) ≤BRADIO_SHORTS_ADDRESS_RSSISTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_RSSISTART_Pos) ≥BRADIO_SHORTS_ADDRESS_RSSISTART_Disabled (0UL) ¥BRADIO_SHORTS_ADDRESS_RSSISTART_Enabled (1UL) ∑BRADIO_SHORTS_DISABLED_RXEN_Pos (3UL) ∏BRADIO_SHORTS_DISABLED_RXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_RXEN_Pos) πBRADIO_SHORTS_DISABLED_RXEN_Disabled (0UL) ∫BRADIO_SHORTS_DISABLED_RXEN_Enabled (1UL) ΩBRADIO_SHORTS_DISABLED_TXEN_Pos (2UL) æBRADIO_SHORTS_DISABLED_TXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_TXEN_Pos) øBRADIO_SHORTS_DISABLED_TXEN_Disabled (0UL) ¿BRADIO_SHORTS_DISABLED_TXEN_Enabled (1UL) √BRADIO_SHORTS_END_DISABLE_Pos (1UL) ƒBRADIO_SHORTS_END_DISABLE_Msk (0x1UL << RADIO_SHORTS_END_DISABLE_Pos) ≈BRADIO_SHORTS_END_DISABLE_Disabled (0UL) ∆BRADIO_SHORTS_END_DISABLE_Enabled (1UL) …BRADIO_SHORTS_READY_START_Pos (0UL)  BRADIO_SHORTS_READY_START_Msk (0x1UL << RADIO_SHORTS_READY_START_Pos) ÀBRADIO_SHORTS_READY_START_Disabled (0UL) ÃBRADIO_SHORTS_READY_START_Enabled (1UL) “BRADIO_INTENSET_CRCERROR_Pos (13UL) ”BRADIO_INTENSET_CRCERROR_Msk (0x1UL << RADIO_INTENSET_CRCERROR_Pos) ‘BRADIO_INTENSET_CRCERROR_Disabled (0UL) ’BRADIO_INTENSET_CRCERROR_Enabled (1UL) ÷BRADIO_INTENSET_CRCERROR_Set (1UL) ŸBRADIO_INTENSET_CRCOK_Pos (12UL) ⁄BRADIO_INTENSET_CRCOK_Msk (0x1UL << RADIO_INTENSET_CRCOK_Pos) €BRADIO_INTENSET_CRCOK_Disabled (0UL) ‹BRADIO_INTENSET_CRCOK_Enabled (1UL) ›BRADIO_INTENSET_CRCOK_Set (1UL) ‡BRADIO_INTENSET_BCMATCH_Pos (10UL) ·BRADIO_INTENSET_BCMATCH_Msk (0x1UL << RADIO_INTENSET_BCMATCH_Pos) ‚BRADIO_INTENSET_BCMATCH_Disabled (0UL) „BRADIO_INTENSET_BCMATCH_Enabled (1UL) ‰BRADIO_INTENSET_BCMATCH_Set (1UL) ÁBRADIO_INTENSET_RSSIEND_Pos (7UL) ËBRADIO_INTENSET_RSSIEND_Msk (0x1UL << RADIO_INTENSET_RSSIEND_Pos) ÈBRADIO_INTENSET_RSSIEND_Disabled (0UL) ÍBRADIO_INTENSET_RSSIEND_Enabled (1UL) ÎBRADIO_INTENSET_RSSIEND_Set (1UL) ÓBRADIO_INTENSET_DEVMISS_Pos (6UL) ÔBRADIO_INTENSET_DEVMISS_Msk (0x1UL << RADIO_INTENSET_DEVMISS_Pos) BRADIO_INTENSET_DEVMISS_Disabled (0UL) ÒBRADIO_INTENSET_DEVMISS_Enabled (1UL) ÚBRADIO_INTENSET_DEVMISS_Set (1UL) ıBRADIO_INTENSET_DEVMATCH_Pos (5UL) ˆBRADIO_INTENSET_DEVMATCH_Msk (0x1UL << RADIO_INTENSET_DEVMATCH_Pos) ˜BRADIO_INTENSET_DEVMATCH_Disabled (0UL) ¯BRADIO_INTENSET_DEVMATCH_Enabled (1UL) ˘BRADIO_INTENSET_DEVMATCH_Set (1UL) ¸BRADIO_INTENSET_DISABLED_Pos (4UL) ˝BRADIO_INTENSET_DISABLED_Msk (0x1UL << RADIO_INTENSET_DISABLED_Pos) ˛BRADIO_INTENSET_DISABLED_Disabled (0UL) ˇBRADIO_INTENSET_DISABLED_Enabled (1UL) ÄCRADIO_INTENSET_DISABLED_Set (1UL) ÉCRADIO_INTENSET_END_Pos (3UL) ÑCRADIO_INTENSET_END_Msk (0x1UL << RADIO_INTENSET_END_Pos) ÖCRADIO_INTENSET_END_Disabled (0UL) ÜCRADIO_INTENSET_END_Enabled (1UL) áCRADIO_INTENSET_END_Set (1UL) äCRADIO_INTENSET_PAYLOAD_Pos (2UL) ãCRADIO_INTENSET_PAYLOAD_Msk (0x1UL << RADIO_INTENSET_PAYLOAD_Pos) åCRADIO_INTENSET_PAYLOAD_Disabled (0UL) çCRADIO_INTENSET_PAYLOAD_Enabled (1UL) éCRADIO_INTENSET_PAYLOAD_Set (1UL) ëCRADIO_INTENSET_ADDRESS_Pos (1UL) íCRADIO_INTENSET_ADDRESS_Msk (0x1UL << RADIO_INTENSET_ADDRESS_Pos) ìCRADIO_INTENSET_ADDRESS_Disabled (0UL) îCRADIO_INTENSET_ADDRESS_Enabled (1UL) ïCRADIO_INTENSET_ADDRESS_Set (1UL) òCRAD/**
 * Copyright (c) 2017 - 2017, Nordic Semiconductor ASA
 * 
 * All rights reserved.
 * 
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 * 
 * 1. Redistributions of source code must retain the above copyright notice, this
 *    list of conditions and the following disclaimer.
 * 
 * 2. Redistributions in binary form, except as embedded into a Nordic
 *    Semiconductor ASA integrated circuit in a product or a software update for
 *    such product, must reproduce the above copyright notice, this list of
 *    conditions and the following disclaimer in the documentation and/or other
 *    materials provided with the distribution.
 * 
 * 3. Neither the name of Nordic Semiconductor ASA nor the names of its
 *    contributors may be used to endorse or promote products derived from this
 *    software without specific prior written permission.
 * 
 * 4. This software, with or without modification, must only be used with a
 *    Nordic Semiconductor ASA integrated circuit.
 * 
 * 5. Any software provided in binary form under this license must not be reverse
 *    engineered, decompiled, modified and/or disassembled.
 * 
 * THIS SOFTWARE IS PROVIDED BY NORDIC SEMICONDUCTOR ASA "AS IS" AND ANY EXPRESS
 * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE
 * GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 * 
 */



#ifndef SDK_CONFIG_H
#define SDK_CONFIG_H
// <<< Use Configuration Wizard in Context Menu >>>\n
#ifdef USE_APP_CONFIG
#include "app_config.h"
#endif
// <h> Application 

//==========================================================
// <o> ANT_CHANNEL_NUM - Used ANT channel number. 
#ifndef ANT_CHANNEL_NUM
#define ANT_CHANNEL_NUM 0
#endif

// <o> ANT_NETWORK_NUM - Network number. 
#ifndef ANT_NETWORK_NUM
#define ANT_NETWORK_NUM 0
#endif

// <o> CHAN_ID_DEV_TYPE - Channel ID: Device Type. 
#ifndef CHAN_ID_DEV_TYPE
#define CHAN_ID_DEV_TYPE 2
#endif

// <o> CHAN_ID_TRANS_TYPE - Channel ID: Transmission type. 
#ifndef CHAN_ID_TRANS_TYPE
#define CHAN_ID_TRANS_TYPE 1
#endif

// <o> CHAN_PERIOD - Channel Period (in 32 kHz counts). 
#ifndef CHAN_PERIOD
#define CHAN_PERIOD 8192
#endif

// <o> RF_FREQ - RF Frequency. 
#ifndef RF_FREQ
#define RF_FREQ 66
#endif

// </h> 
//==========================================================

// <h> nRF_ANT 

//==========================================================
// <q> ANT_CHANNEL_CONFIG_ENABLED  - ant_channel_config - ANT common channel configuration
 

#ifndef ANT_CHANNEL_CONFIG_ENABLED
#define ANT_CHANNEL_CONFIG_ENABLED 1
#endif

// </h> 
//==========================================================

// <h> nRF_Drivers 

//==========================================================
// <e> GPIOTE_ENABLED - nrf_drv_gpiote - GPIOTE peripheral driver
//==========================================================
#ifndef GPIOTE_ENABLED
#define GPIOTE_ENABLED 1
#endif
// <o> GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS - Number of lower power input pins 
#ifndef GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS
#define GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS 4
#endif

// <o> GPIOTE_CONFIG_IRQ_PRIORITY  - Interrupt priority
 

// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
// <0=> 0 (highest) 
// <1=> 1 
// <2=> 2 
// <3=> 3 
// <4=> 4 
// <5=> 5 
// <6=> 6 
// <7=> 7 

#ifndef GPIOTE_CONFIG_IRQ_PRIORITY
#define GPIOTE_CONFIG_IRQ_PRIORITY 7
#endif

// </e>

// <q> PERIPHERAL_RESOURCE_SHARING_ENABLED  - nrf_drv_common - Peripheral drivers common module
 

#ifndef PERIPHERAL_RESOURCE_SHARING_ENABLED
#define PERIPHERAL_RESOURCE_SHARING_ENABLED 0
#endif

// </h> 
//==========================================================

// <h> nRF_Libraries 

//==========================================================
// <e> APP_SCHEDULER_ENABLED - app_scheduler - Events scheduler
//==========================================================
#ifndef APP_SCHEDULER_ENABLED
#define APP_SCHEDULER_ENABLED 1
#endif
// <q> APP_SCHEDULER_WITH_PAUSE  - Enabling pause feature
 

#ifndef APP_SCHEDULER_WITH_PAUSE
#define APP_SCHEDULER_WITH_PAUSE 0
#endif

// <q> APP_SCHEDULER_WITH_PROFILER  - Enabling scheduler profiling
 

#ifndef APP_SCHEDULER_WITH_PROFILER
#define APP_SCHEDULER_WITH_PROFILER 0
#endif

// </e>

// <e> APP_TIMER_ENABLED - app_timer - Application timer functionality
//==========================================================
#ifndef APP_TIMER_ENABLED
#define APP_TIMER_ENABLED 1
#endif
// <o> APP_TIMER_CONFIG_RTC_FREQUENCY  - Configure RTC prescaler.
 
// <0=> 32768 Hz 
// <1=> 16384 Hz 
// <3=> 8192 Hz 
// <7=> 4096 Hz 
// <15=> 2048 Hz 
// <31=> 1024 Hz 

#ifndef APP_TIMER_CONFIG_RTC_FREQUENCY
#define APP_TIMER_CONFIG_RTC_FREQUENCY 0
#endif

// <o> APP_TIMER_CONFIG_IRQ_PRIORITY  - Interrupt priority
 

// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
// <0=> 0 (highest) 
// <1=> 1 
// <2=> 2 
// <3=> 3 
// <4=> 4 
// <5=> 5 
// <6=> 6 
// <7=> 7 

#ifndef APP_TIMER_CONFIG_IRQ_PRIORITY
#define APP_TIMER_CONFIG_IRQ_PRIORITY 7
#endif

// <o> APP_TIMER_CONFIG_OP_QUEUE_SIZE - Capacity of timer requests queue. 
// <i> Size of the queue depends on how many timers are used
// <i> in the system, how often timers are started and overall
// <i> system latency. If queue size is too small app_timer calls
// <i> will fail.

#ifndef APP_TIMER_CONFIG_OP_QUEUE_SIZE
#define APP_TIMER_CONFIG_OP_QUEUE_SIZE 10
#endif

// <q> APP_TIMER_CONFIG_USE_SCHEDULER  - Enable scheduling app_timer events to app_scheduler
 

#ifndef APP_TIMER_CONFIG_USE_SCHEDULER
#define APP_TIMER_CONFIG_USE_SCHEDULER 0
#endif

// <q> APP_TIMER_WITH_PROFILER  - Enable app_timer profiling
 

#ifndef APP_TIMER_WITH_PROFILER
#define APP_TIMER_WITH_PROFILER 0
#endif

// <q> APP_TIMER_KEEPS_RTC_ACTIVE  - Enable RTC always on
 

// <i> If option is enabled RTC is kept running even if there is no active timers.
// <i> This option can be used when app_timer is used for timestamping.

#ifndef APP_TIMER_KEEPS_RTC_ACTIVE
#define APP_TIMER_KEEPS_RTC_ACTIVE 0
#endif

// <o> APP_TIMER_CONFIG_SWI_NUMBER  - Configure SWI instance used.
 
// <0=> 0 
// <1=> 1 

#ifndef APP_TIMER_CONFIG_SWI_NUMBER
#define APP_TIMER_CONFIG_SWI_NUMBER 0
#endif

// </e>

// <q> BUTTON_ENABLED  - app_button - buttons handling module
 

#ifndef BUTTON_ENABLED
#define BUTTON_ENABLED 1
#endif

// <e> HARDFAULT_HANDLER_ENABLED - hardfault_default - HardFault default handler for debugging and release
//==========================================================
#ifndef HARDFAULT_HANDLER_ENABLED
#define HARDFAULT_HANDLER_ENABLED 1
#endif
// <q> HARDFAULT_HANDLER_GDB_PSP_BACKTRACE  - Bypass the GDB problem with multiple stack pointers backtrace
 

// <i> There is a known bug in GDB which causes it to incorrectly backtrace the code
// <i> when multiple stack pointers are used (main and process stack pointers).
// <i> This option enables the fix for that problem and allows to see the proper backtrace info.
// <i> It makes it possible to trace the code to the exact point where a HardFault appeared.
// <i> This option requires additional commands and may temporarily switch MSP stack to store data on PSP space.
// <i> This is an optional parameter - enable it while debugging.
// <i> Before a HardFault handler exits, the stack will be reverted to its previous value.

#ifndef HARDFAULT_HANDLER_GDB_PSP_BACKTRACE
#define HARDFAULT_HANDLER_GDB_PSP_BACKTRACE 1
#endif

// </e>

// <e> NRF_BALLOC_ENABLED - nrf_balloc - Block allocator module
//==========================================================
#ifndef NRF_BALLOC_ENABLED
#define NRF_BALLOC_ENABLED 1
#endif
// <e> NRF_BALLOC_CONFIG_DEBUG_ENABLED - Enables debug mode in the module.
//==========================================================
#ifndef NRF_BALLOC_CONFIG_DEBUG_ENABLED
#define NRF_BALLOC_CONFIG_DEBUG_ENABLED 0
#endif
// <o> NRF_BALLOC_CONFIG_HEAD_GUARD_WORDS - Number of words used as head guard.  <0-255> 


#ifndef NRF_BALLOC_CONFIG_HEAD_GUARD_WORDS
#define NRF_BALLOC_CONFIG_HEAD_GUARD_WORDS 1
#endif

// <o> NRF_BALLOC_CONFIG_TAIL_GUARD_WORDS - Number of words used as tail guard.  <0-255> 


#ifndef NRF_BALLOC_CONFIG_TAIL_GUARD_WORDS
#define NRF_BALLOC_CONFIG_TAIL_GUARD_WORDS 1
#endif

// <q> NRF_BALLOC_CONFIG_BASIC_CHECKS_ENABLED  - Enables basic checks in this module.
 

#ifndef NRF_BALLOC_CONFIG_BASIC_CHECKS_ENABLED
#define NRF_BALLOC_CONFIG_BASIC_CHECKS_ENABLED 0
#endif

// <q> NRF_BALLOC_CONFIG_DOUBLE_FREE_CHECK_ENABLED  - Enables double memory free check in this module.
 

#ifndef NRF_BALLOC_CONFIG_DOUBLE_FREE_CHECK_ENABLED
#define NRF_BALLOC_CONFIG_DOUBLE_FREE_CHECK_ENABLED 0
#endif

// <q> NRF_BALLOC_CONFIG_DATA_TRASHING_CHECK_ENABLED  - Enables free memory corruption check in this module.
 

#ifndef NRF_BALLOC_CONFIG_DATA_TRASHING_CHECK_ENABLED
#define NRF_BALLOC_CONFIG_DATA_TRASHING_CHECK_ENABLED 0
#endif

// </e>

// </e>

// <q> NRF_MEMOBJ_ENABLED  - nrf_memobj - Linked memory allocator module
 

#ifndef NRF_MEMOBJ_ENABLED
#define NRF_MEMOBJ_ENABLED 1
#endif

// <e> NRF_PWR_MGMT_ENABLED - nrf_pwr_mgmt - Power management module
//==========================================================
#ifndef NRF_PWR_MGMT_ENABLED
#define NRF_PWR_MGMT_ENABLED 1
#endif
// <e> NRF_PWR_MGMT_CONFIG_DEBUG_PIN_ENABLED - Enables pin debug in the module.

// <i> Selected pin will be set when CPU is in sleep mode.
//==========================================================
#ifndef NRF_PWR_MGMT_CONFIG_DEBUG_PIN_ENABLED
#define NRF_PWR_MGMT_CONFIG_DEBUG_PIN_ENABLED 0
#endif
// <o> NRF_PWR_MGMT_SLEEP_DEBUG_PIN  - Pin number
 
// <0=> 0 (P0.0) 
// <1=> 1 (P0.1) 
// <2=> 2 (P0.2) 
// <3=> 3 (P0.3) 
// <4=> 4 (P0.4) 
// <5=> 5 (P0.5) 
// <6=> 6 (P0.6) 
// <7=> 7 (P0.7) 
// <8=> 8 (P0.8) 
// <9=> 9 (P0.9) 
// <10=> 10 (P0.10) 
// <11=> 11 (P0.11) 
// <12=> 12 (P0.12) 
// <13=> 13 (P0.13) 
// <14=> 14 (P0.14) 
// <15=> 15 (P0.15) 
// <16=> 16 (P0.16) 
// <17=> 17 (P0.17) 
// <18=> 18 (P0.18) 
// <19=> 19 (P0.19) 
// <20=> 20 (P0.20) 
// <21=> 21 (P0.21) 
// <22=> 22 (P0.22) 
// <23=> 23 (P0.23) 
// <24=> 24 (P0.24) 
// <25=> 25 (P0.25) 
// <26=> 26 (P0.26) 
// <27=> 27 (P0.27) 
// <28=> 28 (P0.28) 
// <29=> 29 (P0.29) 
// <30=> 30 (P0.30) 
// <31=> 31 (P0.31) 
// <4294967295=> Not connected 

#ifndef NRF_PWR_MGMT_SLEEP_DEBUG_PIN
#define NRF_PWR_MGMT_SLEEP_DEBUG_PIN 31
#endif

// </e>

// <q> NRF_PWR_MGMT_CONFIG_CPU_USAGE_MONITOR_ENABLED  - Enables CPU usage monitor.
 

// <i> Module will trace percentage of CPU usage in one second intervals.

#ifndef NRF_PWR_MGMT_CONFIG_CPU_USAGE_MONITOR_ENABLED
#define NRF_PWR_MGMT_CONFIG_CPU_USAGE_MONITOR_ENABLED 0
#endif

// <e> NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_ENABLED - Enable standby timeout.
//==========================================================
#ifndef NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_ENABLED
#define NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_ENABLED 0
#endif
// <o> NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_S - Standby timeout (in seconds). 
// <i> Shutdown procedure will begin no earlier than after this number of seconds.

#ifndef NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_S
#define NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_S 3
#endif

// </e>

// <q> NRF_PWR_MGMT_CONFIG_FPU_SUPPORT_ENABLED  - Enables FPU event cleaning.
 

#ifndef NRF_PWR_MGMT_CONFIG_FPU_SUPPORT_ENABLED
#define NRF_PWR_MGMT_CONFIG_FPU_SUPPORT_ENABLED 1
#endif

// <q> NRF_PWR_MGMT_CONFIG_AUTO_SHUTDOWN_RETRY  - Blocked shutdown procedure will be retried every second.
 

#ifndef NRF_PWR_MGMT_CONFIG_AUTO_SHUTDOWN_RETRY
#define NRF_PWR_MGMT_CONFIG_AUTO_SHUTDOWN_RETRY 0
#endif

// <q> NRF_PWR_MGMT_CONFIG_USE_SCHEDULER  - Module will use @ref app_scheduler.
 

#ifndef NRF_PWR_MGMT_CONFIG_USE_SCHEDULER
#define NRF_PWR_MGMT_CONFIG_USE_SCHEDULER 0
#endif

// <o> NRF_PWR_MGMT_CONFIG_HANDLER_PRIORITY_COUNT - The number of priorities for module handlers. 
// <i> The number of stages of the shutdown process.

#ifndef NRF_PWR_MGMT_CONFIG_HANDLER_PRIORITY_COUNT
#define NRF_PWR_MGMT_CONFIG_HANDLER_PRIORITY_COUNT 3
#endif

// </e>

// <q> NRF_SECTION_ITER_ENABLED  - nrf_section_iter - Section iterator
 

#ifndef NRF_SECTION_ITER_ENABLED
#define NRF_SECTION_ITER_ENABLED 1
#endif

// <q> NRF_STRERROR_ENABLED  - nrf_strerror - Library for converting error code to string.
 

#ifndef NRF_STRERROR_ENABLED
#define NRF_STRERROR_ENABLED 1
#endif

// </h> 
//==========================================================

// <h> nRF_Log 

//==========================================================
// <h> nrf_log - Logger

//==========================================================
// <e> NRF_LOG_ENABLED - Logging module for nRF5 SDK
//==========================================================
#ifndef NRF_LOG_ENABLED
#define NRF_LOG_ENABLED 0
#endif
// <e> NRF_LOG_USES_COLORS - If enabled then ANSI escape code for colors is prefixed to every string
//==========================================================
#ifndef NRF_LOG_USES_COLORS
#define NRF_LOG_USES_COLORS 0
#endif
// <o> NRF_LOG_COLOR_DEFAULT  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_LOG_COLOR_DEFAULT
#define NRF_LOG_COLOR_DEFAULT 0
#endif

// <o> NRF_LOG_ERROR_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_LOG_ERROR_COLOR
#define NRF_LOG_ERROR_COLOR 2
#endif

// <o> NRF_LOG_WARNING_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_LOG_WARNING_COLOR
#define NRF_LOG_WARNING_COLOR 4
#endif

// </e>

// <o> NRF_LOG_DEFAULT_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_LOG_DEFAULT_LEVEL
#define NRF_LOG_DEFAULT_LEVEL 3
#endif

// <q> NRF_LOG_DEFERRED  - Enable deffered logger.
 

// <i> Log data is buffered and can be processed in idle.

#ifndef NRF_LOG_DEFERRED
#define NRF_LOG_DEFERRED 1
#endif

// <o> NRF_LOG_BUFSIZE  - Size of the buffer for storing logs (in bytes).
 

// <i> Must be power of 2 and multiple of 4.
// <i> If NRF_LOG_DEFERRED = 0 then buffer size can be reduced to minimum.
// <128=> 128 
// <256=> 256 
// <512=> 512 
// <1024=> 1024 
// <2048=> 2048 
// <4096=> 4096 
// <8192=> 8192 
// <16384=> 16384 

#ifndef NRF_LOG_BUFSIZE
#define NRF_LOG_BUFSIZE 1024
#endif

// <q> NRF_LOG_ALLOW_OVERFLOW  - Configures behavior when circular buffer is full.
 

// <i> If set then oldest logs are overwritten. Otherwise a 
// <i> marker is injected informing about overflow.

#ifndef NRF_LOG_ALLOW_OVERFLOW
#define NRF_LOG_ALLOW_OVERFLOW 1
#endif

// <q> NRF_LOG_USES_TIMESTAMP  - Enable timestamping
 

// <i> Function for getting the timestamp is provided by the user

#ifndef NRF_LOG_USES_TIMESTAMP
#define NRF_LOG_USES_TIMESTAMP 0
#endif

// <q> NRF_LOG_FILTERS_ENABLED  - Enable dynamic filtering of logs.
 

#ifndef NRF_LOG_FILTERS_ENABLED
#define NRF_LOG_FILTERS_ENABLED 0
#endif

// <q> NRF_LOG_CLI_CMDS  - Enable CLI commands for the module.
 

#ifndef NRF_LOG_CLI_CMDS
#define NRF_LOG_CLI_CMDS 0
#endif

// <h> Log message pool - Configuration of log message pool

//==========================================================
// <o> NRF_LOG_MSGPOOL_ELEMENT_SIZE - Size of a single element in the pool of memory objects. 
// <i> If a small value is set, then performance of logs processing
// <i> is degraded because data is fragmented. Bigger value impacts
// <i> RAM memory utilization. The size is set to fit a message with
// <i> a timestamp and up to 2 arguments in a single memory object.

#ifndef NRF_LOG_MSGPOOL_ELEMENT_SIZE
#define NRF_LOG_MSGPOOL_ELEMENT_SIZE 20
#endif

// <o> NRF_LOG_MSGPOOL_ELEMENT_COUNT - Number of elements in the pool of memory objects 
// <i> If a small value is set, then it may lead to a deadlock
// <i> in certain cases if backend has high latency and holds
// <i> multiple messages for long time. Bigger value impacts
// <i> RAM memory usage.

#ifndef NRF_LOG_MSGPOOL_ELEMENT_COUNT
#define NRF_LOG_MSGPOOL_ELEMENT_COUNT 8
#endif

// </h> 
//==========================================================

// </e>

// <h> nrf_log module configuration 

//==========================================================
// <h> nrf_log in nRF_Core 

//==========================================================
// <e> NRF_MPU_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_MPU_CONFIG_LOG_ENABLED
#define NRF_MPU_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_MPU_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_MPU_CONFIG_LOG_LEVEL
#define NRF_MPU_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_MPU_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_MPU_CONFIG_INFO_COLOR
#define NRF_MPU_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_MPU_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_MPU_CONFIG_DEBUG_COLOR
#define NRF_MPU_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_STACK_GUARD_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_STACK_GUARD_CONFIG_LOG_ENABLED
#define NRF_STACK_GUARD_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_STACK_GUARD_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_STACK_GUARD_CONFIG_LOG_LEVEL
#define NRF_STACK_GUARD_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_STACK_GUARD_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_STACK_GUARD_CONFIG_INFO_COLOR
#define NRF_STACK_GUARD_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_STACK_GUARD_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_STACK_GUARD_CONFIG_DEBUG_COLOR
#define NRF_STACK_GUARD_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> TASK_MANAGER_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef TASK_MANAGER_CONFIG_LOG_ENABLED
#define TASK_MANAGER_CONFIG_LOG_ENABLED 0
#endif
// <o> TASK_MANAGER_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef TASK_MANAGER_CONFIG_LOG_LEVEL
#define TASK_MANAGER_CONFIG_LOG_LEVEL 3
#endif

// <o> TASK_MANAGER_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TASK_MANAGER_CONFIG_INFO_COLOR
#define TASK_MANAGER_CONFIG_INFO_COLOR 0
#endif

// <o> TASK_MANAGER_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TASK_MANAGER_CONFIG_DEBUG_COLOR
#define TASK_MANAGER_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// </h> 
//==========================================================

// <h> nrf_log in nRF_Drivers 

//==========================================================
// <e> CLOCK_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef CLOCK_CONFIG_LOG_ENABLED
#define CLOCK_CONFIG_LOG_ENABLED 0
#endif
// <o> CLOCK_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef CLOCK_CONFIG_LOG_LEVEL
#define CLOCK_CONFIG_LOG_LEVEL 3
#endif

// <o> CLOCK_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef CLOCK_CONFIG_INFO_COLOR
#define CLOCK_CONFIG_INFO_COLOR 0
#endif

// <o> CLOCK_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef CLOCK_CONFIG_DEBUG_COLOR
#define CLOCK_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> COMMON_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef COMMON_CONFIG_LOG_ENABLED
#define COMMON_CONFIG_LOG_ENABLED 0
#endif
// <o> COMMON_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef COMMON_CONFIG_LOG_LEVEL
#define COMMON_CONFIG_LOG_LEVEL 3
#endif

// <o> COMMON_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef COMMON_CONFIG_INFO_COLOR
#define COMMON_CONFIG_INFO_COLOR 0
#endif

// <o> COMMON_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef COMMON_CONFIG_DEBUG_COLOR
#define COMMON_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> COMP_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef COMP_CONFIG_LOG_ENABLED
#define COMP_CONFIG_LOG_ENABLED 0
#endif
// <o> COMP_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef COMP_CONFIG_LOG_LEVEL
#define COMP_CONFIG_LOG_LEVEL 3
#endif

// <o> COMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef COMP_CONFIG_INFO_COLOR
#define COMP_CONFIG_INFO_COLOR 0
#endif

// <o> COMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef COMP_CONFIG_DEBUG_COLOR
#define COMP_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> GPIOTE_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef GPIOTE_CONFIG_LOG_ENABLED
#define GPIOTE_CONFIG_LOG_ENABLED 0
#endif
// <o> GPIOTE_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef GPIOTE_CONFIG_LOG_LEVEL
#define GPIOTE_CONFIG_LOG_LEVEL 3
#endif

// <o> GPIOTE_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef GPIOTE_CONFIG_INFO_COLOR
#define GPIOTE_CONFIG_INFO_COLOR 0
#endif

// <o> GPIOTE_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef GPIOTE_CONFIG_DEBUG_COLOR
#define GPIOTE_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> I2S_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef I2S_CONFIG_LOG_ENABLED
#define I2S_CONFIG_LOG_ENABLED 0
#endif
// <o> I2S_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef I2S_CONFIG_LOG_LEVEL
#define I2S_CONFIG_LOG_LEVEL 3
#endif

// <o> I2S_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef I2S_CONFIG_INFO_COLOR
#define I2S_CONFIG_INFO_COLOR 0
#endif

// <o> I2S_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef I2S_CONFIG_DEBUG_COLOR
#define I2S_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> LPCOMP_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef LPCOMP_CONFIG_LOG_ENABLED
#define LPCOMP_CONFIG_LOG_ENABLED 0
#endif
// <o> LPCOMP_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef LPCOMP_CONFIG_LOG_LEVEL
#define LPCOMP_CONFIG_LOG_LEVEL 3
#endif

// <o> LPCOMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef LPCOMP_CONFIG_INFO_COLOR
#define LPCOMP_CONFIG_INFO_COLOR 0
#endif

// <o> LPCOMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef LPCOMP_CONFIG_DEBUG_COLOR
#define LPCOMP_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> PDM_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef PDM_CONFIG_LOG_ENABLED
#define PDM_CONFIG_LOG_ENABLED 0
#endif
// <o> PDM_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef PDM_CONFIG_LOG_LEVEL
#define PDM_CONFIG_LOG_LEVEL 3
#endif

// <o> PDM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef PDM_CONFIG_INFO_COLOR
#define PDM_CONFIG_INFO_COLOR 0
#endif

// <o> PDM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef PDM_CONFIG_DEBUG_COLOR
#define PDM_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> PPI_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef PPI_CONFIG_LOG_ENABLED
#define PPI_CONFIG_LOG_ENABLED 0
#endif
// <o> PPI_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef PPI_CONFIG_LOG_LEVEL
#define PPI_CONFIG_LOG_LEVEL 3
#endif

// <o> PPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef PPI_CONFIG_INFO_COLOR
#define PPI_CONFIG_INFO_COLOR 0
#endif

// <o> PPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef PPI_CONFIG_DEBUG_COLOR
#define PPI_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> PWM_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef PWM_CONFIG_LOG_ENABLED
#define PWM_CONFIG_LOG_ENABLED 0
#endif
// <o> PWM_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef PWM_CONFIG_LOG_LEVEL
#define PWM_CONFIG_LOG_LEVEL 3
#endif

// <o> PWM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef PWM_CONFIG_INFO_COLOR
#define PWM_CONFIG_INFO_COLOR 0
#endif

// <o> PWM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef PWM_CONFIG_DEBUG_COLOR
#define PWM_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> QDEC_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef QDEC_CONFIG_LOG_ENABLED
#define QDEC_CONFIG_LOG_ENABLED 0
#endif
// <o> QDEC_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef QDEC_CONFIG_LOG_LEVEL
#define QDEC_CONFIG_LOG_LEVEL 3
#endif

// <o> QDEC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef QDEC_CONFIG_INFO_COLOR
#define QDEC_CONFIG_INFO_COLOR 0
#endif

// <o> QDEC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef QDEC_CONFIG_DEBUG_COLOR
#define QDEC_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> RNG_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef RNG_CONFIG_LOG_ENABLED
#define RNG_CONFIG_LOG_ENABLED 0
#endif
// <o> RNG_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef RNG_CONFIG_LOG_LEVEL
#define RNG_CONFIG_LOG_LEVEL 3
#endif

// <o> RNG_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef RNG_CONFIG_INFO_COLOR
#define RNG_CONFIG_INFO_COLOR 0
#endif

// <o> RNG_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef RNG_CONFIG_DEBUG_COLOR
#define RNG_CONFIG_DEBUG_COLOR 0
#endif

// <q> RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED  - Enables logging of random numbers.
 

#ifndef RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED
#define RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED 0
#endif

// </e>

// <e> RTC_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef RTC_CONFIG_LOG_ENABLED
#define RTC_CONFIG_LOG_ENABLED 0
#endif
// <o> RTC_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef RTC_CONFIG_LOG_LEVEL
#define RTC_CONFIG_LOG_LEVEL 3
#endif

// <o> RTC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef RTC_CONFIG_INFO_COLOR
#define RTC_CONFIG_INFO_COLOR 0
#endif

// <o> RTC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef RTC_CONFIG_DEBUG_COLOR
#define RTC_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> SAADC_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef SAADC_CONFIG_LOG_ENABLED
#define SAADC_CONFIG_LOG_ENABLED 0
#endif
// <o> SAADC_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef SAADC_CONFIG_LOG_LEVEL
#define SAADC_CONFIG_LOG_LEVEL 3
#endif

// <o> SAADC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SAADC_CONFIG_INFO_COLOR
#define SAADC_CONFIG_INFO_COLOR 0
#endif

// <o> SAADC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SAADC_CONFIG_DEBUG_COLOR
#define SAADC_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> SPIS_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef SPIS_CONFIG_LOG_ENABLED
#define SPIS_CONFIG_LOG_ENABLED 0
#endif
// <o> SPIS_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef SPIS_CONFIG_LOG_LEVEL
#define SPIS_CONFIG_LOG_LEVEL 3
#endif

// <o> SPIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SPIS_CONFIG_INFO_COLOR
#define SPIS_CONFIG_INFO_COLOR 0
#endif

// <o> SPIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SPIS_CONFIG_DEBUG_COLOR
#define SPIS_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> SPI_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef SPI_CONFIG_LOG_ENABLED
#define SPI_CONFIG_LOG_ENABLED 0
#endif
// <o> SPI_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef SPI_CONFIG_LOG_LEVEL
#define SPI_CONFIG_LOG_LEVEL 3
#endif

// <o> SPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SPI_CONFIG_INFO_COLOR
#define SPI_CONFIG_INFO_COLOR 0
#endif

// <o> SPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SPI_CONFIG_DEBUG_COLOR
#define SPI_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> SWI_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef SWI_CONFIG_LOG_ENABLED
#define SWI_CONFIG_LOG_ENABLED 0
#endif
// <o> SWI_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef SWI_CONFIG_LOG_LEVEL
#define SWI_CONFIG_LOG_LEVEL 3
#endif

// <o> SWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SWI_CONFIG_INFO_COLOR
#define SWI_CONFIG_INFO_COLOR 0
#endif

// <o> SWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SWI_CONFIG_DEBUG_COLOR
#define SWI_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> TIMER_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef TIMER_CONFIG_LOG_ENABLED
#define TIMER_CONFIG_LOG_ENABLED 0
#endif
// <o> TIMER_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef TIMER_CONFIG_LOG_LEVEL
#define TIMER_CONFIG_LOG_LEVEL 3
#endif

// <o> TIMER_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TIMER_CONFIG_INFO_COLOR
#define TIMER_CONFIG_INFO_COLOR 0
#endif

// <o> TIMER_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TIMER_CONFIG_DEBUG_COLOR
#define TIMER_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> TWIS_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef TWIS_CONFIG_LOG_ENABLED
#define TWIS_CONFIG_LOG_ENABLED 0
#endif
// <o> TWIS_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef TWIS_CONFIG_LOG_LEVEL
#define TWIS_CONFIG_LOG_LEVEL 3
#endif

// <o> TWIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TWIS_CONFIG_INFO_COLOR
#define TWIS_CONFIG_INFO_COLOR 0
#endif

// <o> TWIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TWIS_CONFIG_DEBUG_COLOR
#define TWIS_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> TWI_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef TWI_CONFIG_LOG_ENABLED
#define TWI_CONFIG_LOG_ENABLED 0
#endif
// <o> TWI_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef TWI_CONFIG_LOG_LEVEL
#define TWI_CONFIG_LOG_LEVEL 3
#endif

// <o> TWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TWI_CONFIG_INFO_COLOR
#define TWI_CONFIG_INFO_COLOR 0
#endif

// <o> TWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TWI_CONFIG_DEBUG_COLOR
#define TWI_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> UART_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef UART_CONFIG_LOG_ENABLED
#define UART_CONFIG_LOG_ENABLED 0
#endif
// <o> UART_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef UART_CONFIG_LOG_LEVEL
#define UART_CONFIG_LOG_LEVEL 3
#endif

// <o> UART_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef UART_CONFIG_INFO_COLOR
#define UART_CONFIG_INFO_COLOR 0
#endif

// <o> UART_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef UART_CONFIG_DEBUG_COLOR
#define UART_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> USBD_CONFIG_LOG_ENABLED - Enable logging in the module
//==========================================================
#ifndef USBD_CONFIG_LOG_ENABLED
#define USBD_CONFIG_LOG_ENABLED 0
#endif
// <o> USBD_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef USBD_CONFIG_LOG_LEVEL
#define USBD_CONFIG_LOG_LEVEL 3
#endif

// <o> USBD_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef USBD_CONFIG_INFO_COLOR
#define USBD_CONFIG_INFO_COLOR 0
#endif

// <o> USBD_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef USBD_CONFIG_DEBUG_COLOR
#define USBD_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> WDT_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef WDT_CONFIG_LOG_ENABLED
#define WDT_CONFIG_LOG_ENABLED 0
#endif
// <o> WDT_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef WDT_CONFIG_LOG_LEVEL
#define WDT_CONFIG_LOG_LEVEL 3
#endif

// <o> WDT_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef WDT_CONFIG_INFO_COLOR
#define WDT_CONFIG_INFO_COLOR 0
#endif

// <o> WDT_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef WDT_CONFIG_DEBUG_COLOR
#define WDT_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// </h> 
//==========================================================

// <h> nrf_log in nRF_Libraries 

//==========================================================
// <e> APP_USBD_CDC_ACM_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef APP_USBD_CDC_ACM_CONFIG_LOG_ENABLED
#define APP_USBD_CDC_ACM_CONFIG_LOG_ENABLED 0
#endif
// <o> APP_USBD_CDC_ACM_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef APP_USBD_CDC_ACM_CONFIG_LOG_LEVEL
#define APP_USBD_CDC_ACM_CONFIG_LOG_LEVEL 3
#endif

// <o> APP_USBD_CDC_ACM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef APP_USBD_CDC_ACM_CONFIG_INFO_COLOR
#define APP_USBD_CDC_ACM_CONFIG_INFO_COLOR 0
#endif

// <o> APP_USBD_CDC_ACM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef APP_USBD_CDC_ACM_CONFIG_DEBUG_COLOR
#define APP_USBD_CDC_ACM_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> APP_USBD_MSC_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef APP_USBD_MSC_CONFIG_LOG_ENABLED
#define APP_USBD_MSC_CONFIG_LOG_ENABLED 0
#endif
// <o> APP_USBD_MSC_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef APP_USBD_MSC_CONFIG_LOG_LEVEL
#define APP_USBD_MSC_CONFIG_LOG_LEVEL 3
#endif

// <o> APP_USBD_MSC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef APP_USBD_MSC_CONFIG_INFO_COLOR
#define APP_USBD_MSC_CONFIG_INFO_COLOR 0
#endif

// <o> APP_USBD_MSC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef APP_USBD_MSC_CONFIG_DEBUG_COLOR
#define APP_USBD_MSC_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_BALLOC_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_BALLOC_CONFIG_LOG_ENABLED
#define NRF_BALLOC_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_BALLOC_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_BALLOC_CONFIG_LOG_LEVEL
#define NRF_BALLOC_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_BALLOC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_BALLOC_CONFIG_INFO_COLOR
#define NRF_BALLOC_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_BALLOC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_BALLOC_CONFIG_DEBUG_COLOR
#define NRF_BALLOC_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_CLI_BLE_UART_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_CLI_BLE_UART_CONFIG_LOG_ENABLED
#define NRF_CLI_BLE_UART_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_CLI_BLE_UART_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_CLI_BLE_UART_CONFIG_LOG_LEVEL
#define NRF_CLI_BLE_UART_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_CLI_BLE_UART_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_CLI_BLE_UART_CONFIG_INFO_COLOR
#define NRF_CLI_BLE_UART_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_CLI_BLE_UART_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_CLI_BLE_UART_CONFIG_DEBUG_COLOR
#define NRF_CLI_BLE_UART_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_CLI_UART_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_CLI_UART_CONFIG_LOG_ENABLED
#define NRF_CLI_UART_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_CLI_UART_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_CLI_UART_CONFIG_LOG_LEVEL
#define NRF_CLI_UART_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_CLI_UART_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_CLI_UART_CONFIG_INFO_COLOR
#define NRF_CLI_UART_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_CLI_UART_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_CLI_UART_CONFIG_DEBUG_COLOR
#define NRF_CLI_UART_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_MEMOBJ_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_MEMOBJ_CONFIG_LOG_ENABLED
#define NRF_MEMOBJ_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_MEMOBJ_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_MEMOBJ_CONFIG_LOG_LEVEL
#define NRF_MEMOBJ_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_MEMOBJ_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_MEMOBJ_CONFIG_INFO_COLOR
#define NRF_MEMOBJ_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_MEMOBJ_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_MEMOBJ_CONFIG_DEBUG_COLOR
#define NRF_MEMOBJ_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_PWR_MGMT_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_PWR_MGMT_CONFIG_LOG_ENABLED
#define NRF_PWR_MGMT_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_PWR_MGMT_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_PWR_MGMT_CONFIG_LOG_LEVEL
#define NRF_PWR_MGMT_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_PWR_MGMT_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_PWR_MGMT_CONFIG_INFO_COLOR
#define NRF_PWR_MGMT_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_PWR_MGMT_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_PWR_MGMT_CONFIG_DEBUG_COLOR
#define NRF_PWR_MGMT_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_SDH_ANT_LOG_ENABLED - Enable logging in SoftDevice handler (ANT) module.
//==========================================================
#ifndef NRF_SDH_ANT_LOG_ENABLED
#define NRF_SDH_ANT_LOG_ENABLED 1
#endif
// <o> NRF_SDH_ANT_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_SDH_ANT_LOG_LEVEL
#define NRF_SDH_ANT_LOG_LEVEL 3
#endif

// <o> NRF_SDH_ANT_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_ANT_INFO_COLOR
#define NRF_SDH_ANT_INFO_COLOR 0
#endif

// <o> NRF_SDH_ANT_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_ANT_DEBUG_COLOR
#define NRF_SDH_ANT_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_SDH_BLE_LOG_ENABLED - Enable logging in SoftDevice handler (BLE) module.
//==========================================================
#ifndef NRF_SDH_BLE_LOG_ENABLED
#define NRF_SDH_BLE_LOG_ENABLED 0
#endif
// <o> NRF_SDH_BLE_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_SDH_BLE_LOG_LEVEL
#define NRF_SDH_BLE_LOG_LEVEL 3
#endif

// <o> NRF_SDH_BLE_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_BLE_INFO_COLOR
#define NRF_SDH_BLE_INFO_COLOR 0
#endif

// <o> NRF_SDH_BLE_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_BLE_DEBUG_COLOR
#define NRF_SDH_BLE_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_SDH_LOG_ENABLED - Enable logging in SoftDevice handler module.
//==========================================================
#ifndef NRF_SDH_LOG_ENABLED
#define NRF_SDH_LOG_ENABLED 1
#endif
// <o> NRF_SDH_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_SDH_LOG_LEVEL
#define NRF_SDH_LOG_LEVEL 3
#endif

// <o> NRF_SDH_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_INFO_COLOR
#define NRF_SDH_INFO_COLOR 0
#endif

// <o> NRF_SDH_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_DEBUG_COLOR
#define NRF_SDH_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_SDH_SOC_LOG_ENABLED - Enable logging in SoftDevice handler (SoC) module.
//==========================================================
#ifndef NRF_SDH_SOC_LOG_ENABLED
#define NRF_SDH_SOC_LOG_ENABLED 1
#endif
// <o> NRF_SDH_SOC_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_SDH_SOC_LOG_LEVEL
#define NRF_SDH_SOC_LOG_LEVEL 3
#endif

// <o> NRF_SDH_SOC_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_SOC_INFO_COLOR
#define NRF_SDH_SOC_INFO_COLOR 0
#endif

// <o> NRF_SDH_SOC_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_SOC_DEBUG_COLOR
#define NRF_SDH_SOC_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_SORTLIST_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_SORTLIST_CONFIG_LOG_ENABLED
#define NRF_SORTLIST_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_SORTLIST_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_SORTLIST_CONFIG_LOG_LEVEL
#define NRF_SORTLIST_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_SORTLIST_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SORTLIST_CONFIG_INFO_COLOR
#define NRF_SORTLIST_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_SORTLIST_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SORTLIST_CONFIG_DEBUG_COLOR
#define NRF_SORTLIST_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// </h> 
//==========================================================

// </h> 
//==========================================================

// </h> 
//==========================================================

// </h> 
//==========================================================

// <h> nRF_SoftDevice 

//==========================================================
// <e> NRF_SDH_ANT_ENABLED - nrf_sdh_ant - SoftDevice ANT event handler
//==========================================================
#ifndef NRF_SDH_ANT_ENABLED
#define NRF_SDH_ANT_ENABLED 1
#endif
// <h> ANT Channels 

//==========================================================
// <o> NRF_SDH_ANT_TOTAL_CHANNELS_ALLOCATED - Allocated ANT channels. 
#ifndef NRF_SDH_ANT_TOTAL_CHANNELS_ALLOCATED
#define NRF_SDH_ANT_TOTAL_CHANNELS_ALLOCATED 1
#endif

// <o> NRF_SDH_ANT_ENCRYPTED_CHANNELS - Encrypted ANT channels. 
#ifndef NRF_SDH_ANT_ENCRYPTED_CHANNELS
#define NRF_SDH_ANT_ENCRYPTED_CHANNELS 0
#endif

// </h> 
//==========================================================

// <h> ANT Queues 

//==========================================================
// <o> NRF_SDH_ANT_EVENT_QUEUE_SIZE - Event queue size. 
#ifndef NRF_SDH_ANT_EVENT_QUEUE_SIZE
#define NRF_SDH_ANT_EVENT_QUEUE_SIZE 32
#endif

// <o> NRF_SDH_ANT_BURST_QUEUE_SIZE - ANT burst queue size. 
#ifndef NRF_SDH_ANT_BURST_QUEUE_SIZE
#define NRF_SDH_ANT_BURST_QUEUE_SIZE 128
#endif

// </h> 
//==========================================================

// <h> ANT Observers - Observers and priority levels

//==========================================================
// <o> NRF_SDH_ANT_OBSERVER_PRIO_LEVELS - Total number of priority levels for ANT observers. 
// <i> This setting configures the number of priority levels available for the ANT event handlers.
// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.

#ifndef NRF_SDH_ANT_OBSERVER_PRIO_LEVELS
#define NRF_SDH_ANT_OBSERVER_PRIO_LEVELS 2
#endif

// <h> ANT Observers priorities - Invididual priorities

//==========================================================
// <o> ANT_BPWR_ANT_OBSERVER_PRIO  
// <i> Priority with which ANT events are dispatched to the Bicycle Power Profile.

#ifndef ANT_BPWR_ANT_OBSERVER_PRIO
#define ANT_BPWR_ANT_OBSERVER_PRIO 1
#endif

// <o> ANT_BSC_ANT_OBSERVER_PRIO  
// <i> Priority with which ANT events are dispatched to the Bicycle Speed and Cadence Profile.

#ifndef ANT_BSC_ANT_OBSERVER_PRIO
#define ANT_BSC_ANT_OBSERVER_PRIO 1
#endif

// <o> ANT_ENCRYPT_ANT_OBSERVER_PRIO  
// <i> Priority with which ANT events are dispatched to the Cryptographic ANT stack configuration module.

#ifndef ANT_ENCRYPT_ANT_OBSERVER_PRIO
#define ANT_ENCRYPT_ANT_OBSERVER_PRIO 1
#endif

// <o> ANT_HRM_ANT_OBSERVER_PRIO  
// <i> Priority with which ANT events are dispatched to the Heart Rate Monitor.

#ifndef ANT_HRM_ANT_OBSERVER_PRIO
#define ANT_HRM_ANT_OBSERVER_PRIO 1
#endif

// <o> ANT_SDM_ANT_OBSERVER_PRIO  
// <i> Priority with which ANT events are dispatched to the Stride Based Speed and Distance Monitor Profile.

#ifndef ANT_SDM_ANT_OBSERVER_PRIO
#define ANT_SDM_ANT_OBSERVER_PRIO 1
#endif

// <o> ANT_STATE_INDICATOR_ANT_OBSERVER_PRIO  
// <i> Priority with which ANT events are dispatched to the ANT state indicator module.

#ifndef ANT_STATE_INDICATOR_ANT_OBSERVER_PRIO
#define ANT_STATE_INDICATOR_ANT_OBSERVER_PRIO 1
#endif

// <o> BSP_BTN_ANT_OBSERVER_PRIO  
// <i> Priority with which ANT events are dispatched to the Button Control module.

#ifndef BSP_BTN_ANT_OBSERVER_PRIO
#define BSP_BTN_ANT_OBSERVER_PRIO 1
#endif

// </h> 
//==========================================================

// </h> 
//==========================================================


// </e>

// <e> NRF_SDH_ENABLED - nrf_sdh - SoftDevice handler
//==========================================================
#ifndef NRF_SDH_ENABLED
#define NRF_SDH_ENABLED 1
#endif
// <h> Dispatch model 

// <i> This setting configures how Stack events are dispatched to the application.
//==========================================================
// <o> NRF_SDH_DISPATCH_MODEL
 

// <i> NRF_SDH_DISPATCH_MODEL_INTERRUPT: SoftDevice events are passed to the application from the interrupt context.
// <i> NRF_SDH_DISPATCH_MODEL_APPSH: SoftDevice events are scheduled using @ref app_scheduler.
// <i> NRF_SDH_DISPATCH_MODEL_POLLING: SoftDevice events are to be fetched manually.
// <0=> NRF_SDH_DISPATCH_MODEL_INTERRUPT 
// <1=> NRF_SDH_DISPATCH_MODEL_APPSH 
// <2=> NRF_SDH_DISPATCH_MODEL_POLLING 

#ifndef NRF_SDH_DISPATCH_MODEL
#define NRF_SDH_DISPATCH_MODEL 0
#endif

// </h> 
//==========================================================

// <h> Clock - SoftDevice clock configuration

//==========================================================
// <o> NRF_SDH_CLOCK_LF_SRC  - SoftDevice clock source.
 
// <0=> NRF_CLOCK_LF_SRC_RC 
// <1=> NRF_CLOCK_LF_SRC_XTAL 
// <2=> NRF_CLOCK_LF_SRC_SYNTH 

#ifndef NRF_SDH_CLOCK_LF_SRC
#define NRF_SDH_CLOCK_LF_SRC 1
#endif

// <o> NRF_SDH_CLOCK_LF_RC_CTIV - SoftDevice calibration timer interval. 
#ifndef NRF_SDH_CLOCK_LF_RC_CTIV
#define NRF_SDH_CLOCK_LF_RC_CTIV 0
#endif

// <o> NRF_SDH_CLOCK_LF_RC_TEMP_CTIV - SoftDevice calibration timer interval under constant temperature. 
// <i> How often (in number of calibration intervals) the RC oscillator shall be calibrated
// <i>  if the temperature has not changed.

#ifndef NRF_SDH_CLOCK_LF_RC_TEMP_CTIV
#define NRF_SDH_CLOCK_LF_RC_TEMP_CTIV 0
#endif

// <o> NRF_SDH_CLOCK_LF_XTAL_ACCURACY  - External crystal clock accuracy used in the LL to compute timing windows.
 
// <0=> NRF_CLOCK_LF_XTAL_ACCURACY_250_PPM 
// <1=> NRF_CLOCK_LF_XTAL_ACCURACY_500_PPM 
// <2=> NRF_CLOCK_LF_XTAL_ACCURACY_150_PPM 
// <3=> NRF_CLOCK_LF_XTAL_ACCURACY_100_PPM 
// <4=> NRF_CLOCK_LF_XTAL_ACCURACY_75_PPM 
// <5=> NRF_CLOCK_LF_XTAL_ACCURACY_50_PPM 
// <6=> NRF_CLOCK_LF_XTAL_ACCURACY_30_PPM 
// <7=> NRF_CLOCK_LF_XTAL_ACCURACY_20_PPM 

#ifndef NRF_SDH_CLOCK_LF_XTAL_ACCURACY
#define NRF_SDH_CLOCK_LF_XTAL_ACCURACY 7
#endif

// </h> 
//==========================================================

// <h> SDH Observers - Observers and priority levels

//==========================================================
// <o> NRF_SDH_REQ_OBSERVER_PRIO_LEVELS - Total number of priority levels for request observers. 
// <i> This setting configures the number of priority levels available for the SoftDevice request event handlers.
// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.

#ifndef NRF_SDH_REQ_OBSERVER_PRIO_LEVELS
#define NRF_SDH_REQ_OBSERVER_PRIO_LEVELS 2
#endif

// <o> NRF_SDH_STATE_OBSERVER_PRIO_LEVELS - Total number of priority levels for state observers. 
// <i> This setting configures the number of priority levels available for the SoftDevice state event handlers.
// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.

#ifndef NRF_SDH_STATE_OBSERVER_PRIO_LEVELS
#define NRF_SDH_STATE_OBSERVER_PRIO_LEVELS 2
#endif

// <o> NRF_SDH_STACK_OBSERVER_PRIO_LEVELS - Total number of priority levels for stack event observers. 
// <i> This setting configures the number of priority levels available for the SoftDevice stack event handlers (ANT, BLE, SoC).
// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.

#ifndef NRF_SDH_STACK_OBSERVER_PRIO_LEVELS
#define NRF_SDH_STACK_OBSERVER_PRIO_LEVELS 2
#endif


// <h> State Observers priorities - Invididual priorities

//==========================================================
// <o> CLOCK_CONFIG_STATE_OBSERVER_PRIO  
// <i> Priority with which state events are dispatched to the Clock driver.

#ifndef CLOCK_CONFIG_STATE_OBSERVER_PRIO
#define CLOCK_CONFIG_STATE_OBSERVER_PRIO 0
#endif

// <o> POWER_CONFIG_STATE_OBSERVER_PRIO  
// <i> Priority with which state events are dispatched to the Power driver.

#ifndef POWER_CONFIG_STATE_OBSERVER_PRIO
#define POWER_CONFIG_STATE_OBSERVER_PRIO 0
#endif

// <o> RNG_CONFIG_STATE_OBSERVER_PRIO  
// <i> Priority with which state events are dispatched to this module.

#ifndef RNG_CONFIG_STATE_OBSERVER_PRIO
#define RNG_CONFIG_STATE_OBSERVER_PRIO 0
#endif

// </h> 
//==========================================================

// <h> Stack Event Observers priorities - Invididual priorities

//==========================================================
// <o> NRF_SDH_ANT_STACK_OBSERVER_PRIO  
// <i> This setting configures the priority with which ANT events are processed with respect to other events coming from the stack.
// <i> Modify this setting if you need to have ANT events dispatched before or after other stack events, such as BLE or SoC.
// <i> Zero is the highest priority.

#ifndef NRF_SDH_ANT_STACK_OBSERVER_PRIO
#define NRF_SDH_ANT_STACK_OBSERVER_PRIO 0
#endif

// <o> NRF_SDH_BLE_STACK_OBSERVER_PRIO  
// <i> This setting configures the priority with which BLE events are processed with respect to other events coming from the stack.
// <i> Modify this setting if you need to have BLE events dispatched before or after other stack events, such as ANT or SoC.
// <i> Zero is the highest priority.

#ifndef NRF_SDH_BLE_STACK_OBSERVER_PRIO
#define NRF_SDH_BLE_STACK_OBSERVER_PRIO 0
#endif

// <o> NRF_SDH_SOC_STACK_OBSERVER_PRIO  
// <i> This setting configures the priority with which SoC events are processed with respect to other events coming from the stack.
// <i> Modify this setting if you need to have SoC events dispatched before or after other stack events, such as ANT or BLE.
// <i> Zero is the highest priority.

#ifndef NRF_SDH_SOC_STACK_OBSERVER_PRIO
#define NRF_SDH_SOC_STACK_OBSERVER_PRIO 0
#endif

// </h> 
//==========================================================

// </h> 
//==========================================================


// </e>

// <e> NRF_SDH_SOC_ENABLED - nrf_sdh_soc - SoftDevice SoC event handler
//==========================================================
#ifndef NRF_SDH_SOC_ENABLED
#define NRF_SDH_SOC_ENABLED 1
#endif
// <h> SoC Observers - Observers and priority levels

//==========================================================
// <o> NRF_SDH_SOC_OBSERVER_PRIO_LEVELS - Total number of priority levels for SoC observers. 
// <i> This setting configures the number of priority levels available for the SoC event handlers.
// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.

#ifndef NRF_SDH_SOC_OBSERVER_PRIO_LEVELS
#define NRF_SDH_SOC_OBSERVER_PRIO_LEVELS 2
#endif

// <h> SoC Observers priorities - Invididual priorities

//==========================================================
// <o> BLE_ADV_SOC_OBSERVER_PRIO  
// <i> Priority with which SoC events are dispatched to the Advertising module.

#ifndef BLE_ADV_SOC_OBSERVER_PRIO
#define BLE_ADV_SOC_OBSERVER_PRIO 1
#endif

// <o> BLE_DFU_SOC_OBSERVER_PRIO  
// <i> Priority with which BLE events are dispatched to the DFU Service.

#ifndef BLE_DFU_SOC_OBSERVER_PRIO
#define BLE_DFU_SOC_OBSERVER_PRIO 1
#endif

// <o> CLOCK_CONFIG_SOC_OBSERVER_PRIO  
// <i> Priority with which SoC events are dispatched to the Clock driver.

#ifndef CLOCK_CONFIG_SOC_OBSERVER_PRIO
#define CLOCK_CONFIG_SOC_OBSERVER_PRIO 0
#endif

// <o> POWER_CONFIG_SOC_OBSERVER_PRIO  
// <i> Priority with which SoC events are dispatched to the Power driver.

#ifndef POWER_CONFIG_SOC_OBSERVER_PRIO
#define POWER_CONFIG_SOC_OBSERVER_PRIO 0
#endif

// </h> 
//==========================================================

// </h> 
//==========================================================


// </e>

// </h> 
//==========================================================

// <<< end of configuration section >>>
#endif //SDK_CONFIG_H

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        <?xml version="1.0" encoding="iso-8859-1"?>


<project>
  <fileVersion>2</fileVersion>  <configuration>
    <name>nrf52832_xxaa</name>
    <toolchain>
      <name>ARM</name>
    </toolchain>
    <debug>0</debug>
    <settings>
      <name>General</name>
      <archiveVersion>3</archiveVersion>
      <data>
        <version>22</version>
        <wantNonLocal>1</wantNonLocal>
        <debug>0</debug>
        <option>
          <name>ExePath</name>
          <state>_build</state>
        </option>
        <option>
          <name>ObjPath</name>
          <state>_build</state>
        </option>
        <option>
          <name>ListPath</name>
          <state>_build</state>
        </option>
        <option>
          <name>Variant</name>
          <version>20</version>
          <state>34</state>
        </option>
        <option>
          <name>GEndianMode</name>
          <state>0</state>
        </option>
        <option>
          <name>Input variant</name>
          <version>3</version>
          <state>1</state>
        </option>
        <option>
          <name>Input description</name>
          <state>Full formatting.</state>
        </option>
        <option>
          <name>Output variant</name>
          <version>2</version>
          <state>1</state>
        </option>
        <option>
          <name>Output description</name>
          <state>Full formatting.</state>
        </option>
        <option>
          <name>GOutputBinary</name>
          <state>0</state>
        </option>
        <option>
          <name>FPU</name>
          <version>2</version>
          <state>5</state>
        </option>
        <option>
          <name>OGCoreOrChip</name>
          <state>1</state>
        </option>
        <option>
          <name>GRuntimeLibSelect</name>
          <version>0</version>
          <state>2</state>
        </option>
        <option>
          <name>GRuntimeLibSelectSlave</name>
          <version>0</version>
          <state>2</state>
        </option>
        <option>
          <name>RTDescription</name>
          <state>Use the full configuration of the C/C++ runtime library. Full locale interface, C locale, file descriptor support, multibytes in printf and scanf, and hex floats in strtod.</state>
        </option>
        <option>
          <name>OGProductVersion</name>
          <state>6.10.3.52260</state>
        </option>
        <option>
          <name>OGLastSavedByProductVersion</name>
          <state>7.20.2.7418</state>
        </option>
        <option>
          <name>GeneralEnableMisra</name>
          <state>0</state>
        </option>
        <option>
          <name>GeneralMisraVerbose</name>
          <state>0</state>
        </option>
        <option>
          <name>OGChipSelectEditMenu</name>
          <state>nrf52832_xxaa	nRF52832_xxAA</state>
        </option>
        <option>
          <name>GenLowLevelInterface</name>
          <state>0</state>
        </option>
        <option>
          <name>GEndianModeBE</name>
          <state>1</state>
        </option>
        <option>
          <name>OGBufferedTerminalOutput</name>
          <state>0</state>
        </option>
        <option>
          <name>GenStdoutInterface</name>
          <state>0</state>
        </option>
        <option>
          <name>GeneralMisraRules98</name>
          <version>0</version>
          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
        </option>
        <option>
          <name>GeneralMisraVer</name>
          <state>0</state>
        </option>
        <option>
          <name>GeneralMisraRules04</name>
          <version>0</version>
          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
        </option>
        <option>
          <name>RTConfigPath2</name>
          <state>$TOOLKIT_DIR$\INC\c\DLib_Config_Full.h</state>
        </option>
        <option>
          <name>GFPUCoreSlave</name>
          <version>20</version>
          <state>39</state>
        </option>
        <option>
          <name>GBECoreSlave</name>
          <version>20</version>
          <state>39</state>
        </option>
        <option>
          <name>OGUseCmsis</name>
          <state>0</state>
        </option>
        <option>
          <name>OGUseCmsisDspLib</name>
          <state>0</state>
        </option>
        <option>
          <name>GRuntimeLibThreads</name>
          <state>0</state>
        </option>
      </data>
    </settings>
    <settings>
      <name>ICCARM</name>
      <archiveVersion>2</archiveVersion>
      <data>
        <version>31</version>
        <wantNonLocal>1</wantNonLocal>
        <debug>0</debug>
        <option>
          <name>CCGuardCalls</name>
          <state>1</state>
        </option>
        <option>
          <name>CCOptimizationNoSizeConstraints</name>
          <state>0</state>
        </option>
        <option>
          <name>CCDefines</name>
          <state>BOARD_D52DK1</state>
          <state>FLOAT_ABI_HARD</state>
          <state>NRF52</state>
          <state>NRF52832_XXAA</state>
          <state>NRF_SD_BLE_API_VERSION=5</state>
          <state>S332</state>
          <state>SOFTDEVICE_PRESENT</state>
          <state>SWI_DISABLE0</state>
        </option>
        <option>
          <name>CCPreprocFile</name>
          <state>0</state>
        </option>
        <option>
          <name>CCPreprocComments</name>
          <state>0</state>
        </option>
        <option>
          <name>CCPreprocLine</name>
          <state>0</state>
        </option>
        <option>
          <name>CCListCFile</name>
          <state>0</state>
        </option>
        <option>
          <name>CCListCMnemonics</name>
          <state>0</state>
        </option>
        <option>
          <name>CCListCMessages</name>
          <state>0</state>
        </option>
        <option>
          <name>CCListAssFile</name>
          <state>0</state>
        </option>
        <option>
          <name>CCListAssSource</name>
          <state>0</state>
        </option>
        <option>
          <name>CCEnableRemarks</name>
          <state>0</state>
        </option>
        <option>
          <name>CCDiagSuppress</name>
          <state></state>
        </option>
        <option>
          <name>CCDiagRemark</name>
          <state></state>
        </option>
        <option>
          <name>CCDiagWarning</name>
          <state></state>
        </option>
        <option>
          <name>CCDiagError</name>
          <state></state>
        </option>
        <option>
          <name>CCObjPrefix</name>
          <state>1</state>
        </option>
        <option>
          <name>CCAllowList</name>
          <version>1</version>
          <state>11111110</state>
        </option>
        <option>
          <name>CCDebugInfo</name>
          <state>1</state>
        </option>
        <option>
          <name>IEndianMode</name>
          <state>1</state>
        </option>
        <option>
          <name>IProcessor</name>
          <state>1</state>
        </option>
        <option>
          <name>IExtraOptionsCheck</name>
          <state>0</state>
        </option>
        <option>
          <name>IExtraOptions</name>
          <state></state>
        </option>
        <option>
          <name>CCLangConformance</name>
          <state>0</state>
        </option>
        <option>
          <name>CCSignedPlainChar</name>
          <state>1</state>
        </option>
        <option>
          <name>CCRequirePrototypes</name>
          <state>0</state>
        </option>
        <option>
          <name>CCMultibyteSupport</name>
          <state>0</state>
        </option>
        <option>
          <name>CCDiagWarnAreErr</name>
          <state>1</state>
        </option>
        <option>
          <name>CCCompilerRuntimeInfo</name>
          <state>0</state>
        </option>
        <option>
          <name>IFpuProcessor</name>
          <state>1</state>
        </option>
        <option>
          <name>OutputFile</name>
          <state>$FILE_BNAME$.o</state>
        </option>
        <option>
          <name>CCLibConfigHeader</name>
          <state>1</state>
        </option>
        <option>
          <name>PreInclude</name>
          <state></state>
        </option>
        <option>
          <name>CompilerMisraOverride</name>
          <state>0</state>
        </option>
        <option>
          <name>CCIncludePath2</name>
          <state>$PROJ_DIR$\..\..\..\config</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\ant\ant_channel_config</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\boards</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\device</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\common</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\delay</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\gpiote</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\hal</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\atomic</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\balloc</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\bsp</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\button</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_log</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_log\src</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_memobj</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_section_vars</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\hardfault</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\hardfault\nrf52</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\mutex</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\pwr_mgmt</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\scheduler</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\strerror</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\timer</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\util</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\common</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\s332\headers</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\s332\headers\nrf52</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\toolchain</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\toolchain\cmsis\include</state>
          <state>$PROJ_DIR$\..\config</state>
        </option>
        <option>
          <name>CCStdIncCheck</name>
          <state>0</state>
        </option>
        <option>
          <name>CCCodeSection</name>
          <state>.text</state>
        </option>
        <option>
          <name>IInterwork2</name>
          <state>0</state>
        </option>
        <option>
          <name>IProcessorMode2</name>
          <state>1</state>
        </option>
        <option>
          <name>CCOptLevel</name>
          <state>3</state>
        </option>
        <option>
          <name>CCOptStrategy</name>
          <version>0</version>
          <state>1</state>
        </option>
        <option>
          <name>CCOptLevelSlave</name>
          <state>3</state>
        </option>
        <option>
          <name>CompilerMisraRules98</name>
          <version>0</version>
          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
        </option>
        <option>
          <name>CompilerMisraRules04</name>
          <version>0</version>
          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
        </option>
        <option>
          <name>CCPosIndRopi</name>
          <state>0</state>
        </option>
        <option>
          <name>CCPosIndRwpi</name>
          <state>0</state>
        </option>
        <option>
          <name>CCPosIndNoDynInit</name>
          <state>0</state>
        </option>
        <option>
          <name>IccLang</name>
          <state>0</state>
        </option>
        <option>
          <name>IccCDialect</name>
          <state>1</state>
        </option>
        <option>
          <name>IccAllowVLA</name>
          <state>0</state>
        </option>
        <option>
          <name>IccCppDialect</name>
          <state>1</state>
        </option>
        <option>
          <name>IccExceptions</name>
          <state>1</state>
        </option>
        <option>
          <name>IccRTTI</name>
          <state>1</state>
        </option>
        <option>
          <name>IccStaticDestr</name>
          <state>1</state>
        </option>
        <option>
          <name>IccCppInlineSemantics</name>
          <state>0</state>
        </option>
        <option>
          <name>IccCmsis</name>
          <state>1</state>
        </option>
        <option>
          <name>IccFloatSemantics</name>
          <state>0</state>
        </option>
        <option>
          <name>CCNoLiteralPool</name>
          <state>0</state>
        </option>
        <option>
          <name>CCOptStrategySlave</name>
          <version>0</version>
          <state>1</state>
        </option>
      </data>
    </settings>
    <settings>
      <name>AARM</name>
      <archiveVersion>2</archiveVersion>
      <data>
        <version>9</version>
        <wantNonLocal>1</wantNonLocal>
        <debug>0</debug>
        <option>
          <name>AObjPrefix</name>
          <state>1</state>
        </option>
        <option>
          <name>AEndian</name>
          <state>1</state>
        </option>
        <option>
          <name>ACaseSensitivity</name>
          <state>1</state>
        </option>
        <option>
          <name>MacroChars</name>
          <version>0</version>
          <state>0</state>
        </option>
        <option>
          <name>AWarnEnable</name>
          <state>0</state>
        </option>
        <option>
          <name>AWarnWhat</name>
          <state>0</state>
        </option>
        <option>
          <name>AWarnOne</name>
          <state></state>
        </option>
        <option>
          <name>AWarnRange1</name>
          <state></state>
        </option>
        <option>
          <name>AWarnRange2</name>
          <state></state>
        </option>
        <option>
          <name>ADebug</name>
          <state></state>
        </option>
        <option>
          <name>AltRegisterNames</name>
          <state>0</state>
        </option>
        <option>
      <name>ADefines</name>
          <state>BOARD_D52DK1</state>
          <state>FLOAT_ABI_HARD</state>
          <state>NRF52</state>
          <state>NRF52832_XXAA</state>
          <state>NRF_SD_BLE_API_VERSION=5</state>
          <state>S332</state>
          <state>SOFTDEVICE_PRESENT</state>
          <state>SWI_DISABLE0</state>
        </option>
        <option>
          <name>AList</name>
          <state>0</state>
        </option>
        <option>
          <name>AListHeader</name>
          <state>1</state>
        </option>
        <option>
          <name>AListing</name>
          <state>1</state>
        </option>
        <option>
          <name>Includes</name>
          <state>0</state>
        </option>
        <option>
          <name>MacDefs</name>
          <state>0</state>
        </option>
        <option>
          <name>MacExps</name>
          <state>1</state>
        </option>
        <option>
          <name>MacExec</name>
          <state>0</state>
        </option>
        <option>
          <name>OnlyAssed</name>
          <state>0</state>
        </option>
        <option>
          <name>MultiLine</name>
          <state>0</state>
        </option>
        <option>
          <name>PageLengthCheck</name>
          <state>0</state>
        </option>
        <option>
          <name>PageLength</name>
          <state>80</state>
        </option>
        <option>
          <name>TabSpacing</name>
          <state>8</state>
        </option>
        <option>
          <name>AXRef</name>
          <state>0</state>
        </option>
        <option>
          <name>AXRefDefines</name>
          <state>0</state>
        </option>
        <option>
          <name>AXRefInternal</name>
          <state>0</state>
        </option>
        <option>
          <name>AXRefDual</name>
          <state>0</state>
        </option>
        <option>
          <name>AProcessor</name>
          <state>1</state>
        </option>
        <option>
          <name>AFpuProcessor</name>
          <state>1</state>
        </option>
        <option>
          <name>AOutputFile</name>
          <state>$FILE_BNAME$.o</state>
        </option>
        <option>
          <name>AMultibyteSupport</name>
          <state>0</state>
        </option>
        <option>
          <name>ALimitErrorsCheck</name>
          <state>0</state>
        </option>
        <option>
          <name>ALimitErrorsEdit</name>
          <state>100</state>
        </option>
        <option>
          <name>AIgnoreStdInclude</name>
          <state>0</state>
        </option>
        <option>
          <name>AUserIncludes</name>
          <state>$PROJ_DIR$\..\..\..\config</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\ant\ant_channel_config</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\boards</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\device</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\common</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\delay</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\gpiote</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\hal</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\atomic</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\balloc</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\bsp</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\button</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_log</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_log\src</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_memobj</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_section_vars</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\hardfault</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\hardfault\nrf52</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\mutex</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\pwr_mgmt</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\scheduler</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\strerror</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\timer</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\util</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\common</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\s332\headers</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\s332\headers\nrf52</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\toolchain</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\toolchain\cmsis\include</state>
          <state>$PROJ_DIR$\..\config</state>
        </option>
        <option>
          <name>AExtraOptionsCheckV2</name>
          <state>0</state>
        </option>
        <option>
          <name>AExtraOptionsV2</name>
          <state></state>
        </option>
        <option>
          <name>AsmNoLiteralPool</name>
          <state>0</state>
        </option>
      </data>
    </settings>
    <settings>
      <name>OBJCOPY</name>
      <archiveVersion>0</archiveVersion>
      <data>
        <version>1</version>
        <wantNonLocal>1</wantNonLocal>
        <debug>0</debug>
        <option>
          <name>OOCOutputFormat</name>
          <version>2</version>
          <state>1</state>
        </option>
        <option>
          <name>OCOutputOverride</name>
          <state>1</state>
        </option>
        <option>
          <name>OOCOutputFile</name>
          <state>ant_msg_types_master_d52_starterkit_s332.hex</state>
        </option>
        <option>
          <name>OOCCommandLineProducer</name>
          <state>1</state>
        </option>
        <option>
          <name>OOCObjCopyEnable</name>
          <state>1</state>
        </option>
      </data>
    </settings>
    <settings>
      <name>CUSTOM</name>
      <archiveVersion>3</archiveVersion>
      <data>
        <extensions></extensions>
        <cmdline></cmdline>
      </data>
    </settings>
    <settings>
      <name>BICOMP</name>
      <archiveVersion>0</archiveVersion>
      <data/>
    </settings>
    <settings>
      <name>BUILDACTION</name>
      <archiveVersion>1</archiveVersion>
      <data>
        <prebuild></prebuild>
        <postbuild></postbuild>
      </data>
    </settings>
    <settings>
      <name>ILINK</name>
      <archiveVersion>0</archiveVersion>
      <data>
        <version>16</version>
        <wantNonLocal>1</wantNonLocal>
        <debug>0</debug>
        <option>
          <name>IlinkLibIOConfig</name>
          <state>1</state>
        </option>
        <option>
          <name>XLinkMisraHandler</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkInputFileSlave</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkOutputFile</name>
          <state>ant_msg_types_master_d52_starterkit_s332.out</state>
        </option>
        <option>
          <name>IlinkDebugInfoEnable</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkKeepSymbols</name>
          <state></state>
        </option>
        <option>
          <name>IlinkRawBinaryFile</name>
          <state></state>
        </option>
        <option>
          <name>IlinkRawBinarySymbol</name>
          <state></state>
        </option>
        <option>
          <name>IlinkRawBinarySegment</name>
          <state></state>
        </option>
        <option>
          <name>IlinkRawBinaryAlign</name>
          <state></state>
        </option>
        <option>
          <name>IlinkDefines</name>
          <state></state>
        </option>
        <option>
          <name>IlinkConfigDefines</name>
          <state></state>
        </option>
        <option>
          <name>IlinkMapFile</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkLogFile</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkLogInitialization</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkLogModule</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkLogSection</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkLogVeneer</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkIcfOverride</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkIcfFile</name>
      <state>$PROJ_DIR$\ant_msg_types_master_iar_nRF5x.icf</state>
        </option>
        <option>
          <name>IlinkIcfFileSlave</name>
          <state></state>
        </option>
        <option>
          <name>IlinkEnableRemarks</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkSuppressDiags</name>
          <state></state>
        </option>
        <option>
          <name>IlinkTreatAsRem</name>
          <state></state>
        </option>
        <option>
          <name>IlinkTreatAsWarn</name>
          <state></state>
        </option>
        <option>
          <name>IlinkTreatAsErr</name>
          <state></state>
        </option>
        <option>
          <name>IlinkWarningsAreErrors</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkUseExtraOptions</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkExtraOptions</name>
          <state></state>
        </option>
        <option>
          <name>IlinkLowLevelInterfaceSlave</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkAutoLibEnable</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkAdditionalLibs</name>
          <state></state>
        </option>
        <option>
          <name>IlinkOverrideProgramEntryLabel</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkProgramEntryLabelSelect</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkProgramEntryLabel</name>
          <state>__iar_program_start</state>
        </option>
        <option>
          <name>DoFill</name>
          <state>0</state>
        </option>
        <option>
          <name>FillerByte</name>
          <state>0xFF</state>
        </option>
        <option>
          <name>FillerStart</name>
          <state>0x0</state>
        </option>
        <option>
          <name>FillerEnd</name>
          <state>0x0</state>
        </option>
        <option>
          <name>CrcSize</name>
          <version>0</version>
          <state>1</state>
        </option>
        <option>
          <name>CrcAlign</name>
          <state>1</state>
        </option>
        <option>
          <name>CrcPoly</name>
          <state>0x11021</state>
        </option>
        <option>
          <name>CrcCompl</name>
          <version>0</version>
          <state>0</state>
        </option>
        <option>
          <name>CrcBitOrder</name>
          <version>0</version>
          <state>0</state>
        </option>
        <option>
          <name>CrcInitialValue</name>
          <state>0x0</state>
        </option>
        <option>
          <name>DoCrc</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkBE8Slave</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkBufferedTerminalOutput</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkStdoutInterfaceSlave</name>
          <state>1</state>
        </option>
        <option>
          <name>CrcFullSize</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkIElfToolPostProcess</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkLogAutoLibSelect</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkLogRedirSymbols</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkLogUnusedFragments</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkCrcReverseByteOrder</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkCrcUseAsInput</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkOptInline</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkOptExceptionsAllow</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkOptExceptionsForce</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkCmsis</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkOptMergeDuplSections</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkOptUseVfe</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkOptForceVfe</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkStackAnalysisEnable</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkStackControlFile</name>
          <state></state>
        </option>
        <option>
          <name>IlinkStackCallGraphFile</name>
          <state></state>
        </option>
        <option>
          <name>CrcAlgorithm</name>
          <version>0</version>
          <state>1</state>
        </option>
        <option>
          <name>CrcUnitSize</name>
          <version>0</version>
          <state>0</state>
        </option>
        <option>
          <name>IlinkThreadsSlave</name>
          <state>1</state>
        </option>
      </data>
    </settings>
    <settings>
      <name>IARCHIVE</name>
      <archiveVersion>0</archiveVersion>
      <data>
        <version>0</version>
        <wantNonLocal>1</wantNonLocal>
        <debug>0</debug>
        <option>
          <name>IarchiveInputs</name>
          <state></state>
        </option>
        <option>
          <name>IarchiveOverride</name>
          <state>0</state>
        </option>
        <option>
          <name>IarchiveOutput</name>
          <state>###Unitialized###</state>
        </option>
      </data>
    </settings>
    <settings>
      <name>BILINK</name>
      <archiveVersion>0</archiveVersion>
      <data/>
    </settings>
  </configuration>  <group>
  <name>nRF_Log</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_log\src\nrf_log_frontend.c</name>    </file>  </group>  <group>
  <name>Board Definition</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\boards\boards.c</name>    </file>  </group>  <group>
  <name>nRF_Libraries</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\button\app_button.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\util\app_error.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\util\app_error_weak.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\scheduler\app_scheduler.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\timer\app_timer.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\util\app_util_platform.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\hardfault\nrf52\handler\hardfault_handler_iar.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\hardfault\hardfault_implementation.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\util\nrf_assert.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\balloc\nrf_balloc.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_memobj\nrf_memobj.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\pwr_mgmt\nrf_pwr_mgmt.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_section_vars\nrf_section_iter.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\strerror\nrf_strerror.c</name>    </file>  </group>  <group>
  <name>nRF_Drivers</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\common\nrf_drv_common.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\gpiote\nrf_drv_gpiote.c</name>    </file>  </group>  <group>
  <name>nRF_ANT</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\ant\ant_channel_config\ant_channel_config.c</name>    </file>  </group>  <group>
  <name>Board Support</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\bsp\bsp.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\bsp\bsp_nfc.c</name>    </file>  </group>  <group>
  <name>Application</name>    <file>
    <name>$PROJ_DIR$\..\..\..\ant_message_types_master.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\main.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\config\sdk_config.h</name>    </file>  </group>  <group>
  <name>Device</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\toolchain\iar\iar_startup_nrf52.s</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\toolchain\system_nrf52.c</name>    </file>  </group>  <group>
  <name>nRF_SoftDevice</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh_ant.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh_soc.c</name>    </file>  </group></project>


                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        <?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_opt.xsd">

  <SchemaVersion>1.0</SchemaVersion>

  <Header>### uVision Project, (C) Keil Software</Header>
  <Target>
    <TargetName>nrf52832_xxaa</TargetName>
    <ToolsetNumber>0x4</ToolsetNumber>
    <ToolsetName>ARM-ADS</ToolsetName>
    <TargetOption>      <OPTFL>
        <IsCurrentTarget>1</IsCurrentTarget>
      </OPTFL>      <DebugOpt>
        <pMon>Segger\JL2CM3.dll</pMon>
      </DebugOpt>
  <TargetDriverDllRegistry>
       <SetRegEntry>
          <Number>0</Number>
          <Key>JL2CM3</Key>
          <Name>-O78 -S0 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(0BB11477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC2000 -FN1 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr.flm -FS110001000 -FL11000</Name>
        </SetRegEntry>
        <SetRegEntry>
          <Number>0</Number>
          <Key>UL2CM3</Key>
          <Name>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0nrf52xxx -FS00 -FL0200000)</Name>
        </SetRegEntry>
      </TargetDriverDllRegistry>
    </TargetOption>
  </Target></ProjectOpt>


                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      <?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_proj.xsd">

  <SchemaVersion>1.1</SchemaVersion>

  <Header>### uVision Project, (C) Keil Software</Header>

  <Targets>    <Target>
      <TargetName>nrf52832_xxaa</TargetName>
      <ToolsetNumber>0x4</ToolsetNumber>
      <ToolsetName>ARM-ADS</ToolsetName>
      <TargetOption>
        <TargetCommonOption>
          <Device>nRF52832_xxAA</Device>
          <Vendor>Nordic Semiconductor</Vendor>
          <Cpu>IROM(0x00000000,0x80000) IRAM(0x20000000,0x10000) CPUTYPE("Cortex-M4") FPU2 CLOCK(64000000) ELITTLE</Cpu>
          <FlashUtilSpec></FlashUtilSpec>
          <StartupFile></StartupFile>
          <FlashDriverDll>UL2CM3(-UM0364FCE -O78 -S0 -C0 -TO18 -TC16000000 -TP21 -TDS800D -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC2000 -FN1 -FF0nRF52xxx -FS00 -FL0200000)</FlashDriverDll>
          <DeviceId>0</DeviceId>
          <RegisterFile>core.h</RegisterFile>
          <MemoryEnv></MemoryEnv>
          <Cmp></Cmp>
          <Asm></Asm>
          <Linker></Linker>
          <OHString></OHString>
          <InfinionOptionDll></InfinionOptionDll>
          <SLE66CMisc></SLE66CMisc>
          <SLE66AMisc></SLE66AMisc>
          <SLE66LinkerMisc></SLE66LinkerMisc>
          <SFDFile>..\..\..\..\..\..\..\svd\nrf52.svd</SFDFile>
          <bCustSvd>0</bCustSvd>
          <UseEnv>0</UseEnv>
          <BinPath></BinPath>
          <IncludePath></IncludePath>
          <LibPath></LibPath>
          <RegisterFilePath></RegisterFilePath>
          <DBRegisterFilePath></DBRegisterFilePath>
          <TargetStatus>
            <Error>0</Error>
            <ExitCodeStop>0</ExitCodeStop>
            <ButtonStop>0</ButtonStop>
            <NotGenerated>0</NotGenerated>
            <InvalidFlash>1</InvalidFlash>
          </TargetStatus>
          <OutputDirectory>.\_build\</OutputDirectory>
          <OutputName>nrf52832_xxaa</OutputName>
          <CreateExecutable>1</CreateExecutable>
          <CreateLib>0</CreateLib>
          <CreateHexFile>1</CreateHexFile>
          <DebugInformation>1</DebugInformation>
          <BrowseInformation>1</BrowseInformation>
          <ListingPath>.\_build\</ListingPath>
          <HexFormatSelection>1</HexFormatSelection>
          <Merge32K>0</Merge32K>
          <CreateBatchFile>0</CreateBatchFile>
          <BeforeCompile>
            <RunUserProg1>0</RunUserProg1>
            <RunUserProg2>0</RunUserProg2>
            <UserProg1Name></UserProg1Name>
            <UserProg2Name></UserProg2Name>
            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
            <nStopU1X>0</nStopU1X>
            <nStopU2X>0</nStopU2X>
          </BeforeCompile>
          <BeforeMake>
            <RunUserProg1>0</RunUserProg1>
            <RunUserProg2>0</RunUserProg2>
            <UserProg1Name></UserProg1Name>
            <UserProg2Name></UserProg2Name>
            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
          </BeforeMake>
          <AfterMake>
            <RunUserProg1>0</RunUserProg1>
            <RunUserProg2>0</RunUserProg2>
            <UserProg1Name></UserProg1Name>
            <UserProg2Name></UserProg2Name>
            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
          </AfterMake>
          <SelectedForBatchBuild>0</SelectedForBatchBuild>
          <SVCSIdString></SVCSIdString>
        </TargetCommonOption>
        <CommonProperty>
          <UseCPPCompiler>0</UseCPPCompiler>
          <RVCTCodeConst>0</RVCTCodeConst>
          <RVCTZI>0</RVCTZI>
          <RVCTOtherData>0</RVCTOtherData>
          <ModuleSelection>0</ModuleSelection>
          <IncludeInBuild>1</IncludeInBuild>
          <AlwaysBuild>0</AlwaysBuild>
          <GenerateAssemblyFile>0</GenerateAssemblyFile>
          <AssembleAssemblyFile>0</AssembleAssemblyFile>
          <PublicsOnly>0</PublicsOnly>
          <StopOnExitCode>3</StopOnExitCode>
          <CustomArgument></CustomArgument>
          <IncludeLibraryModules></IncludeLibraryModules>
          <ComprImg>1</ComprImg>
        </CommonProperty>
        <DllOption>
          <SimDllName></SimDllName>
          <SimDllArguments></SimDllArguments>
          <SimDlgDll></SimDlgDll>
          <SimDlgDllArguments></SimDlgDllArguments>
          <TargetDllName>SARMCM3.DLL</TargetDllName>
          <TargetDllArguments>-MPU</TargetDllArguments>
          <TargetDlgDll>TCM.DLL</TargetDlgDll>
          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
        </DllOption>
        <DebugOption>
          <OPTHX>
            <HexSelection>1</HexSelection>
            <HexRangeLowAddress>0</HexRangeLowAddress>
            <HexRangeHighAddress>0</HexRangeHighAddress>
            <HexOffset>0</HexOffset>
            <Oh166RecLen>16</Oh166RecLen>
          </OPTHX>
          <Simulator>
            <UseSimulator>0</UseSimulator>
            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
            <RunToMain>1</RunToMain>
            <RestoreBreakpoints>1</RestoreBreakpoints>
            <RestoreWatchpoints>1</RestoreWatchpoints>
            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
            <RestoreFunctions>1</RestoreFunctions>
            <RestoreToolbox>1</RestoreToolbox>
            <LimitSpeedToRealTime>0</LimitSpeedToRealTime>
          </Simulator>
          <Target>
            <UseTarget>1</UseTarget>
            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
            <RunToMain>0</RunToMain>
            <RestoreBreakpoints>1</RestoreBreakpoints>
            <RestoreWatchpoints>1</RestoreWatchpoints>
            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
            <RestoreFunctions>0</RestoreFunctions>
            <RestoreToolbox>1</RestoreToolbox>
            <RestoreTracepoints>0</RestoreTracepoints>
          </Target>
          <RunDebugAfterBuild>0</RunDebugAfterBuild>
          <TargetSelection>-1</TargetSelection>
          <SimDlls>
            <CpuDll></CpuDll>
            <CpuDllArguments></CpuDllArguments>
            <PeripheralDll></PeripheralDll>
            <PeripheralDllArguments></PeripheralDllArguments>
            <InitializationFile></InitializationFile>
          </SimDlls>
          <TargetDlls>
            <CpuDll></CpuDll>
            <CpuDllArguments></CpuDllArguments>
            <PeripheralDll></PeripheralDll>
            <PeripheralDllArguments></PeripheralDllArguments>
            <InitializationFile></InitializationFile>
            <Driver>Segger\JL2CM3.dll</Driver>
          </TargetDlls>
        </DebugOption>
        <Utilities>
          <Flash1>
            <UseTargetDll>1</UseTargetDll>
            <UseExternalTool>0</UseExternalTool>
            <RunIndependent>0</RunIndependent>
            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
            <Capability>1</Capability>
            <DriverSelection>4099</DriverSelection>
          </Flash1>
          <bUseTDR>1</bUseTDR>
          <Flash2>Segger\JL2CM3.dll</Flash2>
          <Flash3></Flash3>
          <Flash4></Flash4>
        </Utilities>
        <TargetArmAds>
          <ArmAdsMisc>
            <GenerateListings>0</GenerateListings>
            <asHll>1</asHll>
            <asAsm>1</asAsm>
            <asMacX>1</asMacX>
            <asSyms>1</asSyms>
            <asFals>1</asFals>
            <asDbgD>1</asDbgD>
            <asForm>1</asForm>
            <ldLst>0</ldLst>
            <ldmm>1</ldmm>
            <ldXref>1</ldXref>
            <BigEnd>0</BigEnd>
            <AdsALst>1</AdsALst>
            <AdsACrf>1</AdsACrf>
            <AdsANop>0</AdsANop>
            <AdsANot>0</AdsANot>
            <AdsLLst>1</AdsLLst>
            <AdsLmap>1</AdsLmap>
            <AdsLcgr>1</AdsLcgr>
            <AdsLsym>1</AdsLsym>
            <AdsLszi>1</AdsLszi>
            <AdsLtoi>1</AdsLtoi>
            <AdsLsun>1</AdsLsun>
            <AdsLven>1</AdsLven>
            <AdsLsxf>1</AdsLsxf>
            <RvctClst>0</RvctClst>
            <GenPPlst>0</GenPPlst>
            <AdsCpuType>"Cortex-M4"</AdsCpuType>
            <RvctDeviceName></RvctDeviceName>
            <mOS>0</mOS>
            <uocRom>0</uocRom>
            <uocRam>0</uocRam>
            <hadIROM>1</hadIROM>
            <hadIRAM>1</hadIRAM>
            <hadXRAM>0</hadXRAM>
            <uocXRam>0</uocXRam>
            <RvdsVP>2</RvdsVP>
            <hadIRAM2>0</hadIRAM2>
            <hadIROM2>0</hadIROM2>
            <StupSel>8</StupSel>
            <useUlib>1</useUlib>
            <EndSel>0</EndSel>
            <uLtcg>0</uLtcg>
            <RoSelD>3</RoSelD>
            <RwSelD>5</RwSelD>
            <CodeSel>0</CodeSel>
            <OptFeed>0</OptFeed>
            <NoZi1>0</NoZi1>
            <NoZi2>0</NoZi2>
            <NoZi3>0</NoZi3>
            <NoZi4>0</NoZi4>
            <NoZi5>0</NoZi5>
            <Ro1Chk>0</Ro1Chk>
            <Ro2Chk>0</Ro2Chk>
            <Ro3Chk>0</Ro3Chk>
            <Ir1Chk>1</Ir1Chk>
            <Ir2Chk>0</Ir2Chk>
            <Ra1Chk>0</Ra1Chk>
            <Ra2Chk>0</Ra2Chk>
            <Ra3Chk>0</Ra3Chk>
            <Im1Chk>1</Im1Chk>
            <Im2Chk>0</Im2Chk>
            <OnChipMemories>
              <Ocm1>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm1>
              <Ocm2>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm2>
              <Ocm3>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm3>
              <Ocm4>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm4>
              <Ocm5>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm5>
              <Ocm6>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm6>
              <IRAM>
                <Type>0</Type>
                <StartAddress>0x20000000</StartAddress>
                <Size>0x10000</Size>
              </IRAM>
              <IROM>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x80000</Size>
              </IROM>
              <XRAM>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </XRAM>
              <OCR_RVCT1>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT1>
              <OCR_RVCT2>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT2>
              <OCR_RVCT3>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT3>
              <OCR_RVCT4>
                <Type>1</Type>
                <StartAddress>0x12000</StartAddress>
                <Size>0x6e000</Size>
              </OCR_RVCT4>
              <OCR_RVCT5>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT5>
              <OCR_RVCT6>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT6>
              <OCR_RVCT7>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT7>
              <OCR_RVCT8>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT8>
              <OCR_RVCT9>
                <Type>0</Type>
                <StartAddress>0x20000b80</StartAddress>
                <Size>0xf480</Size>
              </OCR_RVCT9>
              <OCR_RVCT10>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT10>
            </OnChipMemories>
            <RvctStartVector></RvctStartVector>
          </ArmAdsMisc>
          <Cads>
            <interw>1</interw>
            <Optim>4</Optim>
            <oTime>0</oTime>
            <SplitLS>0</SplitLS>
            <OneElfS>1</OneElfS>
            <Strict>0</Strict>
            <EnumInt>0</EnumInt>
            <PlainCh>0</PlainCh>
            <Ropi>0</Ropi>
            <Rwpi>0</Rwpi>
            <wLevel>0</wLevel>
            <uThumb>0</uThumb>
            <uSurpInc>0</uSurpInc>
            <VariousControls>
              <MiscControls>--c99 --reduce_paths</MiscControls>
              <Define> BOARD_PCA10040 CONFIG_GPIO_AS_PINRESET FLOAT_ABI_HARD NRF52 NRF52832_XXAA NRF52_PAN_74 S212 SOFTDEVICE_PRESENT SWI_DISABLE0</Define>
              <Undefine></Undefine>
              <IncludePath>..\..\..\config;..\..\..\..\..\..\..\components;..\..\..\..\..\..\..\components\ant\ant_channel_config;..\..\..\..\..\..\..\components\boards;..\..\..\..\..\..\..\components\device;..\..\..\..\..\..\..\components\drivers_nrf\common;..\..\..\..\..\..\..\components\drivers_nrf\delay;..\..\..\..\..\..\..\components\drivers_nrf\gpiote;..\..\..\..\..\..\..\components\drivers_nrf\hal;..\..\..\..\..\..\..\components\libraries\atomic;..\..\..\..\..\..\..\components\libraries\balloc;..\..\..\..\..\..\..\components\libraries\bsp;..\..\..\..\..\..\..\components\libraries\button;..\..\..\..\..\..\..\components\libraries\experimental_log;..\..\..\..\..\..\..\components\libraries\experimental_log\src;..\..\..\..\..\..\..\components\libraries\experimental_memobj;..\..\..\..\..\..\..\components\libraries\experimental_section_vars;..\..\..\..\..\..\..\components\libraries\hardfault;..\..\..\..\..\..\..\components\libraries\hardfault\nrf52;..\..\..\..\..\..\..\components\libraries\mutex;..\..\..\..\..\..\..\components\libraries\pwr_mgmt;..\..\..\..\..\..\..\components\libraries\scheduler;..\..\..\..\..\..\..\components\libraries\strerror;..\..\..\..\..\..\..\components\libraries\timer;..\..\..\..\..\..\..\components\libraries\util;..\..\..\..\..\..\..\components\softdevice\common;..\..\..\..\..\..\..\components\softdevice\s212\headers;..\..\..\..\..\..\..\components\softdevice\s212\headers\nrf52;..\..\..\..\..\..\..\components\toolchain;..\..\..\..\..\..\..\components\toolchain\cmsis\include;..\config</IncludePath>
            </VariousControls>
          </Cads>
          <Aads>
            <interw>1</interw>
            <Ropi>0</Ropi>
            <Rwpi>0</Rwpi>
            <thumb>0</thumb>
            <SplitLS>0</SplitLS>
            <SwStkChk>0</SwStkChk>
            <NoWarn>0</NoWarn>
            <uSurpInc>0</uSurpInc>
            <VariousControls>
              <MiscControls> --cpreproc_opts=-DBOARD_PCA10040,-DCONFIG_GPIO_AS_PINRESET,-DFLOAT_ABI_HARD,-DNRF52,-DNRF52832_XXAA,-DNRF52_PAN_74,-DS212,-DSOFTDEVICE_PRESENT,-DSWI_DISABLE0</MiscControls>
              <Define> BOARD_PCA10040 CONFIG_GPIO_AS_PINRESET FLOAT_ABI_HARD NRF52 NRF52832_XXAA NRF52_PAN_74 S212 SOFTDEVICE_PRESENT SWI_DISABLE0</Define>
              <Undefine></Undefine>
              <IncludePath>..\..\..\config;..\..\..\..\..\..\..\components;..\..\..\..\..\..\..\components\ant\ant_channel_config;..\..\..\..\..\..\..\components\boards;..\..\..\..\..\..\..\components\device;..\..\..\..\..\..\..\components\drivers_nrf\common;..\..\..\..\..\..\..\components\drivers_nrf\delay;..\..\..\..\..\..\..\components\drivers_nrf\gpiote;..\..\..\..\..\..\..\components\drivers_nrf\hal;..\..\..\..\..\..\..\components\libraries\atomic;..\..\..\..\..\..\..\components\libraries\balloc;..\..\..\..\..\..\..\components\libraries\bsp;..\..\..\..\..\..\..\components\libraries\button;..\..\..\..\..\..\..\components\libraries\experimental_log;..\..\..\..\..\..\..\components\libraries\experimental_log\src;..\..\..\..\..\..\..\components\libraries\experimental_memobj;..\..\..\..\..\..\..\components\libraries\experimental_section_vars;..\..\..\..\..\..\..\components\libraries\hardfault;..\..\..\..\..\..\..\components\libraries\hardfault\nrf52;..\..\..\..\..\..\..\components\libraries\mutex;..\..\..\..\..\..\..\components\libraries\pwr_mgmt;..\..\..\..\..\..\..\components\libraries\scheduler;..\..\..\..\..\..\..\components\libraries\strerror;..\..\..\..\..\..\..\components\libraries\timer;..\..\..\..\..\..\..\components\libraries\util;..\..\..\..\..\..\..\components\softdevice\common;..\..\..\..\..\..\..\components\softdevice\s212\headers;..\..\..\..\..\..\..\components\softdevice\s212\headers\nrf52;..\..\..\..\..\..\..\components\toolchain;..\..\..\..\..\..\..\components\toolchain\cmsis\include;..\config</IncludePath>
            </VariousControls>
          </Aads>
          <LDads>
            <umfTarg>1</umfTarg>
            <Ropi>0</Ropi>
            <Rwpi>0</Rwpi>
            <noStLib>0</noStLib>
            <RepFail>1</RepFail>
            <useFile>0</useFile>
            <TextAddressRange>0x00000000</TextAddressRange>
            <DataAddressRange>0x00000000</DataAddressRange>
            <ScatterFile></ScatterFile>
            <IncludeLibs></IncludeLibs>
            <IncludeLibsPath></IncludeLibsPath>
            <Misc>--diag_suppress 6330</Misc>
            <LinkerInputFile></LinkerInputFile>
            <DisabledWarnings></DisabledWarnings>
          </LDads>
        </TargetArmAds>
      </TargetOption>
      <Groups>        <Group>
          <GroupName>Application</GroupName>
          <Files>            <File>
              <FileName>ant_message_types_master.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\ant_message_types_master.c</FilePath>            </File>            <File>
              <FileName>main.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\main.c</FilePath>            </File>            <File>
              <FileName>sdk_config.h</FileName>
              <FileType>5</FileType>
              <FilePath>..\config\sdk_config.h</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>Board Definition</GroupName>
          <Files>            <File>
              <FileName>boards.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\boards\boards.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>Board Support</GroupName>
          <Files>            <File>
              <FileName>bsp.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\bsp\bsp.c</FilePath>            </File>            <File>
              <FileName>bsp_nfc.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\bsp\bsp_nfc.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>Device</GroupName>
          <Files>            <File>
              <FileName>arm_startup_nrf52.s</FileName>
              <FileType>2</FileType>
              <FilePath>..\..\..\..\..\..\..\components\toolchain\arm\arm_startup_nrf52.s</FilePath>            </File>            <File>
              <FileName>system_nrf52.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\toolchain\system_nrf52.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_ANT</GroupName>
          <Files>            <File>
              <FileName>ant_channel_config.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\ant\ant_channel_config\ant_channel_config.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_Drivers</GroupName>
          <Files>            <File>
              <FileName>nrf_drv_common.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\drivers_nrf\common\nrf_drv_common.c</FilePath>            </File>            <File>
              <FileName>nrf_drv_gpiote.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\drivers_nrf\gpiote\nrf_drv_gpiote.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_Libraries</GroupName>
          <Files>            <File>
              <FileName>app_button.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\button\app_button.c</FilePath>            </File>            <File>
              <FileName>app_error.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\util\app_error.c</FilePath>            </File>            <File>
              <FileName>app_error_weak.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\util\app_error_weak.c</FilePath>            </File>            <File>
              <FileName>app_scheduler.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\scheduler\app_scheduler.c</FilePath>            </File>            <File>
              <FileName>app_timer.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\timer\app_timer.c</FilePath>            </File>            <File>
              <FileName>app_util_platform.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\util\app_util_platform.c</FilePath>            </File>            <File>
              <FileName>hardfault_handler_keil.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\hardfault\nrf52\handler\hardfault_handler_keil.c</FilePath>            </File>            <File>
              <FileName>hardfault_implementation.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\hardfault\hardfault_implementation.c</FilePath>            </File>            <File>
              <FileName>nrf_assert.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\util\nrf_assert.c</FilePath>            </File>            <File>
              <FileName>nrf_balloc.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\balloc\nrf_balloc.c</FilePath>            </File>            <File>
              <FileName>nrf_memobj.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\experimental_memobj\nrf_memobj.c</FilePath>            </File>            <File>
              <FileName>nrf_pwr_mgmt.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\pwr_mgmt\nrf_pwr_mgmt.c</FilePath>            </File>            <File>
              <FileName>nrf_section_iter.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\experimental_section_vars\nrf_section_iter.c</FilePath>            </File>            <File>
              <FileName>nrf_strerror.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\strerror\nrf_strerror.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_Log</GroupName>
          <Files>            <File>
              <FileName>nrf_log_frontend.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\experimental_log\src\nrf_log_frontend.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_SoftDevice</GroupName>
          <Files>            <File>
              <FileName>nrf_sdh.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh.c</FilePath>            </File>            <File>
              <FileName>nrf_sdh_ant.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh_ant.c</FilePath>            </File>          </Files>
        </Group>      </Groups>
    </Target>  </Targets>

</Project>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               <?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_opt.xsd">

  <SchemaVersion>1.0</SchemaVersion>

  <Header>### uVision Project, (C) Keil Software</Header>
  <Target>
    <TargetName>nrf52832_xxaa</TargetName>
    <ToolsetNumber>0x4</ToolsetNumber>
    <ToolsetName>ARM-ADS</ToolsetName>
    <TargetOption>
      <OPTTT>
        <gFlags>1</gFlags>
        <BeepAtEnd>1</BeepAtEnd>
        <RunSim>0</RunSim>
        <RunTarget>1</RunTarget>
      </OPTTT>
      <OPTHX>
        <HexSelection>1</HexSelection>
        <FlashByte>65535</FlashByte>
        <HexRangeLowAddress>0</HexRangeLowAddress>
        <HexRangeHighAddress>0</HexRangeHighAddress>
        <HexOffset>0</HexOffset>
      </OPTHX>
      <OPTLEX>
        <PageWidth>79</PageWidth>
        <PageLength>66</PageLength>
        <TabStop>8</TabStop>
        <ListingPath>.\_build\</ListingPath>
      </OPTLEX>
      <CpuCode>0</CpuCode>
      <DebugOpt>
        <uSim>0</uSim>
        <uTrg>1</uTrg>
        <sLdApp>1</sLdApp>
        <sGomain>1</sGomain>
        <sRbreak>1</sRbreak>
        <sRwatch>1</sRwatch>
        <sRmem>1</sRmem>
        <sRfunc>1</sRfunc>
        <sRbox>1</sRbox>
        <tLdApp>1</tLdApp>
        <tGomain>1</tGomain>
        <tRbreak>1</tRbreak>
        <tRwatch>1</tRwatch>
        <tRmem>1</tRmem>
        <tRfunc>0</tRfunc>
        <tRbox>1</tRbox>
        <tRtrace>0</tRtrace>
        <sRSysVw>1</sRSysVw>
        <tRSysVw>1</tRSysVw>
        <tPdscDbg>1</tPdscDbg>
        <sRunDeb>0</sRunDeb>
        <sLrtime>0</sLrtime>
        <nTsel>7</nTsel>
        <sDll></sDll>
        <sDllPa></sDllPa>
        <sDlgDll></sDlgDll>
        <sDlgPa></sDlgPa>
        <sIfile></sIfile>
        <tDll></tDll>
        <tDllPa></tDllPa>
        <tDlgDll></tDlgDll>
        <tDlgPa></tDlgPa>
        <tIfile></tIfile>
        <pMon>Segger\JL2CM3.dll</pMon>
      </DebugOpt>
      <TargetDriverDllRegistry>
        <SetRegEntry>
          <Number>0</Number>
          <Key>JL2CM3</Key>
          <Name>-U408001579 -O78 -S0 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(0BB11477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC2000 -FN2 -FF0nrf52xxx.flm -FS00 -FL0200000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx.flm) -FF1nrf52xxx_uicr -FS110001000 -FL11000 -FP1($$Device:nRF52832_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
        </SetRegEntry>
        <SetRegEntry>
          <Number>0</Number>
          <Key>UL2CM3</Key>
          <Name>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0nrf52xxx -FS00 -FL0200000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx))</Name>
        </SetRegEntry>
      </TargetDriverDllRegistry>
      <Breakpoint/>
      <Tracepoint>
        <THDelay>0</THDelay>
      </Tracepoint>
      <DebugFlag>
        <trace>0</trace>
        <periodic>0</periodic>
        <aLwin>0</aLwin>
        <aCover>0</aCover>
        <aSer1>0</aSer1>
        <aSer2>0</aSer2>
        <aPa>0</aPa>
        <viewmode>0</viewmode>
        <vrSel>0</vrSel>
        <aSym>0</aSym>
        <aTbox>0</aTbox>
        <AscS1>0</AscS1>
        <AscS2>0</AscS2>
        <AscS3>0</AscS3>
        <aSer3>0</aSer3>
        <eProf>0</eProf>
        <aLa>0</aLa>
        <aPa1>0</aPa1>
        <AscS4>0</AscS4>
        <aSer4>0</aSer4>
        <StkLoc>0</StkLoc>
        <TrcWin>0</TrcWin>
        <newCpu>0</newCpu>
        <uProt>0</uProt>
      </DebugFlag>
      <LintExecutable></LintExecutable>
      <LintConfigFile></LintConfigFile>
    </TargetOption>
  </Target></ProjectOpt>


                                                                                                                                                                                                                                                                                                                                     INDX( 	 ?'&I            (   h  Ë                             „_    ® î     ‚_    4+Û)Wª”vØF?|]”4+Û)Wª”ôV;9Wª”       ª              )a n t _ m s g _ t y p e s _ m a s t e r _ p c a 1 0 0 4 0 _ s 2 1 2 . u v o p t x     ‰_    ® ñ     ‚_    `RÛ)Wª”ND?|]”`RÛ)Wª”/Õ;9Wª” p      i              *a n t _ m s g _ t y p e s _ m a s t e r _ p c a 1 0 0 4 0 _ s 2 1 2 . u v p r o j x   „_    p Z     ‚_    4+Û)Wª”vØF?|]”4+Û)Wª”ôV;9Wª”       ª              A N T _ M S ~ 1 . U V O      ‰_    p Z     ‚_    `RÛ)Wª”ND?|]”`RÛ)Wª”/Õ;9Wª” p      i              A N T _ M S ~ 1 . U V P                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              H  l   ,  h   I  l   A  h   J  l   >  h   K  l   ;  h   L  l   8  h   M  l   5  h   N  l   2  h   O  l   /  h   P  l   *     z  È   r  Ì   ]     z  ˚   Ü    y     z  È   (  Ì   (  Ò   ^    (    (    h     z  È   ,  Ì   ,  Ò   _    ,    ,    i  -  i     z  È   A  Ì   A  Ò   `    A    A    j  ,  j     z  È   >  Ì   >  Ò   a    >    >    k  ,  k     z  È   ;  Ì   ;  Ò   b    ;    ;    l  ,  l     z  È   8  Ì   8  Ò   c    8    8    m  ,  m     z  È   5  Ì   5  Ò   d    5    5    n  ,  n     z  È   2  Ì   2  Ò   e    2    2    o  ,  o     z  È   /  Ì   /  Ò   f    /    /    p  ,  p     z  È   *  Ì   *  Ò   g    *    *    q    |    *    *  Z   (  Z   ,  Z   A  Z   >  Z   ;  Z   8  Z   5  Z   2  Z   /  î   *     R     S     \     z  ê   ∞  î   ¢     z  ë   Ø  ï   °     z  è   ©  ì   õ     z  é   ®  í   ö  ¨   Ü  ª   Ü  œ   Ü  Ì   Ü    Ü  "  Ü  1  Ü  B  Ü  \  Ü  k  Ü  |  Ü  ñ  Ü  •  Ü  ∂  Ü  –  Ü  ﬂ  Ü  ˇ  Ü    Ü  H  Ü  b  Ü  q  Ü  é  Ü  ©  Ü  ‘  Ü  Ú  Ü    Ü    Ü  4  Ü  O  Ü  m  Ü  |  Ü  ê  Ü  Ø  Ü     Ü  Í  Ü  ˘  Ü    Ü  0  Ü  O  Ü  k  Ü  z  Ü  å  Ü  ©  Ü  ¿  Ü     z  ê   ß  î   ô     z  ã   ¶  è   ò  §   Ü  ≥   Ü      Ü  ÿ   Ü  Ê   Ü  Ù   Ü    Ü    Ü  )  Ü  J  Ü  a  Ü  z  Ü  õ  Ü  ≤  Ü  ¡  Ü  ÿ  Ü  Ê  Ü  ı  Ü    Ü    Ü    Ü  -  Ü  ;  Ü  T  Ü  w  Ü  â  Ü  ö  Ü  ±  Ü     Ü    Ü  4  Ü  f  Ü  ô  Ü  Ã  Ü  ˛  Ü  (  Ü  .  Ü  S  Ü  |  Ü  ù  Ü  K  Ü  m  Ü  ó  Ü  ¿  Ü  È  Ü  +  Ü  `  Ü  Õ  Ü  	  Ü  [	  Ü  ”	  Ü  ˚	  Ü  $
  Ü  i
  Ü  ∑
  Ü    Ü  B  Ü  >  Ü  ¸  Ü  6  Ü  T  Ü  k  Ü  í  Ü  °  Ü  ¿  Ç  ‰  Ç  
  Ü    Ç  $  Ü  G  Ç  p  Ç  í  Ü  ò  Ç  ¨  Ü  Õ  Ç  ÿ  Ü     Ü    Ç    Ü  =  Ü  C  Ü  W  Ü  m  Ü  à  Ü  †  Ü  ∫  Ü  –  Ü  Û  Ü    Ü  M  Ü  g  Ü  }  Ü  Ñ  Ü  †  Ü  ¶  Ü  ª  Ü  ◊  Ü  ›  Ü  Ô  Ü    Ü    Ü  '  Ü  C  Ü  R  Ü     |     z  È   ≤  Ì   §     z  ﬂ   ¨  „   û  K  Ü  U  Ü  kC  Ü     z  È   ≠  Ì   ü     z  Ë   ´  Ï   ù     z  Î   Æ  Ô   †     z  Ó   •  Ú   ó     z  ›   ™  ·   ú     z  È   ±  Ì   £   .ARM.attributes .strtab .shstrtab .rel.debug_pubnames .rel.debug_frame .rel.debug_line .rel.debug_info .reli.SystemInit .reli.SystemCoreClockUpdate .symtab .comment .arm_vfe_header __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000 __ARM_grp.system_nrf52.c.2_EA0000_4lFh8ndNIM7_300000 __ARM_grp.nrf.h.2_4A0000_Zrwij9wbenf_300000 __ARM_grp.compiler_abstraction.h.2_cx0000_RN5qWjwKbe6_300000 __ARM_grp.nrf52_name_change.h.2_Y41000_WnVskuKCMef_300000 __ARM_grp.nrf51_to_nrf52.h.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp.nrf52_bitfields.h.2_0Qt200_xWfGryI3es8_300000 __ARM_grp.nrf52.h.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp.system_nrf52.h.2_8w0000_BzUp8EWlObb_300000 __ARM_grp.core_cm4.h.2_3Iy000_CPlD7i0GWW7_F30000 __ARM_grp.core_cm4_simd.h.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp.core_cmFunc.h.2_0w1000_daLxSEakzEc_O00000 __ARM_grp.core_cmInstr.h.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp.stdbool.h.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp.stdint.h.2_IG1000_OrGKFPD$Igc_300000 .debug_abbrev __ARM_asm.debug_abbrev.1 .debug_macinfo .debug_loc .data i.errata_66 i.errata_57 i.errata_37 i.errata_36 i.errata_32 i.errata_31 i.errata_16 i.errata_108 .revsh_text .rev16_text  Lib$$Request$$armlib __ARM_grp..debug_pubnames$core_cm4.h$.2_3Iy000_CPlD7i0GWW7_F30000 __ARM_grp..debug_macinfo$system_nrf52.h$.2_8w0000_BzUp8EWlObb_300000 __ARM_grp..debug_macinfo$system_nrf52.c$.2_EA0000_4lFh8ndNIM7_300000 __ARM_grp..debug_macinfo$stdint.h$.2_IG1000_OrGKFPD$Igc_300000 __ARM_grp..debug_macinfo$stdbool.h$.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp..debug_macinfo$nrf52_name_change.h$.2_Y41000_WnVskuKCMef_300000 __ARM_grp..debug_macinfo$nrf52_bitfields.h$.2_0Qt200_xWfGryI3es8_300000 __ARM_grp..debug_macinfo$nrf52.h$.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp..debug_macinfo$nrf51_to_nrf52.h$.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp..debug_macinfo$nrf.h$.2_4A0000_Zrwij9wbenf_300000 __ARM_grp..debug_macinfo$core_cmInstr.h$.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp..debug_macinfo$core_cmFunc.h$.2_0w1000_daLxSEakzEc_O00000 __ARM_grp..debug_macinfo$core_cm4_simd.h$.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp..debug_macinfo$core_cm4.h$.2_3Iy000_CPlD7i0GWW7_F30000 __ARM_grp..debug_macinfo$compiler_abstraction.h$.2_cx0000_RN5qWjwKbe6_300000 __ARM_grp..debug_line$system_nrf52.h$.2_8w0000_BzUp8EWlObb_300000 __ARM_grp..debug_line$system_nrf52.c$.2_EA0000_4lFh8ndNIM7_300000 __ARM_grp..debug_line$stdint.h$.2_IG1000_OrGKFPD$Igc_300000 __ARM_grp..debug_line$stdbool.h$.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp..debug_line$nrf52_name_change.h$.2_Y41000_WnVskuKCMef_300000 __ARM_grp..debug_line$nrf52_bitfields.h$.2_0Qt200_xWfGryI3es8_300000 __ARM_grp..debug_line$nrf52.h$.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp..debug_line$nrf51_to_nrf52.h$.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp..debug_line$nrf.h$.2_4A0000_Zrwij9wbenf_300000 __ARM_grp..debug_line$core_cmInstr.h$.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp..debug_line$core_cmFunc.h$.2_0w1000_daLxSEakzEc_O00000 __ARM_grp..debug_line$core_cm4_simd.h$.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp..debug_line$core_cm4.h$.2_3Iy000_CPlD7i0GWW7_F30000 __ARM_grp..debug_line$compiler_abstraction.h$.2_cx0000_RN5qWjwKbe6_300000 __ARM_grp.system_nrf52.h.2_8w0000_BzUp8EWlObb_300000 __ARM_grp.system_nrf52.c.2_EA0000_4lFh8ndNIM7_300000 __ARM_grp.stdint.h.2_IG1000_OrGKFPD$Igc_300000 __ARM_grp.stdbool.h.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp.nrf52_name_change.h.2_Y41000_WnVskuKCMef_300000 __ARM_grp.nrf52_bitfields.h.2_0Qt200_xWfGryI3es8_300000 __ARM_grp.nrf52.h.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp.nrf51_to_nrf52.h.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp.nrf.h.2_4A0000_Zrwij9wbenf_300000 __ARM_grp.core_cmInstr.h.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp.core_cmFunc.h.2_0w1000_daLxSEakzEc_O00000 __ARM_grp.core_cm4_simd.h.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp.core_cm4.h.2_3Iy000_CPlD7i0GWW7_F30000 __ARM_grp.compiler_abstraction.h.2_cx0000_RN5qWjwKbe6_300000 __ARM_grp..debug_info$system_nrf52.h$.2_8w0000_BzUp8EWlObb_300000 __ARM_grp..debug_info$system_nrf52.c$.2_EA0000_4lFh8ndNIM7_300000 __ARM_grp..debug_info$stdint.h$.2_IG1000_OrGKFPD$Igc_300000 __ARM_grp..debug_info$stdbool.h$.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp..debug_info$nrf52_name_change.h$.2_Y41000_WnVskuKCMef_300000 __ARM_grp..debug_info$nrf52_bitfields.h$.2_0Qt200_xWfGryI3es8_300000 __ARM_grp..debug_info$nrf52.h$.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp..debug_info$nrf51_to_nrf52.h$.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp..debug_info$nrf.h$.2_4A0000_Zrwij9wbenf_300000 __ARM_grp..debug_info$core_cmInstr.h$.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp..debug_info$core_cmFunc.h$.2_0w1000_daLxSEakzEc_O00000 __ARM_grp..debug_info$core_cm4_simd.h$.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp..debug_info$core_cm4.h$.2_3Iy000_CPlD7i0GWW7_F30000 __ARM_grp..debug_info$compiler_abstraction.h$.2_cx0000_RN5qWjwKbe6_300000 __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000 SystemCoreClock __asm___14_system_nrf52_c_5d646a67____REVSH __asm___14_system_nrf52_c_5d646a67____REV16 __ARM_asm.debug_abbrev.1 __ARM_grp_.debug_pubnames$80 __ARM_grp_.debug_pubnames$17 __ARM_grp_.debug_pubnames$10 __ARM_grp_.debug_macinfo$4 __ARM_grp_.debug_loc$82 __ARM_grp_.debug_loc$75 __ARM_grp_.debug_loc$68 __ARM_grp_.debug_loc$61 __ARM_grp_.debug_loc$54 __ARM_grp_.debug_loc$47 __ARM_grp_.debug_loc$40 __ARM_grp_.debug_loc$33 __ARM_grp_.debug_loc$26 __ARM_grp_.debug_loc$19 __ARM_grp_.debug_line$78 __ARM_grp_.debug_line$71 __ARM_grp_.debug_line$64 __ARM_grp_.debug_line$57 __ARM_grp_.debug_line$50 __ARM_grp_.debug_line$43 __ARM_grp_.debug_line$36 __ARM_grp_.debug_line$29 __ARM_grp_.debug_line$22 __ARM_grp_.debug_line$15 __ARM_grp_.debug_line$1 __ARM_grp_.debug_info$79 __ARM_grp_.debug_info$72 __ARM_grp_.debug_info$65 __ARM_grp_.debug_info$58 __ARM_grp_.debug_info$51 __ARM_grp_.debug_info$44 __ARM_grp_.debug_info$37 __ARM_grp_.debug_info$30 __ARM_grp_.debug_info$23 __ARM_grp_.debug_info$16 __ARM_grp_.debug_info$9 __ARM_grp_.debug_info$2 __ARM_grp_.debug_frame$83 __ARM_grp_.debug_frame$76 __ARM_grp_.debug_frame$69 __ARM_grp_.debug_frame$62 __ARM_grp_.debug_frame$55 __ARM_grp_.debug_frame$48 __ARM_grp_.debug_frame$41 __ARM_grp_.debug_frame$34 __ARM_grp_.debug_frame$27 __ARM_grp_.debug_frame$20 __tagsym$$used .data i.errata_66 i.errata_57 i.errata_37 i.errata_36 i.errata_32 i.errata_31 i.errata_16 i.errata_108 i.SystemInit BuildAttributes$$THM_ISAv4$E$P$D$K$B$S$7EM$VFPi3$EXTD16$VFPS$VFMA$PE$A:L22UL41UL21$X:L11$S22US41US21$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2 i.SystemCoreClockUpdate BuildAttributes$$THM_ISAv4$E$P$D$K$B$S$7EM$VFPi3$EXTD16$VFPS$VFMA$PE$A:L22UL41UL21$X:L11$S22US41US21$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$PRES8$EABIv2 ..\..\..\..\..\..\components\toolchain\system_nrf52.c .revsh_text $v0 .rev16_text ..\\..\\..\\..\\..\\..\\components\\toolchain\\system_nrf52.c $d.realdata $d $t Ak   aeabi 8   Cortex-M4.fp Cortex-M4 M	
"$   	
 C2.06         ARM    
                                               }            4                     q            8                     }             <                     l             L                    d            h  T                  X            º  0                  L            Ï  T                  @            @  0                  4            p  T                  (            ƒ  0                              Ù  0                              $  0                  
            T                    \              X  4                 L              å  t                  \                 4                 L              4  t                  ;              ®  t                  ;                t                  ;              ê  t                  ;              	  t                  ;              x	  t                  ;              Ï	  t                  ;              `
  t                  ;              ‘
  t                  ;              H  t                  ;              º  t                  ;              0  t                  ;              §  |                  \                 Ù                  \                                 \                $                 \              @  8                 \              x  4                 \              ¨  4                 \              ‡  4                 \                4                 \              H  4                 \              |  4                 \              ∞  4                 \              ‰  ,                 L                \                  L              l  p                  L              ‹  †                  L              |  à                  L                à                  L              å  à                  L                †                  L              ¥  à                  L              <  †                  L              ‹  à                  L              d   ‘                 ˇ             8"                    ˇ             L"  (                  ˇ             t"  (                  ˇ             ú"  (                  ˇ             ƒ"  (                  ˇ             Ï"  (                  ˇ             #  (                  ˇ             <#  (                  ˇ             d#  (                  ˇ             å#                                  ¨#  P                 '              ¸(  &                  '              ")  ,                  '              N)  !                  ◊             p)     Ç   v         …            x)                     ö             ò)     Ç   î                     ®)  ò                 L             @2  `                  \             †2                   j             ∏5     Ç   ì                     »5  d                  L             ,6  `                  \             å6  ú                  5             (7     Ç   ç                     87  ,                 L             d9  `                  \             ƒ9  ú                               `:     Ç   å                     p:  `                  L             –:  `                  \             0;  Ã                 À             ¸?     Ç   ã                     @  ÿ                 L             ‰E  `                  \             DF  ú                  ö             ‡F     Ç   ä                     ÙF  »T                 L             ºõ  –                  \             åú  x                 '             Æ  #                  e             (Æ     Ç   ñ                     8Æ                    L             TÆ  ú                  \             Æ  Ù                  7             ‰Ø     Ç   ê                     ÙØ  ¸                 L             √  ƒ                  \             ¥ƒ   ]                 ˇ             ‘!    Ç   ë                     ‰! ÿÍ                L             º \                  \              Ù                  »                 Ç   è                      ¿â                 L             ‹ó \                  \             8ò Ù                  é             ,ô    Ç   í                     <ô Ù                 L             0û \                  \             åû ¯                  Q             Ñü    Ç   â                     îü x                  L             † `                  \             l† ¯                  %             d°    Ç   é                     t° à                  L             ¸° ¥                  \             ∞¢ Ë                                ò£    Ç   ï                     ®£ 8                  L             ‡£                  \             § Ù                  ∂              ‰•    Ç   z         …            Ï• §                 ¶              ê´                   ù              î´ ¯                 ï              å√ Ä  æ   v         y   	           œ    Ç            h   	           œ H   Ç            X   	           \œ 0   Ç            H   	           åœ    Ç            X   	           îœ 0   Ç            H   	           ƒœ    Ç            7   	           Ãœ    Ç            7   	           ‹œ    Ç            7   	           Ïœ    Ç            7   	           ¸œ    Ç            7   	           –    Ç            7   	           –    Ç            7   	           ,–    Ç            7   	           <–    Ç            7   	           L–    Ç            7   	           \–    Ç            7   	           l–    Ç            7   	           |–    Ç            X   	           å–    Ç            X   	           §–    Ç            X   	           º– 8   Ç             X   	           Ù– @   Ç   !         X   	           4— @   Ç   "         X   	           t— @   Ç   #         X   	           ¥— @   Ç   $         X   	           Ù— @   Ç   %         X   	           4“ @   Ç   &         X   	           t“ @   Ç   '         X   	           ¥“ @   Ç   (         X   	           Ù“ P   Ç   )         H   	           D”    Ç   +         H   	           L”    Ç   ,         H   	           T”    Ç   -         H   	           \”    Ç   .         H   	           d”    Ç   /         H   	           l”    Ç   0         H   	           t”    Ç   1         H   	           |”    Ç   2         H   	           Ñ”    Ç   3         H   	           å”    Ç   4         #   	           î”    Ç   @         #   	           ú”    Ç   A         #   	           §”    Ç   B         X   	           ¨”    Ç   H         X   	           ƒ”    Ç   L         X   	           ‹”    Ç   P         X   	           Ù” x  Ç   T         X   	           l’    Ç   X         X   	           Ñ’ X  Ç   \         #   	           ‹ÿ    Ç   ]         X   	           ‰ÿ    Ç   a         X   	           ¸ÿ 0   Ç   e         X   	           ,Ÿ    Ç   i         X   	           DŸ    Ç   m         X   	           \Ÿ    Ç   q         X   	           tŸ    Ç   u         X   	           åŸ    Ç   y         X   	           §Ÿ    Ç   }                       ºŸ â                               Eﬁ Î                      p        0Ù Ö                  