// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// VCS coverage exclude_file
module mem_67108864x256(	// src/main/scala/util/DescribedSRAM.scala:17:26
  input  [25:0]  R0_addr,
  input          R0_en,
                 R0_clk,
  output [255:0] R0_data,
  input  [25:0]  W0_addr,
  input          W0_en,
                 W0_clk,
  input  [255:0] W0_data,
  input  [31:0]  W0_mask
);

  reg [255:0] Memory[0:67108863];	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg         _R0_en_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg [25:0]  _R0_addr_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  always @(posedge R0_clk) begin	// src/main/scala/util/DescribedSRAM.scala:17:26
    _R0_en_d0 <= R0_en;	// src/main/scala/util/DescribedSRAM.scala:17:26
    _R0_addr_d0 <= R0_addr;	// src/main/scala/util/DescribedSRAM.scala:17:26
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[0])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h0 +: 8] <= W0_data[7:0];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[1])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h8 +: 8] <= W0_data[15:8];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[2])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h10 +: 8] <= W0_data[23:16];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[3])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h18 +: 8] <= W0_data[31:24];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[4])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h20 +: 8] <= W0_data[39:32];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[5])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h28 +: 8] <= W0_data[47:40];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[6])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h30 +: 8] <= W0_data[55:48];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[7])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h38 +: 8] <= W0_data[63:56];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[8])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h40 +: 8] <= W0_data[71:64];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[9])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h48 +: 8] <= W0_data[79:72];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[10])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h50 +: 8] <= W0_data[87:80];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[11])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h58 +: 8] <= W0_data[95:88];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[12])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h60 +: 8] <= W0_data[103:96];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[13])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h68 +: 8] <= W0_data[111:104];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[14])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h70 +: 8] <= W0_data[119:112];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[15])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h78 +: 8] <= W0_data[127:120];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[16])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h80 +: 8] <= W0_data[135:128];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[17])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h88 +: 8] <= W0_data[143:136];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[18])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h90 +: 8] <= W0_data[151:144];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[19])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h98 +: 8] <= W0_data[159:152];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[20])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'hA0 +: 8] <= W0_data[167:160];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[21])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'hA8 +: 8] <= W0_data[175:168];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[22])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'hB0 +: 8] <= W0_data[183:176];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[23])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'hB8 +: 8] <= W0_data[191:184];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[24])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'hC0 +: 8] <= W0_data[199:192];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[25])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'hC8 +: 8] <= W0_data[207:200];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[26])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'hD0 +: 8] <= W0_data[215:208];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[27])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'hD8 +: 8] <= W0_data[223:216];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[28])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'hE0 +: 8] <= W0_data[231:224];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[29])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'hE8 +: 8] <= W0_data[239:232];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[30])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'hF0 +: 8] <= W0_data[247:240];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[31])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'hF8 +: 8] <= W0_data[255:248];	// src/main/scala/util/DescribedSRAM.scala:17:26
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/util/DescribedSRAM.scala:17:26
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/util/DescribedSRAM.scala:17:26
      reg [31:0] _RANDOM;	// src/main/scala/util/DescribedSRAM.scala:17:26
    `endif // RANDOMIZE_REG_INIT
    reg [255:0] _RANDOM_MEM;	// src/main/scala/util/DescribedSRAM.scala:17:26
    initial begin	// src/main/scala/util/DescribedSRAM.scala:17:26
      `INIT_RANDOM_PROLOG_	// src/main/scala/util/DescribedSRAM.scala:17:26
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/util/DescribedSRAM.scala:17:26
        for (logic [26:0] i = 27'h0; i < 27'h4000000; i += 27'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/util/DescribedSRAM.scala:17:26
          end
          Memory[i[25:0]] = _RANDOM_MEM;	// src/main/scala/util/DescribedSRAM.scala:17:26
        end
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/util/DescribedSRAM.scala:17:26
        _RANDOM = {`RANDOM};	// src/main/scala/util/DescribedSRAM.scala:17:26
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/util/DescribedSRAM.scala:17:26
        _R0_addr_d0 = _RANDOM[26:1];	// src/main/scala/util/DescribedSRAM.scala:17:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 256'bx;	// src/main/scala/util/DescribedSRAM.scala:17:26
endmodule

