

+incdir+$(CURRENT_PATH)/../rtl
+incdir+$(CURRENT_PATH)/../sim
+incdir+$(CURRENT_PATH)/../rtl/fft_acc

$(CURRENT_PATH)/../rtl/aes/riscv_crypto_aes_fwd_sbox.sv
$(CURRENT_PATH)/../rtl/aes/riscv_crypto_aes_sbox.sv
$(CURRENT_PATH)/../rtl/aes/riscv_crypto_sbox_aes_out.sv
$(CURRENT_PATH)/../rtl/aes/riscv_crypto_sbox_aes_top.sv
$(CURRENT_PATH)/../rtl/aes/riscv_crypto_sbox_inv_mid.sv

$(CURRENT_PATH)/../rtl/aes_unit.sv 
$(CURRENT_PATH)/../rtl/amo.sv 
$(CURRENT_PATH)/../rtl/CSRBank.sv 
$(CURRENT_PATH)/../rtl/decode.sv 
$(CURRENT_PATH)/../rtl/decompresser.sv 
$(CURRENT_PATH)/../rtl/div.sv 
$(CURRENT_PATH)/../rtl/execute.sv 
$(CURRENT_PATH)/../rtl/fetch.sv 
$(CURRENT_PATH)/../rtl/lrsc.sv 
$(CURRENT_PATH)/../rtl/mmu.sv 
$(CURRENT_PATH)/../rtl/mul.sv 
$(CURRENT_PATH)/../rtl/mulNbits.sv 
$(CURRENT_PATH)/../rtl/plic.sv 
$(CURRENT_PATH)/../rtl/regbank.sv 
$(CURRENT_PATH)/../rtl/retire.sv 
$(CURRENT_PATH)/../rtl/RS5_pkg.sv 
$(CURRENT_PATH)/../rtl/RS5.sv 
$(CURRENT_PATH)/../rtl/rtc.sv 
$(CURRENT_PATH)/../rtl/vectorALU.sv 
$(CURRENT_PATH)/../rtl/vectorCSRs.sv 
$(CURRENT_PATH)/../rtl/vectorLSU.sv 
$(CURRENT_PATH)/../rtl/vectorRegbank.sv 
$(CURRENT_PATH)/../rtl/vectorUnit.sv

$(CURRENT_PATH)/../rtl/fft_acc/ROM_2.v
$(CURRENT_PATH)/../rtl/fft_acc/ROM_4.v
$(CURRENT_PATH)/../rtl/fft_acc/ROM_8.v
$(CURRENT_PATH)/../rtl/fft_acc/ROM_16.v
$(CURRENT_PATH)/../rtl/fft_acc/shift_1.v
$(CURRENT_PATH)/../rtl/fft_acc/shift_2.v
$(CURRENT_PATH)/../rtl/fft_acc/shift_4.v
$(CURRENT_PATH)/../rtl/fft_acc/shift_8.v
$(CURRENT_PATH)/../rtl/fft_acc/shift_16.v
$(CURRENT_PATH)/../rtl/fft_acc/radix2.v
$(CURRENT_PATH)/../rtl/fft_acc/FFT.v


$(CURRENT_PATH)/../sim/RAM_mem.sv
$(CURRENT_PATH)/../sim/RAM_mem_16b.sv
$(CURRENT_PATH)/../sim/testbench_new.sv