
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.116466                       # Number of seconds simulated
sim_ticks                                1116466121000                       # Number of ticks simulated
final_tick                               1616799092500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 125450                       # Simulator instruction rate (inst/s)
host_op_rate                                   125450                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46687075                       # Simulator tick rate (ticks/s)
host_mem_usage                                2331252                       # Number of bytes of host memory used
host_seconds                                 23913.82                       # Real time elapsed on the host
sim_insts                                  3000000007                       # Number of instructions simulated
sim_ops                                    3000000007                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       136256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             137280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        99200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           99200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1550                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1550                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst          917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       122042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                122959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst          917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           88852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                88852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           88852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst          917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       122042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               211811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2145                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                       1550                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                      2145                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                     1550                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                     137280                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   99200                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd               137280                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                99200                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                 114                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                 141                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  67                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                 128                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                 282                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                 217                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                 126                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                 149                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                 145                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                 107                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                210                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                 80                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                103                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                100                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                 93                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 64                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                 102                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                 117                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  54                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                 116                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                  96                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                 176                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                 107                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                 143                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                 140                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  98                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 41                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                 61                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                 78                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                 88                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                 75                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 58                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  1112920251000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                  2145                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                 1550                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                    2055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.303591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.283204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.898119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64            1510     82.15%     82.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128            111      6.04%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             38      2.07%     90.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             22      1.20%     91.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             20      1.09%     92.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             20      1.09%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             15      0.82%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512             13      0.71%     95.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576             12      0.65%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640             12      0.65%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              7      0.38%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768             12      0.65%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              6      0.33%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896             10      0.54%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              4      0.22%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             3      0.16%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             4      0.22%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152             1      0.05%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             4      0.22%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             3      0.16%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408             1      0.05%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472             3      0.16%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             2      0.11%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600             1      0.05%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664             1      0.05%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920             1      0.05%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984             1      0.05%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688             1      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1838                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     32492500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                83300000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                   10630000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                  40177500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     15283.40                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  18898.17                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                39181.56                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.12                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.09                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.12                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.09                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.48                       # Average write queue length over time
system.mem_ctrls.readRowHits                     1679                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     150                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 9.68                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  301196279.03                       # Average gap between requests
system.membus.throughput                       211811                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 555                       # Transaction distribution
system.membus.trans_dist::ReadResp                555                       # Transaction distribution
system.membus.trans_dist::Writeback              1550                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1590                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1590                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5840                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port       236480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              236480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 236480                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             8047500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10161500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       905474447                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    888220637                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     90162471                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    553592583                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       553211944                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.931242                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        15366809                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          300                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            982783599                       # DTB read hits
system.switch_cpus.dtb.read_misses            8333317                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        991116916                       # DTB read accesses
system.switch_cpus.dtb.write_hits           129611842                       # DTB write hits
system.switch_cpus.dtb.write_misses            805627                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       130417469                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1112395441                       # DTB hits
system.switch_cpus.dtb.data_misses            9138944                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1121534385                       # DTB accesses
system.switch_cpus.itb.fetch_hits           855778310                       # ITB hits
system.switch_cpus.itb.fetch_misses              1454                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       855779764                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               2232932242                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    903677199                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             5327095015                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           905474447                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    568578753                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             985040288                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       425678805                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        7282234                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         9753                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         855778310                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      37387416                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2229996896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.388835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.126436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1244956608     55.83%     55.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        100867207      4.52%     60.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         82724546      3.71%     64.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         13384282      0.60%     64.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         96957378      4.35%     69.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        246513761     11.05%     80.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         75147819      3.37%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          6221721      0.28%     83.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        363223574     16.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2229996896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.405509                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.385695                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        952184498                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       5881546                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         936222809                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1721044                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      333986998                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      1659614                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           374                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     5076025348                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           415                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      333986998                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        999879902                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          970988                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        79176                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         890155268                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       4924563                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4825029174                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1451                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           9772                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       4473557                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   3833699729                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6952785040                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   6952699896                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        85144                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1583643231                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       2250056479                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3282                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2956                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          15213336                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1168018617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    157647656                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     28389801                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       412554                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         4323315592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3593599907                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     13201534                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   2262455105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1306907483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2352                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2229996896                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.611482                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.713284                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    933610625     41.87%     41.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    241347534     10.82%     52.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    367554580     16.48%     69.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    342523949     15.36%     84.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    190239788      8.53%     93.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    111254725      4.99%     98.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     33170626      1.49%     99.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      9045719      0.41%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1249350      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2229996896                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          382340      6.50%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              4      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5478186     93.20%     99.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17492      0.30%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2401756706     66.83%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         8195      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        18881      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        13596      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult         7211      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1055999455     29.39%     96.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    135795863      3.78%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3593599907                       # Type of FU issued
system.switch_cpus.iq.rate                   1.609364                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             5878022                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001636                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   9436179125                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   6585696376                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3290441783                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        97141                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        87143                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45106                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3599429359                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           48570                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       795137                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    619579453                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2651                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9252                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     82904849                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       142993                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      333986998                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          411011                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          2228                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   4324359689                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2180245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1168018617                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    157647656                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2692                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2601                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         9252                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     76085253                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     44173877                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts    120259130                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3455408077                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     991116960                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    138191830                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               1039737                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1121534440                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        467691962                       # Number of branches executed
system.switch_cpus.iew.exec_stores          130417480                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.547476                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3352760204                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3290486889                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2483203642                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2906433137                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.473617                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.854382                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   2273145684                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     90162114                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1896009898                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.055172                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.917302                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1147780093     60.54%     60.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    348496477     18.38%     78.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    146585517      7.73%     86.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     30493526      1.61%     88.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     91904557      4.85%     93.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     30812285      1.63%     94.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     20212761      1.07%     95.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     13285884      0.70%     96.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     66438798      3.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1896009898                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000615880                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000615880                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              623181967                       # Number of memory references committed
system.switch_cpus.commit.loads             548439160                       # Number of loads committed
system.switch_cpus.commit.membars                1004                       # Number of memory barriers committed
system.switch_cpus.commit.branches          341822021                       # Number of branches committed
system.switch_cpus.commit.fp_insts              42528                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1999856070                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       208059                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      66438798                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           6084815516                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8886230865                       # The number of ROB writes
system.switch_cpus.timesIdled                    1196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2935346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000006                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.116466                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.116466                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.895683                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.895683                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4995163068                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2746582319                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             42144                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            41591                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            2259                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2008                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               280                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               280                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008545                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008545                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 2078681910                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  153838729                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         7733026.890871                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         562887.200026                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          8295914.090898                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 339                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 339                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 6131805.044248                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 453801.560472                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.931092                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.068908                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1627.015388                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        94920                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        94920                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     11013432                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     11013432                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                      1783                       # number of replacements
system.l2.tags.tagsinuse                 32451.417916                       # Cycle average of tags in use
system.l2.tags.total_refs                    63749225                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34221                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1862.868560                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6980.161285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    11.625132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   163.372116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         51.481089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      25244.778294                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.213018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.004986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.770409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990339                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data     31532572                       # number of ReadReq hits
system.l2.ReadReq_hits::total                31532572                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         20147504                       # number of Writeback hits
system.l2.Writeback_hits::total              20147504                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       319867                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                319867                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      31852439                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31852439                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     31852439                       # number of overall hits
system.l2.overall_hits::total                31852439                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          539                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   555                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1590                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1590                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2129                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2145                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2129                       # number of overall misses
system.l2.overall_misses::total                  2145                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1183000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     38930000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        40113000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    114807500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     114807500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1183000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    153737500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        154920500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1183000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    153737500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       154920500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     31533111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            31533127                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     20147504                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          20147504                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       321457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            321457                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     31854568                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31854584                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     31854568                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31854584                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000017                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000018                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.004946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004946                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000067                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000067                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000067                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000067                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 73937.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 72226.345083                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 72275.675676                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 72205.974843                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72205.974843                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 73937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 72211.131987                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72224.009324                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 73937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 72211.131987                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72224.009324                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1550                       # number of writebacks
system.l2.writebacks::total                      1550                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          539                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              555                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1590                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2145                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2145                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       999000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     32746000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     33745000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     96562500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     96562500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       999000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    129308500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    130307500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       999000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    129308500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    130307500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000017                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000018                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.004946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004946                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000067                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000067                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 62437.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 60753.246753                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 60801.801802                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 60731.132075                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60731.132075                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 62437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 60736.730860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60749.417249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 62437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 60736.730860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60749.417249                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2980953537                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           31533127                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          31533127                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         20147504                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           321457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          321457                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           32                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     83856640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              83856672                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3328132608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         3328133632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            3328133632                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        46148548000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             28000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       47782340000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3233598181                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 22310140.424059                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  22310140.424059                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 7                       # number of replacements
system.cpu.icache.tags.tagsinuse           832.507000                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1856254020                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2207198.596908                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    13.155552                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   819.351449                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.012847                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.800148                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.812995                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    855778287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       855778287                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    855778287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        855778287                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    855778287                       # number of overall hits
system.cpu.icache.overall_hits::total       855778287                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           23                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            23                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           23                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             23                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           23                       # number of overall misses
system.cpu.icache.overall_misses::total            23                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1589750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1589750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1589750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1589750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1589750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1589750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    855778310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    855778310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    855778310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    855778310                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    855778310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    855778310                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 69119.565217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69119.565217                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 69119.565217                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69119.565217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 69119.565217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69119.565217                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      1199000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1199000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      1199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      1199000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1199000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74937.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74937.500000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 74937.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74937.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 74937.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74937.500000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           64                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.062500                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1894388940                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          338444724                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 19526297.057611                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 3687317.990493                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  23213615.048104                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          665                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          665                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 2848705.172932                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 508939.434586                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.848424                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.151576                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      61.682780                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         1330                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         1330                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1        12380                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        28850                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        41230                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       638400                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       638400                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    18.616541                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          31831432                       # number of replacements
system.cpu.dcache.tags.tagsinuse           965.246126                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1017779874                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          31832392                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.973088                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   964.947634                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.298491                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.942332                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000291                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.942623                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    929020180                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       929020180                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     74402082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74402082                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          778                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          778                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1004                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1003422262                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1003422262                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1003422262                       # number of overall hits
system.cpu.dcache.overall_hits::total      1003422262                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     52826962                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      52826962                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       339720                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       339720                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          285                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          285                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     53166682                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       53166682                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     53166682                       # number of overall misses
system.cpu.dcache.overall_misses::total      53166682                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 262928730250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 262928730250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2506054229                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2506054229                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1425000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1425000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 265434784479                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 265434784479                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 265434784479                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 265434784479                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    981847142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    981847142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     74741802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     74741802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1056588944                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1056588944                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1056588944                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1056588944                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.053804                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053804                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.004545                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004545                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.268109                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.268109                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.050319                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050319                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.050319                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050319                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4977.169239                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4977.169239                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  7376.822763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  7376.822763                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         5000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         5000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  4992.502343                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4992.502343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  4992.502343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4992.502343                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       363233                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        22926                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            198282                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              29                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     1.831901                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   790.551724                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     20147504                       # number of writebacks
system.cpu.dcache.writebacks::total          20147504                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     21294129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     21294129                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        18270                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18270                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     21312399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     21312399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     21312399                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     21312399                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     31532833                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     31532833                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       321450                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       321450                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          285                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          285                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     31854283                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     31854283                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     31854283                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     31854283                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 100997283000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 100997283000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1113688481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1113688481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       855000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       855000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 102110971481                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 102110971481                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 102110971481                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 102110971481                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.032116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004301                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004301                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.268109                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.268109                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.030148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030148                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.030148                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030148                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3202.924488                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3202.924488                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  3464.577636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  3464.577636                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  3205.564899                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  3205.564899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  3205.564899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  3205.564899                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
