INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/REV/VivadoProjects/DWT_4F_32bit_256x256/DWT.sim/sim_1/synth/func/xsim/dwt_4F_32bit_256x256_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_32x256
INFO: [VRFC 10-311] analyzing module blk_mem_gen_dual_256x16
INFO: [VRFC 10-311] analyzing module cordic_0
INFO: [VRFC 10-311] analyzing module dtw_value_comp
INFO: [VRFC 10-311] analyzing module dwt_4F_32bit_256x256
INFO: [VRFC 10-311] analyzing module dwt_matrix_memory
INFO: [VRFC 10-311] analyzing module euclidean_distance_4F_32bit
INFO: [VRFC 10-311] analyzing module memory_address_generator
INFO: [VRFC 10-311] analyzing module memory_controller
INFO: [VRFC 10-311] analyzing module minimum_of_3_vector
INFO: [VRFC 10-311] analyzing module temp_test_memory
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_32x256_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_32x256_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_32x256_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_32x256_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_32x256_blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_32x256_blk_mem_gen_v8_4_3_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_dual_256x16_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_dual_256x16_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_dual_256x16_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_dual_256x16_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_dual_256x16_blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_dual_256x16_blk_mem_gen_v8_4_3_synth
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_v6_0_15
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0_xbip_dsp48_macro_v3_0_17
INFO: [VRFC 10-311] analyzing module cordic_0_addsub
INFO: [VRFC 10-311] analyzing module cordic_0_addsub__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_0_addsub__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_0_addsub__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_0_addsub__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_0_addsub__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_0_addsub__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_0_addsub__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_0_addsub__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_0_addsub__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_0_addsub__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_0_addsub__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_fabric_legacy
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_fabric_legacy__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_fabric_legacy__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_fabric_legacy__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_fabric_legacy__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_fabric_legacy__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_fabric_legacy__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_fabric_legacy__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_fabric_legacy__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_fabric_legacy__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_fabric_legacy__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_legacy
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_legacy__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_legacy__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_legacy__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_legacy__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_legacy__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_legacy__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_legacy__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_legacy__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_legacy__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_legacy__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_lut6_legacy
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_lut6_legacy__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_lut6_legacy__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_lut6_legacy__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_lut6_legacy__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_lut6_legacy__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_lut6_legacy__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_lut6_legacy__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_lut6_legacy__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_lut6_legacy__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_lut6_legacy__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_viv
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_viv__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_viv__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_viv__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_viv__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_viv__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_viv__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_viv__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_viv__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_viv__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_0_c_addsub_v12_0_13_viv__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_sqrt
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_sqrt_mod
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_sqrt_mod__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_sqrt_mod__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_sqrt_mod__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_sqrt_mod__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_sqrt_mod__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_sqrt_mod__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_sqrt_mod__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_sqrt_mod__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_sqrt_mod__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_sqrt_mod__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_v6_0_15_synth
INFO: [VRFC 10-311] analyzing module cordic_0_cordic_v6_0_15_viv
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0_xbip_dsp48_macro_synth
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0_xbip_dsp48_macro_v3_0_17_viv
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0_xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0_xbip_pipe_v3_0_6_viv__parameterized1
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0_xbip_pipe_v3_0_6_viv__parameterized3
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0_xbip_pipe_v3_0_6_viv__parameterized3_1
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0_xbip_pipe_v3_0_6_viv__parameterized5
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0_xbip_pipe_v3_0_6_viv__parameterized5_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/REV/VivadoProjects/DWT_4F_32bit_256x256/DWT.srcs/sim_1/new/dwt_4F_32bit_256x256_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwt_4F_32bit_256x256_tb
