// Seed: 2063278757
module module_0 (
    input logic id_0,
    output uwire id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6
);
  logic id_7;
  assign id_1[1] = 1'd0;
  assign id_1[1'b0] = id_5;
endmodule
