

================================================================
== Vitis HLS Report for 'read_A'
================================================================
* Date:           Fri Jun  9 10:19:59 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        kernel_acc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|        ?|  20.000 ns|         ?|    2|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- matrixA_rd  |        3|        ?|         3|          -|          -|  1 ~ ?|        no|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      85|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     137|    -|
|Register         |        -|     -|     199|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     199|     222|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_206_p2     |         +|   0|  0|  38|          31|           1|
    |icmp_ln25_1_fu_201_p2  |      icmp|   0|  0|  19|          31|          31|
    |icmp_ln25_fu_138_p2    |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_block_state10       |        or|   0|  0|   2|           1|           1|
    |ap_block_state11       |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io     |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  85|          98|          37|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  65|         12|    1|         12|
    |ap_done                 |   9|          2|    1|          2|
    |fifoMatrixA13_blk_n     |   9|          2|    1|          2|
    |fifoMatrixAIdx12_blk_n  |   9|          2|    1|          2|
    |gmem1_blk_n_AR          |   9|          2|    1|          2|
    |gmem1_blk_n_R           |   9|          2|    1|          2|
    |gmem2_blk_n_AR          |   9|          2|    1|          2|
    |gmem2_blk_n_R           |   9|          2|    1|          2|
    |i_fu_70                 |   9|          2|   31|         62|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 137|         28|   39|         88|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  11|   0|   11|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |dataSize_reg_222         |  31|   0|   32|          1|
    |gmem1_addr_read_reg_259  |  32|   0|   32|          0|
    |gmem2_addr_read_reg_264  |  32|   0|   32|          0|
    |i_fu_70                  |  31|   0|   31|          0|
    |icmp_ln25_reg_228        |   1|   0|    1|          0|
    |trunc_ln23_reg_217       |  30|   0|   30|          0|
    |trunc_ln25_2_reg_251     |  30|   0|   31|          1|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 199|   0|  201|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|            read_A|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|            read_A|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|            read_A|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|            read_A|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|            read_A|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|            read_A|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|            read_A|  return value|
|lenEdgePtr               |   in|   32|     ap_none|        lenEdgePtr|        scalar|
|m_axi_gmem1_AWVALID      |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWREADY      |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWADDR       |  out|   64|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWID         |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWLEN        |  out|   32|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWSIZE       |  out|    3|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWBURST      |  out|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWLOCK       |  out|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWCACHE      |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWPROT       |  out|    3|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWQOS        |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWREGION     |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWUSER       |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WVALID       |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WREADY       |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WDATA        |  out|   32|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WSTRB        |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WLAST        |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WID          |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WUSER        |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARVALID      |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARREADY      |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARADDR       |  out|   64|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARID         |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARLEN        |  out|   32|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARSIZE       |  out|    3|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARBURST      |  out|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARLOCK       |  out|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARCACHE      |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARPROT       |  out|    3|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARQOS        |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARREGION     |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARUSER       |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RVALID       |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RREADY       |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RDATA        |   in|   32|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RLAST        |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RID          |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RUSER        |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RRESP        |   in|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BVALID       |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BREADY       |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BRESP        |   in|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BID          |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BUSER        |   in|    1|       m_axi|             gmem1|       pointer|
|matrixA_hls_idx          |   in|   64|     ap_none|   matrixA_hls_idx|        scalar|
|m_axi_gmem2_AWVALID      |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWREADY      |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWADDR       |  out|   64|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWID         |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWLEN        |  out|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWSIZE       |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWBURST      |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWLOCK       |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWCACHE      |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWPROT       |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWQOS        |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWREGION     |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWUSER       |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_WVALID       |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_WREADY       |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_WDATA        |  out|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_WSTRB        |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_WLAST        |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_WID          |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_WUSER        |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARVALID      |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARREADY      |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARADDR       |  out|   64|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARID         |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARLEN        |  out|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARSIZE       |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARBURST      |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARLOCK       |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARCACHE      |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARPROT       |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARQOS        |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARREGION     |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARUSER       |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_RVALID       |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_RREADY       |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_RDATA        |   in|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_RLAST        |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_RID          |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_RUSER        |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_RRESP        |   in|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_BVALID       |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_BREADY       |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_BRESP        |   in|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_BID          |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_BUSER        |   in|    1|       m_axi|             gmem2|       pointer|
|matrixA_i                |   in|   64|     ap_none|         matrixA_i|        scalar|
|fifoMatrixAIdx12_din     |  out|   32|     ap_fifo|  fifoMatrixAIdx12|       pointer|
|fifoMatrixAIdx12_full_n  |   in|    1|     ap_fifo|  fifoMatrixAIdx12|       pointer|
|fifoMatrixAIdx12_write   |  out|    1|     ap_fifo|  fifoMatrixAIdx12|       pointer|
|fifoMatrixA13_din        |  out|   32|     ap_fifo|     fifoMatrixA13|       pointer|
|fifoMatrixA13_full_n     |   in|    1|     ap_fifo|     fifoMatrixA13|       pointer|
|fifoMatrixA13_write      |  out|    1|     ap_fifo|     fifoMatrixA13|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lenEdgePtr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lenEdgePtr" [kernel.cpp:23]   --->   Operation 12 'read' 'lenEdgePtr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %lenEdgePtr_read" [kernel.cpp:23]   --->   Operation 13 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dataSize = shl i32 %lenEdgePtr_read, i32 1" [kernel.cpp:23]   --->   Operation 14 'shl' 'dataSize' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.99ns)   --->   "%icmp_ln25 = icmp_sgt  i32 %dataSize, i32 0" [kernel.cpp:25]   --->   Operation 15 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoMatrixA13, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoMatrixAIdx12, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_24, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_23, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%matrixA_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %matrixA_i" [kernel.cpp:23]   --->   Operation 20 'read' 'matrixA_i_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%matrixA_hls_idx_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %matrixA_hls_idx" [kernel.cpp:23]   --->   Operation 21 'read' 'matrixA_hls_idx_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %._crit_edge, void %.lr.ph" [kernel.cpp:25]   --->   Operation 22 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 23 'alloca' 'i' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %matrixA_hls_idx_read, i32 2, i32 63" [kernel.cpp:25]   --->   Operation 24 'partselect' 'trunc_ln' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln" [kernel.cpp:25]   --->   Operation 25 'sext' 'sext_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln25" [kernel.cpp:25]   --->   Operation 26 'getelementptr' 'gmem1_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 27 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %dataSize" [kernel.cpp:25]   --->   Operation 27 'readreq' 'empty' <Predicate = (icmp_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %matrixA_i_read, i32 2, i32 63" [kernel.cpp:25]   --->   Operation 28 'partselect' 'trunc_ln25_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i62 %trunc_ln25_1" [kernel.cpp:25]   --->   Operation 29 'sext' 'sext_ln25_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln25_1" [kernel.cpp:25]   --->   Operation 30 'getelementptr' 'gmem2_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 31 [7/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i32 %dataSize" [kernel.cpp:25]   --->   Operation 31 'readreq' 'empty_65' <Predicate = (icmp_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln25 = store i31 0, i31 %i" [kernel.cpp:25]   --->   Operation 32 'store' 'store_ln25' <Predicate = (icmp_ln25)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 33 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %dataSize" [kernel.cpp:25]   --->   Operation 33 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 34 [6/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i32 %dataSize" [kernel.cpp:25]   --->   Operation 34 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 35 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %dataSize" [kernel.cpp:25]   --->   Operation 35 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 36 [5/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i32 %dataSize" [kernel.cpp:25]   --->   Operation 36 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 37 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %dataSize" [kernel.cpp:25]   --->   Operation 37 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 38 [4/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i32 %dataSize" [kernel.cpp:25]   --->   Operation 38 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 39 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %dataSize" [kernel.cpp:25]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 40 [3/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i32 %dataSize" [kernel.cpp:25]   --->   Operation 40 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 41 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %dataSize" [kernel.cpp:25]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 42 [2/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i32 %dataSize" [kernel.cpp:25]   --->   Operation 42 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln23, i1 0" [kernel.cpp:25]   --->   Operation 43 'bitconcatenate' 'trunc_ln25_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %dataSize" [kernel.cpp:25]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 45 [1/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i32 %dataSize" [kernel.cpp:25]   --->   Operation 45 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [kernel.cpp:25]   --->   Operation 46 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.43>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%i_12 = load i31 %i" [kernel.cpp:25]   --->   Operation 47 'load' 'i_12' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.99ns)   --->   "%icmp_ln25_1 = icmp_eq  i31 %i_12, i31 %trunc_ln25_2" [kernel.cpp:25]   --->   Operation 48 'icmp' 'icmp_ln25_1' <Predicate = (icmp_ln25)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 49 'speclooptripcount' 'empty_66' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (1.00ns)   --->   "%add_ln25 = add i31 %i_12, i31 1" [kernel.cpp:25]   --->   Operation 50 'add' 'add_ln25' <Predicate = (icmp_ln25)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_1, void %.split, void %._crit_edge.loopexit" [kernel.cpp:25]   --->   Operation 51 'br' 'br_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln25 = store i31 %add_ln25, i31 %i" [kernel.cpp:25]   --->   Operation 52 'store' 'store_ln25' <Predicate = (icmp_ln25 & !icmp_ln25_1)> <Delay = 0.42>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [kernel.cpp:29]   --->   Operation 54 'ret' 'ret_ln29' <Predicate = (icmp_ln25_1) | (!icmp_ln25)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 55 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem1_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 56 [1/1] (7.30ns)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem2_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.63>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [kernel.cpp:25]   --->   Operation 57 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoMatrixAIdx12, i32 %gmem1_addr_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'write' 'write_ln174' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_11 : Operation 59 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoMatrixA13, i32 %gmem2_addr_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'write' 'write_ln174' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lenEdgePtr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ matrixA_hls_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ matrixA_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifoMatrixAIdx12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixA13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lenEdgePtr_read      (read             ) [ 000000000000]
trunc_ln23           (trunc            ) [ 001111111000]
dataSize             (shl              ) [ 001111111000]
icmp_ln25            (icmp             ) [ 001111111111]
specinterface_ln0    (specinterface    ) [ 000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000]
matrixA_i_read       (read             ) [ 000000000000]
matrixA_hls_idx_read (read             ) [ 000000000000]
br_ln25              (br               ) [ 000000000000]
i                    (alloca           ) [ 001111111111]
trunc_ln             (partselect       ) [ 000000000000]
sext_ln25            (sext             ) [ 000000000000]
gmem1_addr           (getelementptr    ) [ 000111111111]
trunc_ln25_1         (partselect       ) [ 000000000000]
sext_ln25_1          (sext             ) [ 000000000000]
gmem2_addr           (getelementptr    ) [ 000111111111]
store_ln25           (store            ) [ 000000000000]
trunc_ln25_2         (bitconcatenate   ) [ 000000000111]
empty                (readreq          ) [ 000000000000]
empty_65             (readreq          ) [ 000000000000]
br_ln25              (br               ) [ 000000000000]
i_12                 (load             ) [ 000000000000]
icmp_ln25_1          (icmp             ) [ 000000000111]
empty_66             (speclooptripcount) [ 000000000000]
add_ln25             (add              ) [ 000000000000]
br_ln25              (br               ) [ 000000000000]
store_ln25           (store            ) [ 000000000000]
br_ln0               (br               ) [ 000000000000]
ret_ln29             (ret              ) [ 000000000000]
gmem1_addr_read      (read             ) [ 000000000001]
gmem2_addr_read      (read             ) [ 000000000001]
specloopname_ln25    (specloopname     ) [ 000000000000]
write_ln174          (write            ) [ 000000000000]
write_ln174          (write            ) [ 000000000000]
br_ln0               (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lenEdgePtr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenEdgePtr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrixA_hls_idx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixA_hls_idx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="matrixA_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixA_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifoMatrixAIdx12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixAIdx12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifoMatrixA13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixA13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i30.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="lenEdgePtr_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lenEdgePtr_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="matrixA_i_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrixA_i_read/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="matrixA_hls_idx_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrixA_hls_idx_read/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_readreq_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="1"/>
<pin id="96" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_readreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="1"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_65/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="gmem1_addr_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="8"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/10 "/>
</bind>
</comp>

<comp id="109" class="1004" name="gmem2_addr_read_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="8"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/10 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln174_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="1"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln174_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="1"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="128" class="1004" name="trunc_ln23_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="dataSize_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="dataSize/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln25_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="62" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="0" index="3" bw="7" slack="0"/>
<pin id="149" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sext_ln25_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="62" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="gmem1_addr_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln25_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="62" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="0" index="3" bw="7" slack="0"/>
<pin id="170" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln25_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="sext_ln25_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="62" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="gmem2_addr_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln25_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="31" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln25_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="0"/>
<pin id="193" dir="0" index="1" bw="30" slack="7"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln25_2/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_12_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="7"/>
<pin id="200" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln25_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="31" slack="0"/>
<pin id="203" dir="0" index="1" bw="31" slack="1"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_1/9 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln25_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/9 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln25_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="0"/>
<pin id="214" dir="0" index="1" bw="31" slack="7"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/9 "/>
</bind>
</comp>

<comp id="217" class="1005" name="trunc_ln23_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="30" slack="7"/>
<pin id="219" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="222" class="1005" name="dataSize_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dataSize "/>
</bind>
</comp>

<comp id="228" class="1005" name="icmp_ln25_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="31" slack="0"/>
<pin id="234" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="239" class="1005" name="gmem1_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="gmem2_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="trunc_ln25_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="1"/>
<pin id="253" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln25_2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="gmem1_addr_read_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="264" class="1005" name="gmem2_addr_read_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="68" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="74" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="74" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="86" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="144" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="80" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="178"><net_src comp="165" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="179" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="50" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="198" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="128" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="225"><net_src comp="132" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="231"><net_src comp="138" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="70" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="242"><net_src comp="158" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="248"><net_src comp="179" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="254"><net_src comp="191" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="262"><net_src comp="104" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="267"><net_src comp="109" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="121" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: gmem2 | {}
	Port: fifoMatrixAIdx12 | {11 }
	Port: fifoMatrixA13 | {11 }
 - Input state : 
	Port: read_A : lenEdgePtr | {1 }
	Port: read_A : gmem1 | {2 3 4 5 6 7 8 10 }
	Port: read_A : matrixA_hls_idx | {2 }
	Port: read_A : gmem2 | {2 3 4 5 6 7 8 10 }
	Port: read_A : matrixA_i | {2 }
  - Chain level:
	State 1
	State 2
		sext_ln25 : 1
		gmem1_addr : 2
		empty : 3
		sext_ln25_1 : 1
		gmem2_addr : 2
		empty_65 : 3
		store_ln25 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln25_1 : 1
		add_ln25 : 1
		br_ln25 : 2
		store_ln25 : 2
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln25_fu_138        |    0    |    20   |
|          |        icmp_ln25_1_fu_201       |    0    |    19   |
|----------|---------------------------------|---------|---------|
|    add   |         add_ln25_fu_206         |    0    |    38   |
|----------|---------------------------------|---------|---------|
|          |    lenEdgePtr_read_read_fu_74   |    0    |    0    |
|          |    matrixA_i_read_read_fu_80    |    0    |    0    |
|   read   | matrixA_hls_idx_read_read_fu_86 |    0    |    0    |
|          |   gmem1_addr_read_read_fu_104   |    0    |    0    |
|          |   gmem2_addr_read_read_fu_109   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_92        |    0    |    0    |
|          |        grp_readreq_fu_98        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln174_write_fu_114    |    0    |    0    |
|          |     write_ln174_write_fu_121    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |        trunc_ln23_fu_128        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|    shl   |         dataSize_fu_132         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|         trunc_ln_fu_144         |    0    |    0    |
|          |       trunc_ln25_1_fu_165       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |         sext_ln25_fu_154        |    0    |    0    |
|          |        sext_ln25_1_fu_175       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|       trunc_ln25_2_fu_191       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    77   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    dataSize_reg_222   |   32   |
|gmem1_addr_read_reg_259|   32   |
|   gmem1_addr_reg_239  |   32   |
|gmem2_addr_read_reg_264|   32   |
|   gmem2_addr_reg_245  |   32   |
|       i_reg_232       |   31   |
|   icmp_ln25_reg_228   |    1   |
|   trunc_ln23_reg_217  |   30   |
|  trunc_ln25_2_reg_251 |   31   |
+-----------------------+--------+
|         Total         |   253  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_92 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_98 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   77   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   253  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   253  |   95   |
+-----------+--------+--------+--------+
