Determining compilation order of HDL files
Analyzing Verilog file Digital_Clock.v
Analyzing Verilog file test.v
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.Digital_Clock into
c:/270/lab5/isim/work/@digital_@clock.sdb
Saving Verilog parse-tree work.Timer into c:/270/lab5/isim/work/@timer.sdb
Saving Verilog parse-tree work.SSD_Driver into
c:/270/lab5/isim/work/@s@s@d_@driver.sdb
Saving Verilog parse-tree work.Clock_Divider_500Hz into
c:/270/lab5/isim/work/@clock_@divider_500@hz.sdb
Saving Verilog parse-tree work.Clock_Divider_1Hz into
c:/270/lab5/isim/work/@clock_@divider_1@hz.sdb
Saving Verilog parse-tree work.Ring_Counter into
c:/270/lab5/isim/work/@ring_@counter.sdb
Saving Verilog parse-tree work.Digital_Clock_Test into
c:/270/lab5/isim/work/@digital_@clock_@test.sdb
Saving Verilog parse-tree work.glbl into c:/270/lab5/isim/work/glbl.sdb
Starting static elaboration
WARNING:HDLCompiler:835 - "test.v" Line 26. Too many parameters for module
   instance UUT
WARNING:HDLCompiler:189 - "test.v" Line 26. Actual bit length 1 differs from
   formal bit length 7 for port SSD
WARNING:HDLCompiler:189 - "Digital_Clock.v" Line 39. Actual bit length 7 differs
   from formal bit length 1 for port SSD0
Completed static elaboration
Fuse Memory Usage: 67324 Kb
Fuse CPU Usage: 139 ms
Compiling module glbl
Compiling module Clock_Divider_500Hz
Compiling module Clock_Divider_1Hz
Compiling module Timer
Compiling module Ring_Counter
Compiling module SSD_Driver
Compiling module Digital_Clock
Compiling module Digital_Clock_Test
Compiled 8 Verilog Units
Built simulation executable Digital_Clock_Test_isim_beh.exe
Fuse Memory Usage: 68608 Kb
Fuse CPU Usage: 186 ms
