INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch CLANG as the compiler.
   Compiling ../../../../../example_acc_tb.cpp in debug mode
   Compiling ../../../../../send_data.cpp in debug mode
   Compiling ../../../../../example_acc.cpp in debug mode
   Generating csim.exe
Starting Testbench
Beginning HLS Func
Modify W1
Modify W2 buffer
Modify W1
Modify W2 buffer
Modify W1
Modify W2 buffer
Modify W1
Modify W2 buffer
WARNING [HLS SIM]: hls::directio 'hls::directio<int>0' contains leftover data, which may result in RTL simulation hanging.
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
