xload final_rect/_0_0std_0_0cells_0_0NOR2X1
box 0 0 40 48
label prboundary
box 34 31 35 34
paint polysilicon
box 35 32 35 32
label "B" right polysilicon
box 32 17 34 30
paint polysilicon
box 33 18 33 18
label "B" right polysilicon
box 31 31 34 34
paint polysilicon
box 32 32 32 32
label "B" right polysilicon
box 26 7 27 10
paint ndiffusion
box 27 8 27 8
label "Y" right ndiffusion
box 30 30 35 31
paint polysilicon
box 31 31 31 31
label "B" right polysilicon
box 30 31 31 34
paint polysilicon
box 31 32 31 32
label "B" right polysilicon
box 30 34 35 35
paint polysilicon
box 31 35 31 35
label "B" right polysilicon
box 26 20 27 23
paint pdiffusion
box 27 21 27 21
label "Y" right pdiffusion
box 23 7 26 10
paint ndiffusion
box 24 8 24 8
label "Y" right ndiffusion
box 23 20 26 23
paint pdiffusion
box 24 21 24 21
label "Y" right pdiffusion
box 22 6 27 7
paint ndiffusion
box 23 7 23 7
label "Y" right ndiffusion
box 22 7 23 10
paint ndiffusion
box 23 8 23 8
label "Y" right ndiffusion
box 22 10 27 12
paint ndiffusion
box 23 11 23 11
label "Y" right ndiffusion
box 19 7 20 10
paint ndiffusion
box 20 8 20 8
label "GND" right ndiffusion
box 22 19 27 20
paint pdiffusion
box 23 20 23 20
label "Y" right pdiffusion
box 22 20 23 23
paint pdiffusion
box 23 21 23 21
label "Y" right pdiffusion
box 22 23 27 34
paint pdiffusion
box 23 24 23 24
label "Y" right pdiffusion
box 20 4 22 6
paint polysilicon
box 21 5 21 5
label "B" right polysilicon
box 20 6 22 12
paint ntransistor
box 21 7 21 7
label "B" right ntransistor
box 16 7 19 10
paint ndiffusion
box 17 8 17 8
label "GND" right ndiffusion
box 20 12 22 15
paint polysilicon
box 21 13 21 13
label "B" right polysilicon
box 20 15 34 17
paint polysilicon
box 21 16 21 16
label "B" right polysilicon
box 20 17 22 19
paint polysilicon
box 21 18 21 18
label "B" right polysilicon
box 20 19 22 34
paint ptransistor
box 21 20 21 20
label "B" right ptransistor
box 20 34 22 36
paint polysilicon
box 21 35 21 35
label "B" right polysilicon
box 19 41 20 44
paint polysilicon
box 20 42 20 42
label "A" right polysilicon
box 15 6 20 7
paint ndiffusion
box 16 7 16 7
label "GND" right ndiffusion
box 15 7 16 10
paint ndiffusion
box 16 8 16 8
label "GND" right ndiffusion
box 15 10 20 12
paint ndiffusion
box 16 11 16 11
label "GND" right ndiffusion
box 12 7 13 10
paint ndiffusion
box 13 8 13 8
label "Y" right ndiffusion
box 15 19 20 34
paint pdiffusion
box 12 30 13 33
paint pdiffusion
box 13 31 13 31
label "Vdd" right pdiffusion
box 16 41 19 44
paint polysilicon
box 17 42 17 42
label "A" right polysilicon
box 15 42 16 44
paint polysilicon
box 16 43 16 43
label "A" right polysilicon
box 15 44 20 45
paint polysilicon
box 16 45 16 45
label "A" right polysilicon
box 13 4 15 6
paint polysilicon
box 14 5 14 5
label "A" right polysilicon
box 13 6 15 12
paint ntransistor
box 14 7 14 7
label "A" right ntransistor
box 9 7 12 10
paint ndiffusion
box 10 8 10 8
label "Y" right ndiffusion
box 13 12 15 19
paint polysilicon
box 14 13 14 13
label "A" right polysilicon
box 13 19 15 34
paint ptransistor
box 14 20 14 20
label "A" right ptransistor
box 9 30 12 33
paint pdiffusion
box 10 31 10 31
label "Vdd" right pdiffusion
box 13 34 15 40
paint polysilicon
box 14 35 14 35
label "A" right polysilicon
box 13 40 20 41
paint polysilicon
box 14 41 14 41
label "A" right polysilicon
box 13 41 16 42
paint polysilicon
box 14 42 14 42
label "A" right polysilicon
box 8 6 13 7
paint ndiffusion
box 9 7 9 7
label "Y" right ndiffusion
box 8 7 9 10
paint ndiffusion
box 9 8 9 8
label "Y" right ndiffusion
box 8 10 13 12
paint ndiffusion
box 9 11 9 11
label "Y" right ndiffusion
box 8 19 13 30
paint pdiffusion
box 9 20 9 20
label "Vdd" right pdiffusion
box 8 30 9 33
paint pdiffusion
box 9 31 9 31
label "Vdd" right pdiffusion
box 8 33 13 34
paint pdiffusion
box 9 34 9 34
label "Vdd" right pdiffusion
box 31 31 34 34
paint pc
box 32 32 32 32
label "B" right pc
box 23 7 26 10
paint ndc
box 24 8 24 8
label "Y" right ndc
box 23 20 26 23
paint pdc
box 24 21 24 21
label "Y" right pdc
box 16 7 19 10
paint ndc
box 17 8 17 8
label "GND" right ndc
box 16 41 19 44
paint pc
box 17 42 17 42
label "A" right pc
box 9 7 12 10
paint ndc
box 10 8 10 8
label "Y" right ndc
box 9 30 12 33
paint pdc
box 10 31 10 31
label "Vdd" right pdc
box 32 39 36 45
paint m1
box 33 40 33 40
label "B" right m1
port class input
port make
box 31 30 34 31
paint m1
box 32 31 32 31
label "B" right m1
port class input
port make
box 31 31 34 34
paint m1
box 32 32 32 32
label "B" right m1
port class input
port make
box 31 34 34 36
paint m1
box 32 35 32 35
label "B" right m1
port class input
port make
box 31 36 36 39
paint m1
box 32 37 32 37
label "B" right m1
port class input
port make
box 23 7 26 10
paint m1
box 24 8 24 8
label "Y" right m1
port class output
port make
box 23 10 26 13
paint m1
box 24 11 24 11
label "Y" right m1
port class output
port make
box 19 7 20 10
paint m1
box 20 8 20 8
label "GND" right m1
box 23 16 26 20
paint m1
box 24 17 24 17
label "Y" right m1
port class output
port make
box 23 20 26 23
paint m1
box 24 21 24 21
label "Y" right m1
port class output
port make
box 23 23 26 24
paint m1
box 24 24 24 24
label "Y" right m1
port class output
port make
box 35 5 36 8
paint m1
box 36 6 36 6
label "GND" right m1
box 16 7 19 10
paint m1
box 17 8 17 8
label "GND" right m1
box 19 41 20 44
paint m1
box 20 42 20 42
label "A" right m1
port class input
port make
box 32 4 36 5
paint m1
box 33 5 33 5
label "GND" right m1
box 32 5 35 8
paint m1
box 33 6 33 6
label "GND" right m1
box 15 7 16 10
paint m1
box 16 8 16 8
label "GND" right m1
box 16 36 20 41
paint m1
box 17 37 17 37
label "A" right m1
port class input
port make
box 16 41 19 44
paint m1
box 17 42 17 42
label "A" right m1
port class input
port make
box 16 44 20 45
paint m1
box 17 45 17 45
label "A" right m1
port class input
port make
box 23 6 26 7
paint m1
box 24 7 24 7
label "Y" right m1
port class output
port make
box 9 7 12 10
paint m1
box 10 8 10 8
label "Y" right m1
port class output
port make
box 9 10 12 13
paint m1
box 10 11 10 11
label "Y" right m1
port class output
port make
box 9 13 26 16
paint m1
box 10 14 10 14
label "Y" right m1
port class output
port make
box 9 29 12 30
paint m1
box 10 30 10 30
label "Vdd" right m1
box 9 30 12 33
paint m1
box 10 31 10 31
label "Vdd" right m1
box 9 33 12 36
paint m1
box 10 34 10 34
label "Vdd" right m1
box 9 36 12 39
paint m1
box 10 37 10 37
label "Vdd" right m1
box 8 4 12 7
paint m1
box 9 5 9 5
label "Y" right m1
port class output
port make
box 8 7 9 8
paint m1
box 9 8 9 8
label "Y" right m1
port class output
port make
box 8 36 9 39
paint m1
box 9 37 9 37
label "Vdd" right m1
box 8 39 12 44
paint m1
box 9 40 9 40
label "Vdd" right m1
box 32 5 35 8
paint mcon
box 33 6 33 6
label "GND" right mcon
box 16 7 19 10
paint mcon
box 17 8 17 8
label "GND" right mcon
box 9 36 12 39
paint mcon
box 10 37 10 37
label "Vdd" right mcon
box 35 5 36 8
paint m2
box 36 6 36 6
label "GND" right m2
box 32 5 35 8
paint m2
box 33 6 33 6
label "GND" right m2
box 31 4 36 5
paint m2
box 32 5 32 5
label "GND" right m2
box 31 5 32 8
paint m2
box 32 6 32 6
label "GND" right m2
box 19 7 20 8
paint m2
box 20 8 20 8
label "GND" right m2
box 19 8 36 9
paint m2
box 20 9 20 9
label "GND" right m2
box 19 9 34 10
paint m2
box 20 10 20 10
label "GND" right m2
box 16 7 19 10
paint m2
box 17 8 17 8
label "GND" right m2
box 15 6 20 7
paint m2
box 16 7 16 7
label "GND" right m2
box 15 7 16 10
paint m2
box 16 8 16 8
label "GND" right m2
box 15 10 20 11
paint m2
box 16 11 16 11
label "GND" right m2
box 12 36 13 39
paint m2
box 13 37 13 37
label "Vdd" right m2
box 9 36 12 39
paint m2
box 10 37 10 37
label "Vdd" right m2
box 8 35 13 36
paint m2
box 9 36 9 36
label "Vdd" right m2
box 8 36 9 39
paint m2
box 9 37 9 37
label "Vdd" right m2
box 8 39 13 40
paint m2
box 9 40 9 40
label "Vdd" right m2
box 8 40 12 44
paint m2
box 9 41 9 41
label "Vdd" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
