GPSDC_syn.v
-timescale 1ns/10ps
testbench.v
#-v path for the tsmc13_neg.v
-v ~/IC_CONTEST/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v 
+define+SDF 
+ncmaxdelays
+debug
