QuestaSim qverilog 10.2c Compiler 2013.07 Jul 18 2013
qverilog -f 5-1_run.f 
-- Compiling module status_reg
-- Compiling module test
-- Compiling module top

Top level modules:
	top
+ C:/questa_sim_10.2c/win32/vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt
# vsim -appendlog -do {run -all; quit -f} -l qverilog.log -lib work -c -vopt top 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# //  Questa Sim
# //  Version 10.2c Unknown Platform Jul 18 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all 
# At   10ns: status = 01100000:   OK
# At   30ns: status = 11110100:   OK
# At   50ns: status = 01100111:   OK
# At   70ns: status = 01110001:   OK
# At   80ns: status = 01100000:   OK
# ** Note: $finish    : 5-1_testbench.sv(44)
#    Time: 90 ns  Iteration: 1  Instance: /top/test
