$version Generated by VerilatedVcd $end
$date Tue Oct 20 15:57:21 2020
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  2 ( address [1:0] $end
  $var wire  4 * data_in [3:0] $end
  $var wire  4 ' data_out [3:0] $end
  $var wire  1 ) write $end
  $scope module async $end
   $var wire  2 ( address [1:0] $end
   $var wire  4 * data_in [3:0] $end
   $var wire  4 ' data_out [3:0] $end
   $var wire  4 # memory(0) [3:0] $end
   $var wire  4 $ memory(1) [3:0] $end
   $var wire  4 % memory(2) [3:0] $end
   $var wire  4 & memory(3) [3:0] $end
   $var wire  1 ) write $end
  $upscope $end
 $upscope $end
$enddefinitions $end


