PROJECT = mini186_SoC
TARGET_PART = xc6slx25-ftg256-3

XILINX = /opt/Xilinx/14.7/ISE_DS/ISE/

TOPLEVEL = mini186_top
CONSTRAINTS = mini186_SoC.ucf

VSOURCE += ipcore_dir/DAC_SRAM.v
VSOURCE += ipcore_dir/cache.v
VSOURCE += ipcore_dir/dcm.v
VSOURCE += ipcore_dir/dcm_cpu.v
VSOURCE += ipcore_dir/fifo.v
VSOURCE += ipcore_dir/q16.v
VSOURCE += ipcore_dir/sndfifo.v
VSOURCE += ipcore_dir/sr_font.v
VSOURCE += ipcore_dir/tmds_out_fifo.v

VSOURCE += rtl/cache_controller.v
VSOURCE += rtl/kb8042.v
VSOURCE += rtl/mini186_top.v
VSOURCE += rtl/pic8259.v
VSOURCE += rtl/q1.v
VSOURCE += rtl/rs232_phy.v
VSOURCE += rtl/sdram.v
VSOURCE += rtl/soundwave.v
VSOURCE += rtl/system.v
VSOURCE += rtl/timer8253.v
VSOURCE += rtl/uart8250.v
VSOURCE += rtl/unit186.v
VSOURCE += rtl/vga.v

VSOURCE += rtl/Next186/Next186_ALU.v
VSOURCE += rtl/Next186/Next186_BIU_2T_delayread.v
VSOURCE += rtl/Next186/Next186_CPU.v
VSOURCE += rtl/Next186/Next186_Regs.v


VHDSOURCE += rtl/HDMI/clocking.vhd
VHDSOURCE += rtl/HDMI/dvid_out.vhd
VHDSOURCE += rtl/HDMI/dvid_serdes.vhd
VHDSOURCE += rtl/HDMI/output_serialiser.vhd
VHDSOURCE += rtl/HDMI/tmds_encoder.vhd