<?xml version="1.0"  encoding="UTF-8" standalone="yes" ?>
  <!-- Technology root (path is not used) -->
<tech path="$PROJECT_HOME/tech">

  <sim_hdl>
    <none>TCB018GBWP7T/models/tcb018gbwp7t.v</none>
    <!--<none>dummy.v</none>-->

  </sim_hdl>
  <sim_gate>
    <none>TCB018GBWP7T/models/tcb018gbwp7t.v</none>
    <!--<none>dummy.v</none>-->

  </sim_gate>

  <!-- ======================================================= -->

  <models>
    <!-- for TMAX -->
    <fault>
      TCB018GBWP7T/models/tcb018gbwp7t.v
    </fault>
  </models>

  <!-- Milkyway -->
  <mw>
    <gates v_domain="1.8">
      TCB018GBWP7T/mw/tcb018gbwp7t
    </gates>
    
    <!-- mw with VSUB -->
    <!-- <gates v_domain="1.8">
      TCB018GBWP7T/mw/tcb018gbwp7ts
    </gates> -->

    <!-- util lib --> 
    <!--<iso_ring v_domain="1.8">
      TCB018GBWP7T/mw/tcb018gbwp7t_iso
    </iso_ring> -->

    <macros>
      <!-- Add here more FRAMs -->
    </macros>

  </mw>

  <!-- Synthesis -->
  <lib path="db" v_domain="1.8">
    <min type="gates" format="db">
      tcb018gbwp7tlt.db
      <path>TCB018GBWP7T/db</path>
      <name>tcb018gbwp7tlt</name>
      <oc>LTCOM</oc>
    </min>
    <typ type="gates" format="db">
      tcb018gbwp7ttc.db
      <path>TCB018GBWP7T/db</path>
      <name>tcb018gbwp7ttc</name>
      <oc>NCCOM</oc>
    </typ>
    <max type="gates" format="db">
      tcb018gbwp7twc.db
      <path>db</path>
      <name>tcb018gbwp7twc</name>
      <oc>WCCOM</oc>
    </max>

    <!-- Synthesis Macro -->
    <!--
    <min type="macro" format="db">
      dummy_ff.db
      <path>dummy</path>
    </min>
    <typ type="macro" format="db">
      dummy_tt.db  
      <path>dummy</path>
    </typ>
    <max type="macro" format="db">
      dummy_ss.db
      <path>dummy</path>
    </max> -->

    <!-- util lib --> 
    <!--
    <min type="util" format="db">
      dummy_util_ff.db
      <path>dummy</path>
      <name>DUMMY_UTIL_FF</name>
    </min>
    <typ type="util" format="db">
      dummy_util_tt.db
      <path>dummy</path>
      <name>DUMMY_UTIL_TT</name>
    </typ>
    <max type="util" format="db">
      dummy_util_ss.db
      <path>TCB018GBWP7T/db</path>
      <name>DUMMY_UTIL_SS</name>
    </max> -->

    <!-- for libs with no specific corner use 'no' elements -->
    <!--  <no></no>-->
  </lib>

  <phys path="tech"> <!-- 5 Layer Setup -->
    <captable>
      <min>t018lo_1p5m_typical.tluplus</min>
      <typ>t018lo_1p5m_typical.tluplus</typ>
      <max>t018lo_1p5m_typical.tluplus</max>
      <path name="captable">TCB018GBWP7T/tech/5LM</path>
    </captable>
    <mapfile>
      star.map_5M
      <path>TCB018GBWP7T/tech/5LM</path>
    </mapfile>
    <bridge> 
       x018_bridge.nxtgrd
       <path>TCB018GBWP7T/tech/5LM</path>
    </bridge>
    <extract>
      t018lo_1p5m_typical.nxtgrd
      <path>TCB018GBWP7T/tech/5LM</path>
    </extract>
    <portsmap>
      dummy_pin_lables.map
      <path>TCB018GBWP7T/tech/5LM</path>
    </portsmap>
    <tech_file>
      tsmc018_5lm.tf
      <path>TCB018GBWP7T/tech/5LM</path>
    </tech_file>
    <antenna>
      antennaRule_018_5lm.tcl
      <path>TCB018GBWP7T/tech/5LM</path>
    </antenna>
    
    <decaps> DCAP64BWP7T DCAP32BWP7T DCAP16BWP7T DCAP8BWP7T DCAP4BWP7T DCAPBWP7T </decaps>
    <filler> FILL64BWP7T FILL32BWP7T FILL16BWP7T FILL8BWP7T FILL4BWP7T FILL2BWP7T FILL1BWP7T </filler>
    <filler_s>  </filler_s>
    <endcaps_h>  </endcaps_h>
    <endcaps_v>  </endcaps_v> <!--ENDCAP_R try to route with only one vertical cap cell-->
    <endcaps_lc>  </endcaps_lc>
    <endcaps_rc>  </endcaps_rc>
    <tapcel> TAPCELLBWP7T </tapcel>
    <tapcel_s> TAPCELLBWP7TS </tapcel_s>  <!-- <tapcel_s> TAPCELLBWP7TS_DCONT </tapcel_s> -->
    <tiehi> TIEHBWP7T </tiehi>
    <tielo> TIELBWP7T </tielo>
    <mtl_names> METAL1 METAL2 METAL3 METAL4 METAL5 </mtl_names>
    <min_mtl> METAL1 </min_mtl>
    <max_mtl> METAL5 </max_mtl>
    <diode> ANTENNABWP7T </diode>
    <port_prot> ANTENNABWP7T </port_prot>
    <pwr> VDD </pwr>
    <gnd> VSS </gnd>
    <subnet> VSUB </subnet>
  </phys>

  <tools>
    <lvs>
      ICV
      <script>
        /common/run/synopsys/pdk/herne/latest/icv/LVS/LVS_RC_ICV_018um_GenII_1P5M_v1_6a.digital.parasitics.pinswap.fullchip.rs 
      </script>
    </lvs>
    <drc>
      ICV
      <script>
        /common/run/synopsys/pdk/herne/latest/icv/ICVHV18S_1P5M_digital.110a.drc.rs 
      </script>
    </drc>
  </tools>
</tech>
