<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_slave_translator_191/sim/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_merlin_axi_translator_1931/sim/qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_translator_1931" />
 <file
   path="altera_merlin_axi_master_ni_1962/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_master_ni_1962" />
 <file
   path="altera_merlin_axi_master_ni_1962/sim/qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_master_ni_1962" />
 <file
   path="altera_merlin_slave_agent_1921/sim/qsys_top_altera_merlin_slave_agent_1921_b6r3djy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_avalon_sc_fifo_1931/sim/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1931" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_rppzhri.v"
   type="VERILOG"
   library="altera_merlin_axi_slave_ni_1971"
   hasInlineConfiguration="true" />
 <file
   path="altera_avalon_st_pipeline_stage_1930/sim/qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1930" />
 <file
   path="altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1930" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_3ngnl2a.v"
   type="VERILOG"
   library="altera_merlin_axi_slave_ni_1971"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t7ranli.v"
   type="VERILOG"
   library="altera_merlin_axi_slave_ni_1971"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t2kzqjy.v"
   type="VERILOG"
   library="altera_merlin_axi_slave_ni_1971"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1971" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1971" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/compare_eq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1971" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/rd_response_mem_c6ig3wy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1971" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/rd_comp_sel_c6ig3wy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1971" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/rd_pri_mux_c6ig3wy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1971" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/rd_sipo_plus_c6ig3wy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1971" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/wr_response_mem_c6ig3wy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1971" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/wr_comp_sel_c6ig3wy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1971" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/wr_pri_mux_c6ig3wy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1971" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/wr_sipo_plus_c6ig3wy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1971" />
 <file
   path="altera_merlin_axi_slave_ni_1971/sim/qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1971" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_utv3xty.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_zl5jwpa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_kr7tdby.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_ximin2q.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_u3zwzza.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_dimnyca.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_jtwzolq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_4swavfy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_4a23ufy.v"
   type="VERILOG"
   library="altera_merlin_traffic_limiter_1921"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_1921_ggluely.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_ug4puiy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_ieuwgoi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_6ealezi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_lv5gxfa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_h5fh4xa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_bwmblcq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_humqmaa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_fimi64y.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_irq_mapper_2001/sim/qsys_top_altera_irq_mapper_2001_ghcid5i.sv"
   type="SYSTEM_VERILOG"
   library="altera_irq_mapper_2001" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1922" />
 <file
   path="sim/qsys_top.v"
   type="VERILOG"
   library="qsys_top"
   hasInlineConfiguration="true" />
 <topLevel name="qsys_top.qsys_top" />
 <deviceFamily name="agilex7" />
 <device name="AGFB014R24B2E2V" />
 <modelMap
   controllerPath="qsys_top.intel_onchip_memory_0"
   modelPath="qsys_top.intel_onchip_memory_0" />
</simPackage>
