Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Pranay/Programs/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 35d87ce6fc54429dba67600691fb6bb6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab7_1_tb_behav xil_defaultlib.Lab7_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Lab7_1verilog
Compiling module xil_defaultlib.Lab7_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab7_1_tb_behav
