{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730871606140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730871606140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 12:40:04 2024 " "Processing started: Wed Nov 06 12:40:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730871606140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730871606140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730871606140 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730871606719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/sub_compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/sub_compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_compare " "Found entity 1: sub_compare" {  } { { "../00_src/sub_compare.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/sub_compare.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/sram_is61wv25616_controller_32b_5lr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/sram_is61wv25616_controller_32b_5lr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_IS61WV25616_controller_32b_5lr " "Found entity 1: sram_IS61WV25616_controller_32b_5lr" {  } { { "../00_src/sram_IS61WV25616_controller_32b_5lr.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/sram_IS61WV25616_controller_32b_5lr.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/sram_is61wv25616_controller_32b_3lr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/sram_is61wv25616_controller_32b_3lr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_IS61WV25616_controller_32b_3lr " "Found entity 1: sram_IS61WV25616_controller_32b_3lr" {  } { { "../00_src/sram_IS61WV25616_controller_32b_3lr.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/sram_IS61WV25616_controller_32b_3lr.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/singlecycle.sv 3 1 " "Found 3 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/singlecycle.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_opcode (SystemVerilog) " "Found design unit 1: alu_opcode (SystemVerilog)" {  } { { "../00_src/alu_opcode.svh" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/alu_opcode.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 opcode_type (SystemVerilog) " "Found design unit 2: opcode_type (SystemVerilog)" {  } { { "../00_src/opcode_type.svh" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/opcode_type.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606824 ""} { "Info" "ISGN_ENTITY_NAME" "1 singlecycle " "Found entity 1: singlecycle" {  } { { "../00_src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../00_src/shift_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/shift_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../00_src/regfile.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../00_src/pc.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/output_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/output_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_peri " "Found entity 1: output_peri" {  } { { "../00_src/output_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/output_peri.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../00_src/lsu.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/lsu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/inst_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/inst_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../00_src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/inst_mem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/input_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/input_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_peri " "Found entity 1: input_peri" {  } { { "../00_src/input_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/input_peri.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "../00_src/immgen.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/immgen.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../00_src/data_memory.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/data_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../00_src/control_unit.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/control_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "../00_src/brc.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/brc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/single_cycle_team/00_src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/single_cycle_team/00_src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../00_src/alu.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730871606860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730871606860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "io_btn wrapper.sv(50) " "Verilog HDL Implicit Net warning at wrapper.sv(50): created implicit net for \"io_btn\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871606861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_four singlecycle.sv(61) " "Verilog HDL Implicit Net warning at singlecycle.sv(61): created implicit net for \"pc_four\"" {  } { { "../00_src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871606861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nxt_pc singlecycle.sv(76) " "Verilog HDL Implicit Net warning at singlecycle.sv(76): created implicit net for \"nxt_pc\"" {  } { { "../00_src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871606861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "operand_a singlecycle.sv(111) " "Verilog HDL Implicit Net warning at singlecycle.sv(111): created implicit net for \"operand_a\"" {  } { { "../00_src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871606861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "operand_b singlecycle.sv(114) " "Verilog HDL Implicit Net warning at singlecycle.sv(114): created implicit net for \"operand_b\"" {  } { { "../00_src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871606861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730871606903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 wrapper.sv(50) " "Verilog HDL assignment warning at wrapper.sv(50): truncated value with size 4 to match size of target (1)" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730871606906 "|wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17\] wrapper.sv(5) " "Output port \"LEDR\[17\]\" at wrapper.sv(5) has no driver" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1730871606906 "|wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] wrapper.sv(6) " "Output port \"LEDG\[8\]\" at wrapper.sv(6) has no driver" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1730871606906 "|wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlecycle singlecycle:cpu " "Elaborating entity \"singlecycle\" for hierarchy \"singlecycle:cpu\"" {  } { { "wrapper.sv" "cpu" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730871606909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 singlecycle.sv(61) " "Verilog HDL assignment warning at singlecycle.sv(61): truncated value with size 32 to match size of target (1)" {  } { { "../00_src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730871606910 "|wrapper|singlecycle:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 singlecycle.sv(67) " "Verilog HDL assignment warning at singlecycle.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "../00_src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730871606910 "|wrapper|singlecycle:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 1 singlecycle.sv(68) " "Verilog HDL assignment warning at singlecycle.sv(68): truncated value with size 13 to match size of target (1)" {  } { { "../00_src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730871606910 "|wrapper|singlecycle:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 singlecycle.sv(111) " "Verilog HDL assignment warning at singlecycle.sv(111): truncated value with size 32 to match size of target (1)" {  } { { "../00_src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730871606911 "|wrapper|singlecycle:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 singlecycle.sv(114) " "Verilog HDL assignment warning at singlecycle.sv(114): truncated value with size 32 to match size of target (1)" {  } { { "../00_src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730871606911 "|wrapper|singlecycle:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 1 singlecycle.sv(167) " "Verilog HDL assignment warning at singlecycle.sv(167): truncated value with size 13 to match size of target (1)" {  } { { "../00_src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730871606911 "|wrapper|singlecycle:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "insn_vld singlecycle.sv(10) " "Output port \"insn_vld\" at singlecycle.sv(10) has no driver" {  } { { "../00_src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1730871606911 "|wrapper|singlecycle:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit singlecycle:cpu\|control_unit:ctr_unit " "Elaborating entity \"control_unit\" for hierarchy \"singlecycle:cpu\|control_unit:ctr_unit\"" {  } { { "../00_src/singlecycle.sv" "ctr_unit" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730871606912 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "insn_vld control_unit.sv(23) " "Output port \"insn_vld\" at control_unit.sv(23) has no driver" {  } { { "../00_src/control_unit.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/control_unit.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1730871606914 "|wrapper|singlecycle:cpu|control_unit:ctr_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc singlecycle:cpu\|pc:pr_cnt " "Elaborating entity \"pc\" for hierarchy \"singlecycle:cpu\|pc:pr_cnt\"" {  } { { "../00_src/singlecycle.sv" "pr_cnt" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730871606916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem singlecycle:cpu\|inst_mem:imem " "Elaborating entity \"inst_mem\" for hierarchy \"singlecycle:cpu\|inst_mem:imem\"" {  } { { "../00_src/singlecycle.sv" "imem" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730871606918 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "100 0 2047 inst_mem.sv(12) " "Verilog HDL warning at inst_mem.sv(12): number of words (100) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../00_src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/inst_mem.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1730871606918 "|wrapper|singlecycle:cpu|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a 0 inst_mem.sv(9) " "Net \"imem.data_a\" at inst_mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/inst_mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1730871606919 "|wrapper|singlecycle:cpu|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a 0 inst_mem.sv(9) " "Net \"imem.waddr_a\" at inst_mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/inst_mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1730871606919 "|wrapper|singlecycle:cpu|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 inst_mem.sv(9) " "Net \"imem.we_a\" at inst_mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/inst_mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1730871606919 "|wrapper|singlecycle:cpu|inst_mem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile singlecycle:cpu\|regfile:reg_files " "Elaborating entity \"regfile\" for hierarchy \"singlecycle:cpu\|regfile:reg_files\"" {  } { { "../00_src/singlecycle.sv" "reg_files" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730871606920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immgen singlecycle:cpu\|immgen:immidiate " "Elaborating entity \"immgen\" for hierarchy \"singlecycle:cpu\|immgen:immidiate\"" {  } { { "../00_src/singlecycle.sv" "immidiate" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730871606930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc singlecycle:cpu\|brc:branchcomp " "Elaborating entity \"brc\" for hierarchy \"singlecycle:cpu\|brc:branchcomp\"" {  } { { "../00_src/singlecycle.sv" "branchcomp" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730871606932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 brc.sv(23) " "Verilog HDL assignment warning at brc.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "../00_src/brc.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/brc.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730871606934 "|wrapper|singlecycle:cpu|brc:branchcomp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_compare singlecycle:cpu\|brc:branchcomp\|sub_compare:br_comp " "Elaborating entity \"sub_compare\" for hierarchy \"singlecycle:cpu\|brc:branchcomp\|sub_compare:br_comp\"" {  } { { "../00_src/brc.sv" "br_comp" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/brc.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730871606936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu singlecycle:cpu\|alu:alu_process " "Elaborating entity \"alu\" for hierarchy \"singlecycle:cpu\|alu:alu_process\"" {  } { { "../00_src/singlecycle.sv" "alu_process" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730871606938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg singlecycle:cpu\|alu:alu_process\|shift_reg:shift " "Elaborating entity \"shift_reg\" for hierarchy \"singlecycle:cpu\|alu:alu_process\|shift_reg:shift\"" {  } { { "../00_src/alu.sv" "shift" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/alu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730871606944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu singlecycle:cpu\|lsu:load_store_unit " "Elaborating entity \"lsu\" for hierarchy \"singlecycle:cpu\|lsu:load_store_unit\"" {  } { { "../00_src/singlecycle.sv" "load_store_unit" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/singlecycle.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730871606948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_IS61WV25616_controller_32b_3lr singlecycle:cpu\|lsu:load_store_unit\|sram_IS61WV25616_controller_32b_3lr:dmem " "Elaborating entity \"sram_IS61WV25616_controller_32b_3lr\" for hierarchy \"singlecycle:cpu\|lsu:load_store_unit\|sram_IS61WV25616_controller_32b_3lr:dmem\"" {  } { { "../00_src/lsu.sv" "dmem" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/lsu.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730871606952 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sram_IS61WV25616_controller_32b_3lr.sv(145) " "Verilog HDL Case Statement information at sram_IS61WV25616_controller_32b_3lr.sv(145): all case item expressions in this case statement are onehot" {  } { { "../00_src/sram_IS61WV25616_controller_32b_3lr.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/sram_IS61WV25616_controller_32b_3lr.sv" 145 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1730871606953 "|wrapper|singlecycle:cpu|lsu:load_store_unit|sram_IS61WV25616_controller_32b_3lr:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_peri singlecycle:cpu\|lsu:load_store_unit\|output_peri:peri_out " "Elaborating entity \"output_peri\" for hierarchy \"singlecycle:cpu\|lsu:load_store_unit\|output_peri:peri_out\"" {  } { { "../00_src/lsu.sv" "peri_out" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/lsu.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730871606955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 32 output_peri.sv(96) " "Verilog HDL assignment warning at output_peri.sv(96): truncated value with size 56 to match size of target (32)" {  } { { "../00_src/output_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/output_peri.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730871606959 "|wrapper|singlecycle:cpu|lsu:load_store_unit|output_peri:peri_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_peri singlecycle:cpu\|lsu:load_store_unit\|input_peri:per_in " "Elaborating entity \"input_peri\" for hierarchy \"singlecycle:cpu\|lsu:load_store_unit\|input_peri:per_in\"" {  } { { "../00_src/lsu.sv" "per_in" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/lsu.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730871606960 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "singlecycle:cpu\|inst_mem:imem\|imem " "RAM logic \"singlecycle:cpu\|inst_mem:imem\|imem\" is uninferred due to asynchronous read logic" {  } { { "../00_src/inst_mem.sv" "imem" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/00_src/inst_mem.sv" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1730871608060 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1730871608060 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/db/wrapper.ram0_inst_mem_ca4b5cb.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/db/wrapper.ram0_inst_mem_ca4b5cb.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1730871608116 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1730871608330 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[0\] GND " "Pin \"LCD_DATA\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LCD_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[1\] GND " "Pin \"LCD_DATA\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LCD_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[2\] GND " "Pin \"LCD_DATA\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LCD_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[3\] GND " "Pin \"LCD_DATA\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LCD_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[4\] GND " "Pin \"LCD_DATA\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LCD_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[5\] GND " "Pin \"LCD_DATA\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LCD_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[6\] GND " "Pin \"LCD_DATA\[6\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LCD_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[7\] GND " "Pin \"LCD_DATA\[7\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LCD_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N VCC " "Pin \"SRAM_UB_N\" is stuck at VCC" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N VCC " "Pin \"SRAM_LB_N\" is stuck at VCC" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730871608356 "|wrapper|SRAM_OE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1730871608356 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1060 " "1060 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1730871608420 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730871608727 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608727 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/single_cycle_team/90_quartus/wrapper.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730871608813 "|wrapper|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1730871608813 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730871608815 ""} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730871608815 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1730871608815 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730871608815 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730871608815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730871608842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 12:40:08 2024 " "Processing ended: Wed Nov 06 12:40:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730871608842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730871608842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730871608842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730871608842 ""}
