// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.0 Build 178 05/31/2012 SJ Web Edition"

// DATE "12/05/2014 01:09:19"

// 
// Device: Altera EP3C5E144C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module vgacam (
	clk,
	href,
	vref,
	digital,
	xclk,
	poopen,
	vgaclk,
	hsync,
	vsync,
	sync_b,
	r,
	g,
	b,
	grey,
	capture);
input 	clk;
input 	href;
input 	vref;
input 	[7:0] digital;
output 	xclk;
output 	poopen;
output 	vgaclk;
output 	hsync;
output 	vsync;
output 	sync_b;
output 	[7:0] r;
output 	[7:0] g;
output 	[7:0] b;
output 	[7:0] grey;
input 	capture;

// Design Ports Information
// xclk	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// poopen	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vgaclk	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_b	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[4]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[5]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[6]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[7]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[0]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[1]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[2]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[3]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[4]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[5]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[6]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[7]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grey[0]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grey[1]	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grey[2]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grey[3]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grey[4]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grey[5]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grey[6]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grey[7]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// capture	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vref	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// href	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[7]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[6]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[5]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[4]	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[3]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[2]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[1]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[0]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vgacam_v.sdo");
// synopsys translate_on

wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \final_project_fpga|cam_cont|y[3]~16_combout ;
wire \final_project_fpga|cam_cont|x[3]~17_combout ;
wire \vgaCont|LessThan8~2_combout ;
wire \vgaCont|LessThan1~0_combout ;
wire \vgaCont|rden~2_combout ;
wire \vgaCont|rden~3_combout ;
wire \vgaCont|LessThan6~0_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~2_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~12_combout ;
wire \final_project_fpga|dataclk~q ;
wire \final_project_fpga|dataclk~0_combout ;
wire \final_project_fpga|counter[0]~0_combout ;
wire \capture~input_o ;
wire \final_project_fpga|dataclk~clkctrl_outclk ;
wire \clk~input_o ;
wire \final_project_fpga|cam_cont|x[0]~11_combout ;
wire \href~input_o ;
wire \vref~input_o ;
wire \final_project_fpga|cam_cont|oldhref~feeder_combout ;
wire \final_project_fpga|cam_cont|oldhref~q ;
wire \final_project_fpga|cam_cont|x[8]~10_combout ;
wire \final_project_fpga|cam_cont|x[8]~23_combout ;
wire \final_project_fpga|cam_cont|x[0]~12 ;
wire \final_project_fpga|cam_cont|x[1]~13_combout ;
wire \final_project_fpga|cam_cont|x[1]~14 ;
wire \final_project_fpga|cam_cont|x[2]~15_combout ;
wire \final_project_fpga|cam_cont|x[2]~16 ;
wire \final_project_fpga|cam_cont|x[3]~18 ;
wire \final_project_fpga|cam_cont|x[4]~19_combout ;
wire \final_project_fpga|cam_cont|x[4]~20 ;
wire \final_project_fpga|cam_cont|x[5]~21_combout ;
wire \final_project_fpga|cam_cont|x[5]~22 ;
wire \final_project_fpga|cam_cont|x[6]~25 ;
wire \final_project_fpga|cam_cont|x[7]~26_combout ;
wire \final_project_fpga|cam_cont|x[7]~27 ;
wire \final_project_fpga|cam_cont|x[8]~28_combout ;
wire \final_project_fpga|cam_cont|x[6]~24_combout ;
wire \final_project_fpga|cam_cont|wren~0_combout ;
wire \final_project_fpga|cam_cont|y[0]~10_combout ;
wire \final_project_fpga|cam_cont|firstVref~0_combout ;
wire \final_project_fpga|cam_cont|firstVref~q ;
wire \final_project_fpga|cam_cont|y[7]~18_combout ;
wire \final_project_fpga|cam_cont|y[0]~11 ;
wire \final_project_fpga|cam_cont|y[1]~12_combout ;
wire \final_project_fpga|cam_cont|y[1]~13 ;
wire \final_project_fpga|cam_cont|y[2]~14_combout ;
wire \final_project_fpga|cam_cont|y[2]~15 ;
wire \final_project_fpga|cam_cont|y[3]~17 ;
wire \final_project_fpga|cam_cont|y[4]~19_combout ;
wire \final_project_fpga|cam_cont|y[4]~20 ;
wire \final_project_fpga|cam_cont|y[5]~22 ;
wire \final_project_fpga|cam_cont|y[6]~23_combout ;
wire \final_project_fpga|cam_cont|y[5]~21_combout ;
wire \final_project_fpga|cam_cont|LessThan1~0_combout ;
wire \final_project_fpga|cam_cont|y[6]~24 ;
wire \final_project_fpga|cam_cont|y[7]~25_combout ;
wire \final_project_fpga|cam_cont|y[7]~26 ;
wire \final_project_fpga|cam_cont|y[8]~27_combout ;
wire \final_project_fpga|cam_cont|y[8]~28 ;
wire \final_project_fpga|cam_cont|y[9]~29_combout ;
wire \final_project_fpga|cam_cont|x[8]~29 ;
wire \final_project_fpga|cam_cont|x[9]~30_combout ;
wire \final_project_fpga|cam_cont|wren~1_combout ;
wire \final_project_fpga|cam_cont|wren~2_combout ;
wire \vgapll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_vgaclk_outclk ;
wire \vgaCont|hcnt[0]~11 ;
wire \vgaCont|hcnt[1]~12_combout ;
wire \vgaCont|hcnt[8]~27 ;
wire \vgaCont|hcnt[9]~28_combout ;
wire \vgaCont|hcnt[5]~20_combout ;
wire \vgaCont|hcnt[7]~24_combout ;
wire \vgaCont|LessThan0~0_combout ;
wire \vgaCont|LessThan0~1_combout ;
wire \vgaCont|hcnt[1]~13 ;
wire \vgaCont|hcnt[2]~14_combout ;
wire \vgaCont|hcnt[2]~15 ;
wire \vgaCont|hcnt[3]~16_combout ;
wire \vgaCont|hcnt[3]~17 ;
wire \vgaCont|hcnt[4]~18_combout ;
wire \vgaCont|hcnt[4]~19 ;
wire \vgaCont|hcnt[5]~21 ;
wire \vgaCont|hcnt[6]~22_combout ;
wire \vgaCont|hcnt[6]~23 ;
wire \vgaCont|hcnt[7]~25 ;
wire \vgaCont|hcnt[8]~26_combout ;
wire \vgaCont|hsync~0_combout ;
wire \vgaCont|hsync~1_combout ;
wire \vgaCont|vcnt[0]~11 ;
wire \vgaCont|vcnt[1]~12_combout ;
wire \vgaCont|vcnt[4]~18_combout ;
wire \vgaCont|oldhsync~q ;
wire \vgaCont|always0~0_combout ;
wire \vgaCont|vcnt[7]~25 ;
wire \vgaCont|vcnt[8]~26_combout ;
wire \vgaCont|LessThan1~1_combout ;
wire \vgaCont|vcnt[8]~27 ;
wire \vgaCont|vcnt[9]~28_combout ;
wire \vgaCont|LessThan1~2_combout ;
wire \vgaCont|vcnt[1]~13 ;
wire \vgaCont|vcnt[2]~14_combout ;
wire \vgaCont|vcnt[2]~15 ;
wire \vgaCont|vcnt[3]~17 ;
wire \vgaCont|vcnt[4]~19 ;
wire \vgaCont|vcnt[5]~21 ;
wire \vgaCont|vcnt[6]~23 ;
wire \vgaCont|vcnt[7]~24_combout ;
wire \vgaCont|vcnt[3]~16_combout ;
wire \vgaCont|LessThan8~0_combout ;
wire \vgaCont|vsync~0_combout ;
wire \vgaCont|vsync~1_combout ;
wire \vgaCont|sync_b~combout ;
wire \vgaCont|vcnt[6]~22_combout ;
wire \vgaCont|LessThan8~1_combout ;
wire \vgaCont|rden~4_combout ;
wire \vgaCont|LessThan9~0_combout ;
wire \vgaCont|rden~0_combout ;
wire \vgaCont|rden~1_combout ;
wire \vgaCont|rden~5_combout ;
wire \vgaCont|Add2~1 ;
wire \vgaCont|Add2~3 ;
wire \vgaCont|Add2~5 ;
wire \vgaCont|Add2~6_combout ;
wire \vgaCont|rdaddr[13]~6_combout ;
wire \clk~inputclkctrl_outclk ;
wire \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \final_project_fpga|cam_cont|wraddr[13]~0_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|rden_b_store~feeder_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|rden_b_store~q ;
wire \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode563w[2]~0_combout ;
wire \digital[7]~input_o ;
wire \final_project_fpga|read_y_cr_cb|d1[7]~feeder_combout ;
wire \final_project_fpga|read_y_cr_cb|always0~0_combout ;
wire \final_project_fpga|read_y_cr_cb|en~0_combout ;
wire \final_project_fpga|read_y_cr_cb|en~q ;
wire \final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ;
wire \final_project_fpga|cam_cont|wraddr[0]~1_combout ;
wire \final_project_fpga|cam_cont|wraddr[1]~2_combout ;
wire \final_project_fpga|cam_cont|wraddr[2]~3_combout ;
wire \final_project_fpga|cam_cont|wraddr[3]~4_combout ;
wire \final_project_fpga|cam_cont|wraddr[4]~5_combout ;
wire \final_project_fpga|cam_cont|wraddr[5]~6_combout ;
wire \final_project_fpga|cam_cont|wraddr[6]~7_combout ;
wire \final_project_fpga|cam_cont|wraddr[7]~8_combout ;
wire \final_project_fpga|cam_cont|wraddr[8]~9_combout ;
wire \final_project_fpga|cam_cont|wraddr[9]~10_combout ;
wire \final_project_fpga|cam_cont|wraddr[10]~11_combout ;
wire \final_project_fpga|cam_cont|wraddr[11]~12_combout ;
wire \final_project_fpga|cam_cont|wraddr[12]~13_combout ;
wire \vgaCont|vcnt[0]~10_combout ;
wire \vgaCont|Add3~0_combout ;
wire \vgaCont|Add3~2_combout ;
wire \vgaCont|Add3~1 ;
wire \vgaCont|Add3~3_combout ;
wire \vgaCont|Add3~5_combout ;
wire \vgaCont|Add3~4 ;
wire \vgaCont|Add3~6_combout ;
wire \vgaCont|Add3~8_combout ;
wire \vgaCont|Add3~7 ;
wire \vgaCont|Add3~9_combout ;
wire \vgaCont|Add3~11_combout ;
wire \vgaCont|Add3~10 ;
wire \vgaCont|Add3~12_combout ;
wire \vgaCont|Add3~14_combout ;
wire \vgaCont|vcnt[5]~20_combout ;
wire \vgaCont|Add3~13 ;
wire \vgaCont|Add3~15_combout ;
wire \vgaCont|Add3~17_combout ;
wire \vgaCont|Add3~16 ;
wire \vgaCont|Add3~18_combout ;
wire \vgaCont|Add3~20_combout ;
wire \vgaCont|hcnt[0]~10_combout ;
wire \vgaCont|rdaddr[7]~0_combout ;
wire \vgaCont|rdaddr[8]~1_combout ;
wire \vgaCont|rdaddr[9]~2_combout ;
wire \vgaCont|Add2~0_combout ;
wire \vgaCont|rdaddr[10]~3_combout ;
wire \vgaCont|Add2~2_combout ;
wire \vgaCont|rdaddr[11]~4_combout ;
wire \vgaCont|Add2~4_combout ;
wire \vgaCont|rdaddr[12]~5_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \vgaCont|Add2~7 ;
wire \vgaCont|Add2~8_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~1_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~0_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~2_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~1_combout ;
wire \videoGen|r[0]~0_combout ;
wire \vgaCont|rdaddr[14]~7_combout ;
wire \digital[6]~input_o ;
wire \final_project_fpga|read_y_cr_cb|d1[6]~feeder_combout ;
wire \final_project_fpga|read_y_cr_cb|pixel[6]~feeder_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~3_combout ;
wire \videoGen|r[1]~1_combout ;
wire \digital[5]~input_o ;
wire \final_project_fpga|read_y_cr_cb|pixel[5]~feeder_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~5_combout ;
wire \videoGen|r[2]~2_combout ;
wire \digital[4]~input_o ;
wire \final_project_fpga|read_y_cr_cb|d1[4]~feeder_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~7_combout ;
wire \videoGen|r[3]~3_combout ;
wire \digital[3]~input_o ;
wire \final_project_fpga|read_y_cr_cb|d1[3]~feeder_combout ;
wire \final_project_fpga|read_y_cr_cb|pixel[3]~feeder_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~0_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~8_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~9_combout ;
wire \videoGen|r[4]~4_combout ;
wire \digital[2]~input_o ;
wire \final_project_fpga|read_y_cr_cb|d1[2]~feeder_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~10_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~11_combout ;
wire \videoGen|r[5]~5_combout ;
wire \digital[1]~input_o ;
wire \final_project_fpga|read_y_cr_cb|pixel[1]~feeder_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~13_combout ;
wire \videoGen|r[6]~6_combout ;
wire \digital[0]~input_o ;
wire \final_project_fpga|read_y_cr_cb|d1[0]~feeder_combout ;
wire \final_project_fpga|read_y_cr_cb|pixel[0]~feeder_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout ;
wire \videoGen|r[7]~7_combout ;
wire [4:0] \vgapll|altpll_component|auto_generated|wire_pll1_clk ;
wire [1:0] \final_project_fpga|counter ;
wire [15:0] \final_project_fpga|read_y_cr_cb|pixel ;
wire [7:0] \final_project_fpga|read_y_cr_cb|d1 ;
wire [9:0] \final_project_fpga|cam_cont|y ;
wire [9:0] \final_project_fpga|cam_cont|x ;
wire [9:0] \vgaCont|vcnt ;
wire [9:0] \vgaCont|hcnt ;
wire [1:0] \RAM_inst|altsyncram_component|auto_generated|out_address_reg_b ;
wire [1:0] \RAM_inst|altsyncram_component|auto_generated|address_reg_b ;
wire [2:0] \RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w ;
wire [2:0] \RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w ;

wire [4:0] \vgapll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;

assign \vgapll|altpll_component|auto_generated|wire_pll1_clk [0] = \vgapll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \vgapll|altpll_component|auto_generated|wire_pll1_clk [1] = \vgapll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \vgapll|altpll_component|auto_generated|wire_pll1_clk [2] = \vgapll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \vgapll|altpll_component|auto_generated|wire_pll1_clk [3] = \vgapll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \vgapll|altpll_component|auto_generated|wire_pll1_clk [4] = \vgapll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

// Location: FF_X24_Y12_N7
dffeas \final_project_fpga|cam_cont|y[3] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[7]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[3] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [7]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [6]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode563w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [6]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [5]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [5]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [4]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode563w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [4]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode563w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [3]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [2]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [1]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode563w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [1]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [0]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[3]~16 (
// Equation(s):
// \final_project_fpga|cam_cont|y[3]~16_combout  = (\final_project_fpga|cam_cont|y [3] & (!\final_project_fpga|cam_cont|y[2]~15 )) # (!\final_project_fpga|cam_cont|y [3] & ((\final_project_fpga|cam_cont|y[2]~15 ) # (GND)))
// \final_project_fpga|cam_cont|y[3]~17  = CARRY((!\final_project_fpga|cam_cont|y[2]~15 ) # (!\final_project_fpga|cam_cont|y [3]))

	.dataa(\final_project_fpga|cam_cont|y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[2]~15 ),
	.combout(\final_project_fpga|cam_cont|y[3]~16_combout ),
	.cout(\final_project_fpga|cam_cont|y[3]~17 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[3]~16 .lut_mask = 16'h5A5F;
defparam \final_project_fpga|cam_cont|y[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \final_project_fpga|cam_cont|x[3] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[3] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[3]~17 (
// Equation(s):
// \final_project_fpga|cam_cont|x[3]~17_combout  = (\final_project_fpga|cam_cont|x [3] & (!\final_project_fpga|cam_cont|x[2]~16 )) # (!\final_project_fpga|cam_cont|x [3] & ((\final_project_fpga|cam_cont|x[2]~16 ) # (GND)))
// \final_project_fpga|cam_cont|x[3]~18  = CARRY((!\final_project_fpga|cam_cont|x[2]~16 ) # (!\final_project_fpga|cam_cont|x [3]))

	.dataa(\final_project_fpga|cam_cont|x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[2]~16 ),
	.combout(\final_project_fpga|cam_cont|x[3]~17_combout ),
	.cout(\final_project_fpga|cam_cont|x[3]~18 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[3]~17 .lut_mask = 16'h5A5F;
defparam \final_project_fpga|cam_cont|x[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneiii_lcell_comb \vgaCont|LessThan8~2 (
// Equation(s):
// \vgaCont|LessThan8~2_combout  = (!\vgaCont|vcnt [0] & !\vgaCont|vcnt [1])

	.dataa(gnd),
	.datab(\vgaCont|vcnt [0]),
	.datac(gnd),
	.datad(\vgaCont|vcnt [1]),
	.cin(gnd),
	.combout(\vgaCont|LessThan8~2_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan8~2 .lut_mask = 16'h0033;
defparam \vgaCont|LessThan8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneiii_lcell_comb \vgaCont|LessThan1~0 (
// Equation(s):
// \vgaCont|LessThan1~0_combout  = (\vgaCont|LessThan8~1_combout  & ((\vgaCont|LessThan8~2_combout ) # ((!\vgaCont|vcnt [3]) # (!\vgaCont|vcnt [2]))))

	.dataa(\vgaCont|LessThan8~1_combout ),
	.datab(\vgaCont|LessThan8~2_combout ),
	.datac(\vgaCont|vcnt [2]),
	.datad(\vgaCont|vcnt [3]),
	.cin(gnd),
	.combout(\vgaCont|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan1~0 .lut_mask = 16'h8AAA;
defparam \vgaCont|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneiii_lcell_comb \vgaCont|rden~2 (
// Equation(s):
// \vgaCont|rden~2_combout  = (!\vgaCont|vcnt [9] & (!\vgaCont|vcnt [8] & ((\vgaCont|hcnt [8]) # (\vgaCont|hcnt [7]))))

	.dataa(\vgaCont|hcnt [8]),
	.datab(\vgaCont|vcnt [9]),
	.datac(\vgaCont|hcnt [7]),
	.datad(\vgaCont|vcnt [8]),
	.cin(gnd),
	.combout(\vgaCont|rden~2_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rden~2 .lut_mask = 16'h0032;
defparam \vgaCont|rden~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneiii_lcell_comb \vgaCont|rden~3 (
// Equation(s):
// \vgaCont|rden~3_combout  = (\vgaCont|rden~2_combout  & (((!\vgaCont|LessThan8~2_combout  & \vgaCont|vcnt [2])) # (!\vgaCont|LessThan8~0_combout )))

	.dataa(\vgaCont|rden~2_combout ),
	.datab(\vgaCont|LessThan8~0_combout ),
	.datac(\vgaCont|LessThan8~2_combout ),
	.datad(\vgaCont|vcnt [2]),
	.cin(gnd),
	.combout(\vgaCont|rden~3_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rden~3 .lut_mask = 16'h2A22;
defparam \vgaCont|rden~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneiii_lcell_comb \vgaCont|LessThan6~0 (
// Equation(s):
// \vgaCont|LessThan6~0_combout  = (!\vgaCont|hcnt [4] & (!\vgaCont|hcnt [6] & (!\vgaCont|hcnt [5] & !\vgaCont|hcnt [8])))

	.dataa(\vgaCont|hcnt [4]),
	.datab(\vgaCont|hcnt [6]),
	.datac(\vgaCont|hcnt [5]),
	.datad(\vgaCont|hcnt [8]),
	.cin(gnd),
	.combout(\vgaCont|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan6~0 .lut_mask = 16'h0001;
defparam \vgaCont|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~2 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~2_combout  = (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # 
// (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~2 .lut_mask = 16'hF4A4;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~6 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout  = (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) # 
// (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~6 .lut_mask = 16'hFA0C;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~12 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~12_combout  = (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ) # 
// (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & 
// ((!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~12 .lut_mask = 16'hF0CA;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N15
dffeas \final_project_fpga|dataclk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|dataclk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|dataclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|dataclk .is_wysiwyg = "true";
defparam \final_project_fpga|dataclk .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y11_N1
dffeas \final_project_fpga|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|counter[0] .is_wysiwyg = "true";
defparam \final_project_fpga|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N14
cycloneiii_lcell_comb \final_project_fpga|dataclk~0 (
// Equation(s):
// \final_project_fpga|dataclk~0_combout  = !\final_project_fpga|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|counter [0]),
	.cin(gnd),
	.combout(\final_project_fpga|dataclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|dataclk~0 .lut_mask = 16'h00FF;
defparam \final_project_fpga|dataclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N0
cycloneiii_lcell_comb \final_project_fpga|counter[0]~0 (
// Equation(s):
// \final_project_fpga|counter[0]~0_combout  = !\final_project_fpga|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\final_project_fpga|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_project_fpga|counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|counter[0]~0 .lut_mask = 16'h0F0F;
defparam \final_project_fpga|counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \final_project_fpga|dataclk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\final_project_fpga|dataclk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\final_project_fpga|dataclk~clkctrl_outclk ));
// synopsys translate_off
defparam \final_project_fpga|dataclk~clkctrl .clock_type = "global clock";
defparam \final_project_fpga|dataclk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneiii_io_obuf \xclk~output (
	.i(\clk~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(xclk),
	.obar());
// synopsys translate_off
defparam \xclk~output .bus_hold = "false";
defparam \xclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneiii_io_obuf \poopen~output (
	.i(\final_project_fpga|cam_cont|wren~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(poopen),
	.obar());
// synopsys translate_off
defparam \poopen~output .bus_hold = "false";
defparam \poopen~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneiii_io_obuf \vgaclk~output (
	.i(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_vgaclk_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vgaclk),
	.obar());
// synopsys translate_off
defparam \vgaclk~output .bus_hold = "false";
defparam \vgaclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneiii_io_obuf \hsync~output (
	.i(\vgaCont|hsync~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneiii_io_obuf \vsync~output (
	.i(\vgaCont|vsync~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneiii_io_obuf \sync_b~output (
	.i(\vgaCont|sync_b~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_b),
	.obar());
// synopsys translate_off
defparam \sync_b~output .bus_hold = "false";
defparam \sync_b~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneiii_io_obuf \r[0]~output (
	.i(\videoGen|r[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[0]),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneiii_io_obuf \r[1]~output (
	.i(\videoGen|r[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[1]),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneiii_io_obuf \r[2]~output (
	.i(\videoGen|r[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[2]),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneiii_io_obuf \r[3]~output (
	.i(\videoGen|r[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[3]),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneiii_io_obuf \r[4]~output (
	.i(\videoGen|r[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[4]),
	.obar());
// synopsys translate_off
defparam \r[4]~output .bus_hold = "false";
defparam \r[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneiii_io_obuf \r[5]~output (
	.i(\videoGen|r[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[5]),
	.obar());
// synopsys translate_off
defparam \r[5]~output .bus_hold = "false";
defparam \r[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneiii_io_obuf \r[6]~output (
	.i(\videoGen|r[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[6]),
	.obar());
// synopsys translate_off
defparam \r[6]~output .bus_hold = "false";
defparam \r[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneiii_io_obuf \r[7]~output (
	.i(\videoGen|r[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[7]),
	.obar());
// synopsys translate_off
defparam \r[7]~output .bus_hold = "false";
defparam \r[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneiii_io_obuf \g[0]~output (
	.i(\videoGen|r[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[0]),
	.obar());
// synopsys translate_off
defparam \g[0]~output .bus_hold = "false";
defparam \g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneiii_io_obuf \g[1]~output (
	.i(\videoGen|r[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[1]),
	.obar());
// synopsys translate_off
defparam \g[1]~output .bus_hold = "false";
defparam \g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneiii_io_obuf \g[2]~output (
	.i(\videoGen|r[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[2]),
	.obar());
// synopsys translate_off
defparam \g[2]~output .bus_hold = "false";
defparam \g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneiii_io_obuf \g[3]~output (
	.i(\videoGen|r[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[3]),
	.obar());
// synopsys translate_off
defparam \g[3]~output .bus_hold = "false";
defparam \g[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneiii_io_obuf \g[4]~output (
	.i(\videoGen|r[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[4]),
	.obar());
// synopsys translate_off
defparam \g[4]~output .bus_hold = "false";
defparam \g[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneiii_io_obuf \g[5]~output (
	.i(\videoGen|r[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[5]),
	.obar());
// synopsys translate_off
defparam \g[5]~output .bus_hold = "false";
defparam \g[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneiii_io_obuf \g[6]~output (
	.i(\videoGen|r[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[6]),
	.obar());
// synopsys translate_off
defparam \g[6]~output .bus_hold = "false";
defparam \g[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneiii_io_obuf \g[7]~output (
	.i(\videoGen|r[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[7]),
	.obar());
// synopsys translate_off
defparam \g[7]~output .bus_hold = "false";
defparam \g[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneiii_io_obuf \b[0]~output (
	.i(\videoGen|r[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[0]),
	.obar());
// synopsys translate_off
defparam \b[0]~output .bus_hold = "false";
defparam \b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneiii_io_obuf \b[1]~output (
	.i(\videoGen|r[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[1]),
	.obar());
// synopsys translate_off
defparam \b[1]~output .bus_hold = "false";
defparam \b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneiii_io_obuf \b[2]~output (
	.i(\videoGen|r[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[2]),
	.obar());
// synopsys translate_off
defparam \b[2]~output .bus_hold = "false";
defparam \b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneiii_io_obuf \b[3]~output (
	.i(\videoGen|r[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[3]),
	.obar());
// synopsys translate_off
defparam \b[3]~output .bus_hold = "false";
defparam \b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneiii_io_obuf \b[4]~output (
	.i(\videoGen|r[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[4]),
	.obar());
// synopsys translate_off
defparam \b[4]~output .bus_hold = "false";
defparam \b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneiii_io_obuf \b[5]~output (
	.i(\videoGen|r[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[5]),
	.obar());
// synopsys translate_off
defparam \b[5]~output .bus_hold = "false";
defparam \b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneiii_io_obuf \b[6]~output (
	.i(\videoGen|r[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[6]),
	.obar());
// synopsys translate_off
defparam \b[6]~output .bus_hold = "false";
defparam \b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneiii_io_obuf \b[7]~output (
	.i(\videoGen|r[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[7]),
	.obar());
// synopsys translate_off
defparam \b[7]~output .bus_hold = "false";
defparam \b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneiii_io_obuf \grey[0]~output (
	.i(\videoGen|r[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grey[0]),
	.obar());
// synopsys translate_off
defparam \grey[0]~output .bus_hold = "false";
defparam \grey[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneiii_io_obuf \grey[1]~output (
	.i(\videoGen|r[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grey[1]),
	.obar());
// synopsys translate_off
defparam \grey[1]~output .bus_hold = "false";
defparam \grey[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneiii_io_obuf \grey[2]~output (
	.i(\videoGen|r[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grey[2]),
	.obar());
// synopsys translate_off
defparam \grey[2]~output .bus_hold = "false";
defparam \grey[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneiii_io_obuf \grey[3]~output (
	.i(\videoGen|r[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grey[3]),
	.obar());
// synopsys translate_off
defparam \grey[3]~output .bus_hold = "false";
defparam \grey[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneiii_io_obuf \grey[4]~output (
	.i(\videoGen|r[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grey[4]),
	.obar());
// synopsys translate_off
defparam \grey[4]~output .bus_hold = "false";
defparam \grey[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneiii_io_obuf \grey[5]~output (
	.i(\videoGen|r[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grey[5]),
	.obar());
// synopsys translate_off
defparam \grey[5]~output .bus_hold = "false";
defparam \grey[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneiii_io_obuf \grey[6]~output (
	.i(\videoGen|r[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grey[6]),
	.obar());
// synopsys translate_off
defparam \grey[6]~output .bus_hold = "false";
defparam \grey[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneiii_io_obuf \grey[7]~output (
	.i(\videoGen|r[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grey[7]),
	.obar());
// synopsys translate_off
defparam \grey[7]~output .bus_hold = "false";
defparam \grey[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[0]~11 (
// Equation(s):
// \final_project_fpga|cam_cont|x[0]~11_combout  = \final_project_fpga|cam_cont|x [0] $ (VCC)
// \final_project_fpga|cam_cont|x[0]~12  = CARRY(\final_project_fpga|cam_cont|x [0])

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|x[0]~11_combout ),
	.cout(\final_project_fpga|cam_cont|x[0]~12 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[0]~11 .lut_mask = 16'h33CC;
defparam \final_project_fpga|cam_cont|x[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneiii_io_ibuf \href~input (
	.i(href),
	.ibar(gnd),
	.o(\href~input_o ));
// synopsys translate_off
defparam \href~input .bus_hold = "false";
defparam \href~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneiii_io_ibuf \vref~input (
	.i(vref),
	.ibar(gnd),
	.o(\vref~input_o ));
// synopsys translate_off
defparam \vref~input .bus_hold = "false";
defparam \vref~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneiii_lcell_comb \final_project_fpga|cam_cont|oldhref~feeder (
// Equation(s):
// \final_project_fpga|cam_cont|oldhref~feeder_combout  = \href~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\href~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|oldhref~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|oldhref~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|cam_cont|oldhref~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \final_project_fpga|cam_cont|oldhref (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|oldhref~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|oldhref~q ),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|oldhref .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|oldhref .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[8]~10 (
// Equation(s):
// \final_project_fpga|cam_cont|x[8]~10_combout  = (\vref~input_o ) # ((\href~input_o  & !\final_project_fpga|cam_cont|oldhref~q ))

	.dataa(gnd),
	.datab(\href~input_o ),
	.datac(\vref~input_o ),
	.datad(\final_project_fpga|cam_cont|oldhref~q ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[8]~10 .lut_mask = 16'hF0FC;
defparam \final_project_fpga|cam_cont|x[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[8]~23 (
// Equation(s):
// \final_project_fpga|cam_cont|x[8]~23_combout  = (\vref~input_o ) # (\href~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vref~input_o ),
	.datad(\href~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|x[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[8]~23 .lut_mask = 16'hFFF0;
defparam \final_project_fpga|cam_cont|x[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \final_project_fpga|cam_cont|x[0] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[0] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[1]~13 (
// Equation(s):
// \final_project_fpga|cam_cont|x[1]~13_combout  = (\final_project_fpga|cam_cont|x [1] & (!\final_project_fpga|cam_cont|x[0]~12 )) # (!\final_project_fpga|cam_cont|x [1] & ((\final_project_fpga|cam_cont|x[0]~12 ) # (GND)))
// \final_project_fpga|cam_cont|x[1]~14  = CARRY((!\final_project_fpga|cam_cont|x[0]~12 ) # (!\final_project_fpga|cam_cont|x [1]))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[0]~12 ),
	.combout(\final_project_fpga|cam_cont|x[1]~13_combout ),
	.cout(\final_project_fpga|cam_cont|x[1]~14 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[1]~13 .lut_mask = 16'h3C3F;
defparam \final_project_fpga|cam_cont|x[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \final_project_fpga|cam_cont|x[1] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[1] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[2]~15 (
// Equation(s):
// \final_project_fpga|cam_cont|x[2]~15_combout  = (\final_project_fpga|cam_cont|x [2] & (\final_project_fpga|cam_cont|x[1]~14  $ (GND))) # (!\final_project_fpga|cam_cont|x [2] & (!\final_project_fpga|cam_cont|x[1]~14  & VCC))
// \final_project_fpga|cam_cont|x[2]~16  = CARRY((\final_project_fpga|cam_cont|x [2] & !\final_project_fpga|cam_cont|x[1]~14 ))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[1]~14 ),
	.combout(\final_project_fpga|cam_cont|x[2]~15_combout ),
	.cout(\final_project_fpga|cam_cont|x[2]~16 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[2]~15 .lut_mask = 16'hC30C;
defparam \final_project_fpga|cam_cont|x[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \final_project_fpga|cam_cont|x[2] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[2] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[4]~19 (
// Equation(s):
// \final_project_fpga|cam_cont|x[4]~19_combout  = (\final_project_fpga|cam_cont|x [4] & (\final_project_fpga|cam_cont|x[3]~18  $ (GND))) # (!\final_project_fpga|cam_cont|x [4] & (!\final_project_fpga|cam_cont|x[3]~18  & VCC))
// \final_project_fpga|cam_cont|x[4]~20  = CARRY((\final_project_fpga|cam_cont|x [4] & !\final_project_fpga|cam_cont|x[3]~18 ))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[3]~18 ),
	.combout(\final_project_fpga|cam_cont|x[4]~19_combout ),
	.cout(\final_project_fpga|cam_cont|x[4]~20 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[4]~19 .lut_mask = 16'hC30C;
defparam \final_project_fpga|cam_cont|x[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \final_project_fpga|cam_cont|x[4] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[4] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[5]~21 (
// Equation(s):
// \final_project_fpga|cam_cont|x[5]~21_combout  = (\final_project_fpga|cam_cont|x [5] & (!\final_project_fpga|cam_cont|x[4]~20 )) # (!\final_project_fpga|cam_cont|x [5] & ((\final_project_fpga|cam_cont|x[4]~20 ) # (GND)))
// \final_project_fpga|cam_cont|x[5]~22  = CARRY((!\final_project_fpga|cam_cont|x[4]~20 ) # (!\final_project_fpga|cam_cont|x [5]))

	.dataa(\final_project_fpga|cam_cont|x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[4]~20 ),
	.combout(\final_project_fpga|cam_cont|x[5]~21_combout ),
	.cout(\final_project_fpga|cam_cont|x[5]~22 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[5]~21 .lut_mask = 16'h5A5F;
defparam \final_project_fpga|cam_cont|x[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \final_project_fpga|cam_cont|x[5] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[5] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[6]~24 (
// Equation(s):
// \final_project_fpga|cam_cont|x[6]~24_combout  = (\final_project_fpga|cam_cont|x [6] & (\final_project_fpga|cam_cont|x[5]~22  $ (GND))) # (!\final_project_fpga|cam_cont|x [6] & (!\final_project_fpga|cam_cont|x[5]~22  & VCC))
// \final_project_fpga|cam_cont|x[6]~25  = CARRY((\final_project_fpga|cam_cont|x [6] & !\final_project_fpga|cam_cont|x[5]~22 ))

	.dataa(\final_project_fpga|cam_cont|x [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[5]~22 ),
	.combout(\final_project_fpga|cam_cont|x[6]~24_combout ),
	.cout(\final_project_fpga|cam_cont|x[6]~25 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[6]~24 .lut_mask = 16'hA50A;
defparam \final_project_fpga|cam_cont|x[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[7]~26 (
// Equation(s):
// \final_project_fpga|cam_cont|x[7]~26_combout  = (\final_project_fpga|cam_cont|x [7] & (!\final_project_fpga|cam_cont|x[6]~25 )) # (!\final_project_fpga|cam_cont|x [7] & ((\final_project_fpga|cam_cont|x[6]~25 ) # (GND)))
// \final_project_fpga|cam_cont|x[7]~27  = CARRY((!\final_project_fpga|cam_cont|x[6]~25 ) # (!\final_project_fpga|cam_cont|x [7]))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[6]~25 ),
	.combout(\final_project_fpga|cam_cont|x[7]~26_combout ),
	.cout(\final_project_fpga|cam_cont|x[7]~27 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[7]~26 .lut_mask = 16'h3C3F;
defparam \final_project_fpga|cam_cont|x[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \final_project_fpga|cam_cont|x[7] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[7] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[8]~28 (
// Equation(s):
// \final_project_fpga|cam_cont|x[8]~28_combout  = (\final_project_fpga|cam_cont|x [8] & (\final_project_fpga|cam_cont|x[7]~27  $ (GND))) # (!\final_project_fpga|cam_cont|x [8] & (!\final_project_fpga|cam_cont|x[7]~27  & VCC))
// \final_project_fpga|cam_cont|x[8]~29  = CARRY((\final_project_fpga|cam_cont|x [8] & !\final_project_fpga|cam_cont|x[7]~27 ))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|x [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[7]~27 ),
	.combout(\final_project_fpga|cam_cont|x[8]~28_combout ),
	.cout(\final_project_fpga|cam_cont|x[8]~29 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[8]~28 .lut_mask = 16'hC30C;
defparam \final_project_fpga|cam_cont|x[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \final_project_fpga|cam_cont|x[8] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[8] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \final_project_fpga|cam_cont|x[6] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[6] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wren~0 (
// Equation(s):
// \final_project_fpga|cam_cont|wren~0_combout  = (!\final_project_fpga|cam_cont|x [8] & (((!\final_project_fpga|cam_cont|x [5] & !\final_project_fpga|cam_cont|x [6])) # (!\final_project_fpga|cam_cont|x [7])))

	.dataa(\final_project_fpga|cam_cont|x [7]),
	.datab(\final_project_fpga|cam_cont|x [5]),
	.datac(\final_project_fpga|cam_cont|x [8]),
	.datad(\final_project_fpga|cam_cont|x [6]),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wren~0 .lut_mask = 16'h0507;
defparam \final_project_fpga|cam_cont|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[0]~10 (
// Equation(s):
// \final_project_fpga|cam_cont|y[0]~10_combout  = \final_project_fpga|cam_cont|y [0] $ (VCC)
// \final_project_fpga|cam_cont|y[0]~11  = CARRY(\final_project_fpga|cam_cont|y [0])

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|y[0]~10_combout ),
	.cout(\final_project_fpga|cam_cont|y[0]~11 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[0]~10 .lut_mask = 16'h33CC;
defparam \final_project_fpga|cam_cont|y[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneiii_lcell_comb \final_project_fpga|cam_cont|firstVref~0 (
// Equation(s):
// \final_project_fpga|cam_cont|firstVref~0_combout  = (\vref~input_o ) # ((\final_project_fpga|cam_cont|firstVref~q  & ((\final_project_fpga|cam_cont|oldhref~q ) # (!\href~input_o ))))

	.dataa(\final_project_fpga|cam_cont|oldhref~q ),
	.datab(\vref~input_o ),
	.datac(\final_project_fpga|cam_cont|firstVref~q ),
	.datad(\href~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|firstVref~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|firstVref~0 .lut_mask = 16'hECFC;
defparam \final_project_fpga|cam_cont|firstVref~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \final_project_fpga|cam_cont|firstVref (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|firstVref~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|firstVref~q ),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|firstVref .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|firstVref .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[7]~18 (
// Equation(s):
// \final_project_fpga|cam_cont|y[7]~18_combout  = (\vref~input_o ) # (\final_project_fpga|cam_cont|firstVref~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vref~input_o ),
	.datad(\final_project_fpga|cam_cont|firstVref~q ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|y[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[7]~18 .lut_mask = 16'hFFF0;
defparam \final_project_fpga|cam_cont|y[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \final_project_fpga|cam_cont|y[0] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[7]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[0] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[1]~12 (
// Equation(s):
// \final_project_fpga|cam_cont|y[1]~12_combout  = (\final_project_fpga|cam_cont|y [1] & (!\final_project_fpga|cam_cont|y[0]~11 )) # (!\final_project_fpga|cam_cont|y [1] & ((\final_project_fpga|cam_cont|y[0]~11 ) # (GND)))
// \final_project_fpga|cam_cont|y[1]~13  = CARRY((!\final_project_fpga|cam_cont|y[0]~11 ) # (!\final_project_fpga|cam_cont|y [1]))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[0]~11 ),
	.combout(\final_project_fpga|cam_cont|y[1]~12_combout ),
	.cout(\final_project_fpga|cam_cont|y[1]~13 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[1]~12 .lut_mask = 16'h3C3F;
defparam \final_project_fpga|cam_cont|y[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \final_project_fpga|cam_cont|y[1] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[7]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[1] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[2]~14 (
// Equation(s):
// \final_project_fpga|cam_cont|y[2]~14_combout  = (\final_project_fpga|cam_cont|y [2] & (\final_project_fpga|cam_cont|y[1]~13  $ (GND))) # (!\final_project_fpga|cam_cont|y [2] & (!\final_project_fpga|cam_cont|y[1]~13  & VCC))
// \final_project_fpga|cam_cont|y[2]~15  = CARRY((\final_project_fpga|cam_cont|y [2] & !\final_project_fpga|cam_cont|y[1]~13 ))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[1]~13 ),
	.combout(\final_project_fpga|cam_cont|y[2]~14_combout ),
	.cout(\final_project_fpga|cam_cont|y[2]~15 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[2]~14 .lut_mask = 16'hC30C;
defparam \final_project_fpga|cam_cont|y[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \final_project_fpga|cam_cont|y[2] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[7]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[2] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[4]~19 (
// Equation(s):
// \final_project_fpga|cam_cont|y[4]~19_combout  = (\final_project_fpga|cam_cont|y [4] & (\final_project_fpga|cam_cont|y[3]~17  $ (GND))) # (!\final_project_fpga|cam_cont|y [4] & (!\final_project_fpga|cam_cont|y[3]~17  & VCC))
// \final_project_fpga|cam_cont|y[4]~20  = CARRY((\final_project_fpga|cam_cont|y [4] & !\final_project_fpga|cam_cont|y[3]~17 ))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[3]~17 ),
	.combout(\final_project_fpga|cam_cont|y[4]~19_combout ),
	.cout(\final_project_fpga|cam_cont|y[4]~20 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[4]~19 .lut_mask = 16'hC30C;
defparam \final_project_fpga|cam_cont|y[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \final_project_fpga|cam_cont|y[4] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[7]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[4] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[5]~21 (
// Equation(s):
// \final_project_fpga|cam_cont|y[5]~21_combout  = (\final_project_fpga|cam_cont|y [5] & (!\final_project_fpga|cam_cont|y[4]~20 )) # (!\final_project_fpga|cam_cont|y [5] & ((\final_project_fpga|cam_cont|y[4]~20 ) # (GND)))
// \final_project_fpga|cam_cont|y[5]~22  = CARRY((!\final_project_fpga|cam_cont|y[4]~20 ) # (!\final_project_fpga|cam_cont|y [5]))

	.dataa(\final_project_fpga|cam_cont|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[4]~20 ),
	.combout(\final_project_fpga|cam_cont|y[5]~21_combout ),
	.cout(\final_project_fpga|cam_cont|y[5]~22 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[5]~21 .lut_mask = 16'h5A5F;
defparam \final_project_fpga|cam_cont|y[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[6]~23 (
// Equation(s):
// \final_project_fpga|cam_cont|y[6]~23_combout  = (\final_project_fpga|cam_cont|y [6] & (\final_project_fpga|cam_cont|y[5]~22  $ (GND))) # (!\final_project_fpga|cam_cont|y [6] & (!\final_project_fpga|cam_cont|y[5]~22  & VCC))
// \final_project_fpga|cam_cont|y[6]~24  = CARRY((\final_project_fpga|cam_cont|y [6] & !\final_project_fpga|cam_cont|y[5]~22 ))

	.dataa(\final_project_fpga|cam_cont|y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[5]~22 ),
	.combout(\final_project_fpga|cam_cont|y[6]~23_combout ),
	.cout(\final_project_fpga|cam_cont|y[6]~24 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[6]~23 .lut_mask = 16'hA50A;
defparam \final_project_fpga|cam_cont|y[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \final_project_fpga|cam_cont|y[6] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[7]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[6] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \final_project_fpga|cam_cont|y[5] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[7]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[5] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneiii_lcell_comb \final_project_fpga|cam_cont|LessThan1~0 (
// Equation(s):
// \final_project_fpga|cam_cont|LessThan1~0_combout  = (((!\final_project_fpga|cam_cont|y [5]) # (!\final_project_fpga|cam_cont|y [6])) # (!\final_project_fpga|cam_cont|y [4])) # (!\final_project_fpga|cam_cont|y [3])

	.dataa(\final_project_fpga|cam_cont|y [3]),
	.datab(\final_project_fpga|cam_cont|y [4]),
	.datac(\final_project_fpga|cam_cont|y [6]),
	.datad(\final_project_fpga|cam_cont|y [5]),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \final_project_fpga|cam_cont|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[7]~25 (
// Equation(s):
// \final_project_fpga|cam_cont|y[7]~25_combout  = (\final_project_fpga|cam_cont|y [7] & (!\final_project_fpga|cam_cont|y[6]~24 )) # (!\final_project_fpga|cam_cont|y [7] & ((\final_project_fpga|cam_cont|y[6]~24 ) # (GND)))
// \final_project_fpga|cam_cont|y[7]~26  = CARRY((!\final_project_fpga|cam_cont|y[6]~24 ) # (!\final_project_fpga|cam_cont|y [7]))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[6]~24 ),
	.combout(\final_project_fpga|cam_cont|y[7]~25_combout ),
	.cout(\final_project_fpga|cam_cont|y[7]~26 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[7]~25 .lut_mask = 16'h3C3F;
defparam \final_project_fpga|cam_cont|y[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \final_project_fpga|cam_cont|y[7] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[7]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[7] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[8]~27 (
// Equation(s):
// \final_project_fpga|cam_cont|y[8]~27_combout  = (\final_project_fpga|cam_cont|y [8] & (\final_project_fpga|cam_cont|y[7]~26  $ (GND))) # (!\final_project_fpga|cam_cont|y [8] & (!\final_project_fpga|cam_cont|y[7]~26  & VCC))
// \final_project_fpga|cam_cont|y[8]~28  = CARRY((\final_project_fpga|cam_cont|y [8] & !\final_project_fpga|cam_cont|y[7]~26 ))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[7]~26 ),
	.combout(\final_project_fpga|cam_cont|y[8]~27_combout ),
	.cout(\final_project_fpga|cam_cont|y[8]~28 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[8]~27 .lut_mask = 16'hC30C;
defparam \final_project_fpga|cam_cont|y[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \final_project_fpga|cam_cont|y[8] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[7]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[8] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[9]~29 (
// Equation(s):
// \final_project_fpga|cam_cont|y[9]~29_combout  = \final_project_fpga|cam_cont|y[8]~28  $ (\final_project_fpga|cam_cont|y [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|cam_cont|y [9]),
	.cin(\final_project_fpga|cam_cont|y[8]~28 ),
	.combout(\final_project_fpga|cam_cont|y[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[9]~29 .lut_mask = 16'h0FF0;
defparam \final_project_fpga|cam_cont|y[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \final_project_fpga|cam_cont|y[9] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[7]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[9] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[9]~30 (
// Equation(s):
// \final_project_fpga|cam_cont|x[9]~30_combout  = \final_project_fpga|cam_cont|x[8]~29  $ (\final_project_fpga|cam_cont|x [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|cam_cont|x [9]),
	.cin(\final_project_fpga|cam_cont|x[8]~29 ),
	.combout(\final_project_fpga|cam_cont|x[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[9]~30 .lut_mask = 16'h0FF0;
defparam \final_project_fpga|cam_cont|x[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \final_project_fpga|cam_cont|x[9] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[8]~10_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[9] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wren~1 (
// Equation(s):
// \final_project_fpga|cam_cont|wren~1_combout  = (!\final_project_fpga|cam_cont|y [8] & (!\final_project_fpga|cam_cont|y [9] & (!\final_project_fpga|cam_cont|y [7] & !\final_project_fpga|cam_cont|x [9])))

	.dataa(\final_project_fpga|cam_cont|y [8]),
	.datab(\final_project_fpga|cam_cont|y [9]),
	.datac(\final_project_fpga|cam_cont|y [7]),
	.datad(\final_project_fpga|cam_cont|x [9]),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wren~1 .lut_mask = 16'h0001;
defparam \final_project_fpga|cam_cont|wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wren~2 (
// Equation(s):
// \final_project_fpga|cam_cont|wren~2_combout  = (\final_project_fpga|cam_cont|wren~0_combout  & (\final_project_fpga|cam_cont|LessThan1~0_combout  & \final_project_fpga|cam_cont|wren~1_combout ))

	.dataa(\final_project_fpga|cam_cont|wren~0_combout ),
	.datab(gnd),
	.datac(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.datad(\final_project_fpga|cam_cont|wren~1_combout ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wren~2_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wren~2 .lut_mask = 16'hA000;
defparam \final_project_fpga|cam_cont|wren~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_2
cycloneiii_pll \vgapll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\vgapll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\vgapll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\vgapll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \vgapll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \vgapll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \vgapll|altpll_component|auto_generated|pll1 .c0_high = 9;
defparam \vgapll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \vgapll|altpll_component|auto_generated|pll1 .c0_low = 9;
defparam \vgapll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \vgapll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \vgapll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \vgapll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \vgapll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \vgapll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \vgapll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \vgapll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \vgapll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \vgapll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk0_divide_by = 27;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 17;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \vgapll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \vgapll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 25000;
defparam \vgapll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \vgapll|altpll_component|auto_generated|pll1 .m = 34;
defparam \vgapll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \vgapll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .n = 3;
defparam \vgapll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \vgapll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \vgapll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \vgapll|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6749;
defparam \vgapll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \vgapll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \vgapll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 275;
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_PLL2E0
cycloneiii_clkctrl \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_vgaclk (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vgapll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_vgaclk_outclk ));
// synopsys translate_off
defparam \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_vgaclk .clock_type = "external clock output";
defparam \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_vgaclk .ena_register_mode = "double register";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneiii_lcell_comb \vgaCont|hcnt[0]~10 (
// Equation(s):
// \vgaCont|hcnt[0]~10_combout  = \vgaCont|hcnt [0] $ (VCC)
// \vgaCont|hcnt[0]~11  = CARRY(\vgaCont|hcnt [0])

	.dataa(\vgaCont|hcnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vgaCont|hcnt[0]~10_combout ),
	.cout(\vgaCont|hcnt[0]~11 ));
// synopsys translate_off
defparam \vgaCont|hcnt[0]~10 .lut_mask = 16'h55AA;
defparam \vgaCont|hcnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneiii_lcell_comb \vgaCont|hcnt[1]~12 (
// Equation(s):
// \vgaCont|hcnt[1]~12_combout  = (\vgaCont|hcnt [1] & (!\vgaCont|hcnt[0]~11 )) # (!\vgaCont|hcnt [1] & ((\vgaCont|hcnt[0]~11 ) # (GND)))
// \vgaCont|hcnt[1]~13  = CARRY((!\vgaCont|hcnt[0]~11 ) # (!\vgaCont|hcnt [1]))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[0]~11 ),
	.combout(\vgaCont|hcnt[1]~12_combout ),
	.cout(\vgaCont|hcnt[1]~13 ));
// synopsys translate_off
defparam \vgaCont|hcnt[1]~12 .lut_mask = 16'h3C3F;
defparam \vgaCont|hcnt[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneiii_lcell_comb \vgaCont|hcnt[8]~26 (
// Equation(s):
// \vgaCont|hcnt[8]~26_combout  = (\vgaCont|hcnt [8] & (\vgaCont|hcnt[7]~25  $ (GND))) # (!\vgaCont|hcnt [8] & (!\vgaCont|hcnt[7]~25  & VCC))
// \vgaCont|hcnt[8]~27  = CARRY((\vgaCont|hcnt [8] & !\vgaCont|hcnt[7]~25 ))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[7]~25 ),
	.combout(\vgaCont|hcnt[8]~26_combout ),
	.cout(\vgaCont|hcnt[8]~27 ));
// synopsys translate_off
defparam \vgaCont|hcnt[8]~26 .lut_mask = 16'hC30C;
defparam \vgaCont|hcnt[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneiii_lcell_comb \vgaCont|hcnt[9]~28 (
// Equation(s):
// \vgaCont|hcnt[9]~28_combout  = \vgaCont|hcnt [9] $ (\vgaCont|hcnt[8]~27 )

	.dataa(\vgaCont|hcnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vgaCont|hcnt[8]~27 ),
	.combout(\vgaCont|hcnt[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|hcnt[9]~28 .lut_mask = 16'h5A5A;
defparam \vgaCont|hcnt[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \vgaCont|hcnt[9] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[9] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneiii_lcell_comb \vgaCont|hcnt[5]~20 (
// Equation(s):
// \vgaCont|hcnt[5]~20_combout  = (\vgaCont|hcnt [5] & (!\vgaCont|hcnt[4]~19 )) # (!\vgaCont|hcnt [5] & ((\vgaCont|hcnt[4]~19 ) # (GND)))
// \vgaCont|hcnt[5]~21  = CARRY((!\vgaCont|hcnt[4]~19 ) # (!\vgaCont|hcnt [5]))

	.dataa(\vgaCont|hcnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[4]~19 ),
	.combout(\vgaCont|hcnt[5]~20_combout ),
	.cout(\vgaCont|hcnt[5]~21 ));
// synopsys translate_off
defparam \vgaCont|hcnt[5]~20 .lut_mask = 16'h5A5F;
defparam \vgaCont|hcnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \vgaCont|hcnt[5] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[5] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneiii_lcell_comb \vgaCont|hcnt[7]~24 (
// Equation(s):
// \vgaCont|hcnt[7]~24_combout  = (\vgaCont|hcnt [7] & (!\vgaCont|hcnt[6]~23 )) # (!\vgaCont|hcnt [7] & ((\vgaCont|hcnt[6]~23 ) # (GND)))
// \vgaCont|hcnt[7]~25  = CARRY((!\vgaCont|hcnt[6]~23 ) # (!\vgaCont|hcnt [7]))

	.dataa(\vgaCont|hcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[6]~23 ),
	.combout(\vgaCont|hcnt[7]~24_combout ),
	.cout(\vgaCont|hcnt[7]~25 ));
// synopsys translate_off
defparam \vgaCont|hcnt[7]~24 .lut_mask = 16'h5A5F;
defparam \vgaCont|hcnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \vgaCont|hcnt[7] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[7] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneiii_lcell_comb \vgaCont|LessThan0~0 (
// Equation(s):
// \vgaCont|LessThan0~0_combout  = ((!\vgaCont|hcnt [5] & (!\vgaCont|hcnt [7] & !\vgaCont|hcnt [6]))) # (!\vgaCont|hcnt [8])

	.dataa(\vgaCont|hcnt [8]),
	.datab(\vgaCont|hcnt [5]),
	.datac(\vgaCont|hcnt [7]),
	.datad(\vgaCont|hcnt [6]),
	.cin(gnd),
	.combout(\vgaCont|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan0~0 .lut_mask = 16'h5557;
defparam \vgaCont|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneiii_lcell_comb \vgaCont|LessThan0~1 (
// Equation(s):
// \vgaCont|LessThan0~1_combout  = (\vgaCont|hcnt [9] & !\vgaCont|LessThan0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vgaCont|hcnt [9]),
	.datad(\vgaCont|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan0~1 .lut_mask = 16'h00F0;
defparam \vgaCont|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \vgaCont|hcnt[1] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[1] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneiii_lcell_comb \vgaCont|hcnt[2]~14 (
// Equation(s):
// \vgaCont|hcnt[2]~14_combout  = (\vgaCont|hcnt [2] & (\vgaCont|hcnt[1]~13  $ (GND))) # (!\vgaCont|hcnt [2] & (!\vgaCont|hcnt[1]~13  & VCC))
// \vgaCont|hcnt[2]~15  = CARRY((\vgaCont|hcnt [2] & !\vgaCont|hcnt[1]~13 ))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[1]~13 ),
	.combout(\vgaCont|hcnt[2]~14_combout ),
	.cout(\vgaCont|hcnt[2]~15 ));
// synopsys translate_off
defparam \vgaCont|hcnt[2]~14 .lut_mask = 16'hC30C;
defparam \vgaCont|hcnt[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \vgaCont|hcnt[2] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[2] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneiii_lcell_comb \vgaCont|hcnt[3]~16 (
// Equation(s):
// \vgaCont|hcnt[3]~16_combout  = (\vgaCont|hcnt [3] & (!\vgaCont|hcnt[2]~15 )) # (!\vgaCont|hcnt [3] & ((\vgaCont|hcnt[2]~15 ) # (GND)))
// \vgaCont|hcnt[3]~17  = CARRY((!\vgaCont|hcnt[2]~15 ) # (!\vgaCont|hcnt [3]))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[2]~15 ),
	.combout(\vgaCont|hcnt[3]~16_combout ),
	.cout(\vgaCont|hcnt[3]~17 ));
// synopsys translate_off
defparam \vgaCont|hcnt[3]~16 .lut_mask = 16'h3C3F;
defparam \vgaCont|hcnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \vgaCont|hcnt[3] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[3] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneiii_lcell_comb \vgaCont|hcnt[4]~18 (
// Equation(s):
// \vgaCont|hcnt[4]~18_combout  = (\vgaCont|hcnt [4] & (\vgaCont|hcnt[3]~17  $ (GND))) # (!\vgaCont|hcnt [4] & (!\vgaCont|hcnt[3]~17  & VCC))
// \vgaCont|hcnt[4]~19  = CARRY((\vgaCont|hcnt [4] & !\vgaCont|hcnt[3]~17 ))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[3]~17 ),
	.combout(\vgaCont|hcnt[4]~18_combout ),
	.cout(\vgaCont|hcnt[4]~19 ));
// synopsys translate_off
defparam \vgaCont|hcnt[4]~18 .lut_mask = 16'hC30C;
defparam \vgaCont|hcnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \vgaCont|hcnt[4] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[4] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneiii_lcell_comb \vgaCont|hcnt[6]~22 (
// Equation(s):
// \vgaCont|hcnt[6]~22_combout  = (\vgaCont|hcnt [6] & (\vgaCont|hcnt[5]~21  $ (GND))) # (!\vgaCont|hcnt [6] & (!\vgaCont|hcnt[5]~21  & VCC))
// \vgaCont|hcnt[6]~23  = CARRY((\vgaCont|hcnt [6] & !\vgaCont|hcnt[5]~21 ))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[5]~21 ),
	.combout(\vgaCont|hcnt[6]~22_combout ),
	.cout(\vgaCont|hcnt[6]~23 ));
// synopsys translate_off
defparam \vgaCont|hcnt[6]~22 .lut_mask = 16'hC30C;
defparam \vgaCont|hcnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \vgaCont|hcnt[6] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[6] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \vgaCont|hcnt[8] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[8] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneiii_lcell_comb \vgaCont|hsync~0 (
// Equation(s):
// \vgaCont|hsync~0_combout  = (\vgaCont|hcnt [6] & (((!\vgaCont|hcnt [3] & !\vgaCont|hcnt [4])) # (!\vgaCont|hcnt [5]))) # (!\vgaCont|hcnt [6] & ((\vgaCont|hcnt [3]) # ((\vgaCont|hcnt [5]) # (\vgaCont|hcnt [4]))))

	.dataa(\vgaCont|hcnt [6]),
	.datab(\vgaCont|hcnt [3]),
	.datac(\vgaCont|hcnt [5]),
	.datad(\vgaCont|hcnt [4]),
	.cin(gnd),
	.combout(\vgaCont|hsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|hsync~0 .lut_mask = 16'h5F7E;
defparam \vgaCont|hsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneiii_lcell_comb \vgaCont|hsync~1 (
// Equation(s):
// \vgaCont|hsync~1_combout  = (\vgaCont|hcnt [8]) # ((\vgaCont|hcnt [7]) # ((\vgaCont|hcnt [9]) # (!\vgaCont|hsync~0_combout )))

	.dataa(\vgaCont|hcnt [8]),
	.datab(\vgaCont|hcnt [7]),
	.datac(\vgaCont|hcnt [9]),
	.datad(\vgaCont|hsync~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|hsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|hsync~1 .lut_mask = 16'hFEFF;
defparam \vgaCont|hsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneiii_lcell_comb \vgaCont|vcnt[0]~10 (
// Equation(s):
// \vgaCont|vcnt[0]~10_combout  = \vgaCont|vcnt [0] $ (VCC)
// \vgaCont|vcnt[0]~11  = CARRY(\vgaCont|vcnt [0])

	.dataa(\vgaCont|vcnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vgaCont|vcnt[0]~10_combout ),
	.cout(\vgaCont|vcnt[0]~11 ));
// synopsys translate_off
defparam \vgaCont|vcnt[0]~10 .lut_mask = 16'h55AA;
defparam \vgaCont|vcnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneiii_lcell_comb \vgaCont|vcnt[1]~12 (
// Equation(s):
// \vgaCont|vcnt[1]~12_combout  = (\vgaCont|vcnt [1] & (!\vgaCont|vcnt[0]~11 )) # (!\vgaCont|vcnt [1] & ((\vgaCont|vcnt[0]~11 ) # (GND)))
// \vgaCont|vcnt[1]~13  = CARRY((!\vgaCont|vcnt[0]~11 ) # (!\vgaCont|vcnt [1]))

	.dataa(gnd),
	.datab(\vgaCont|vcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[0]~11 ),
	.combout(\vgaCont|vcnt[1]~12_combout ),
	.cout(\vgaCont|vcnt[1]~13 ));
// synopsys translate_off
defparam \vgaCont|vcnt[1]~12 .lut_mask = 16'h3C3F;
defparam \vgaCont|vcnt[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneiii_lcell_comb \vgaCont|vcnt[4]~18 (
// Equation(s):
// \vgaCont|vcnt[4]~18_combout  = (\vgaCont|vcnt [4] & (\vgaCont|vcnt[3]~17  $ (GND))) # (!\vgaCont|vcnt [4] & (!\vgaCont|vcnt[3]~17  & VCC))
// \vgaCont|vcnt[4]~19  = CARRY((\vgaCont|vcnt [4] & !\vgaCont|vcnt[3]~17 ))

	.dataa(\vgaCont|vcnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[3]~17 ),
	.combout(\vgaCont|vcnt[4]~18_combout ),
	.cout(\vgaCont|vcnt[4]~19 ));
// synopsys translate_off
defparam \vgaCont|vcnt[4]~18 .lut_mask = 16'hA50A;
defparam \vgaCont|vcnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N23
dffeas \vgaCont|oldhsync (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vgaCont|hsync~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|oldhsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|oldhsync .is_wysiwyg = "true";
defparam \vgaCont|oldhsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneiii_lcell_comb \vgaCont|always0~0 (
// Equation(s):
// \vgaCont|always0~0_combout  = (\vgaCont|hsync~1_combout  & !\vgaCont|oldhsync~q )

	.dataa(\vgaCont|hsync~1_combout ),
	.datab(gnd),
	.datac(\vgaCont|oldhsync~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vgaCont|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|always0~0 .lut_mask = 16'h0A0A;
defparam \vgaCont|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \vgaCont|vcnt[4] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[4] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneiii_lcell_comb \vgaCont|vcnt[7]~24 (
// Equation(s):
// \vgaCont|vcnt[7]~24_combout  = (\vgaCont|vcnt [7] & (!\vgaCont|vcnt[6]~23 )) # (!\vgaCont|vcnt [7] & ((\vgaCont|vcnt[6]~23 ) # (GND)))
// \vgaCont|vcnt[7]~25  = CARRY((!\vgaCont|vcnt[6]~23 ) # (!\vgaCont|vcnt [7]))

	.dataa(\vgaCont|vcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[6]~23 ),
	.combout(\vgaCont|vcnt[7]~24_combout ),
	.cout(\vgaCont|vcnt[7]~25 ));
// synopsys translate_off
defparam \vgaCont|vcnt[7]~24 .lut_mask = 16'h5A5F;
defparam \vgaCont|vcnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneiii_lcell_comb \vgaCont|vcnt[8]~26 (
// Equation(s):
// \vgaCont|vcnt[8]~26_combout  = (\vgaCont|vcnt [8] & (\vgaCont|vcnt[7]~25  $ (GND))) # (!\vgaCont|vcnt [8] & (!\vgaCont|vcnt[7]~25  & VCC))
// \vgaCont|vcnt[8]~27  = CARRY((\vgaCont|vcnt [8] & !\vgaCont|vcnt[7]~25 ))

	.dataa(\vgaCont|vcnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[7]~25 ),
	.combout(\vgaCont|vcnt[8]~26_combout ),
	.cout(\vgaCont|vcnt[8]~27 ));
// synopsys translate_off
defparam \vgaCont|vcnt[8]~26 .lut_mask = 16'hA50A;
defparam \vgaCont|vcnt[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \vgaCont|vcnt[8] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[8] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneiii_lcell_comb \vgaCont|LessThan1~1 (
// Equation(s):
// \vgaCont|LessThan1~1_combout  = (!\vgaCont|vcnt [7] & (!\vgaCont|vcnt [4] & !\vgaCont|vcnt [8]))

	.dataa(gnd),
	.datab(\vgaCont|vcnt [7]),
	.datac(\vgaCont|vcnt [4]),
	.datad(\vgaCont|vcnt [8]),
	.cin(gnd),
	.combout(\vgaCont|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan1~1 .lut_mask = 16'h0003;
defparam \vgaCont|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneiii_lcell_comb \vgaCont|vcnt[9]~28 (
// Equation(s):
// \vgaCont|vcnt[9]~28_combout  = \vgaCont|vcnt [9] $ (\vgaCont|vcnt[8]~27 )

	.dataa(gnd),
	.datab(\vgaCont|vcnt [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vgaCont|vcnt[8]~27 ),
	.combout(\vgaCont|vcnt[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|vcnt[9]~28 .lut_mask = 16'h3C3C;
defparam \vgaCont|vcnt[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \vgaCont|vcnt[9] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[9] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneiii_lcell_comb \vgaCont|LessThan1~2 (
// Equation(s):
// \vgaCont|LessThan1~2_combout  = (\vgaCont|vcnt [9] & ((!\vgaCont|LessThan1~1_combout ) # (!\vgaCont|LessThan1~0_combout )))

	.dataa(\vgaCont|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\vgaCont|LessThan1~1_combout ),
	.datad(\vgaCont|vcnt [9]),
	.cin(gnd),
	.combout(\vgaCont|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan1~2 .lut_mask = 16'h5F00;
defparam \vgaCont|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \vgaCont|vcnt[1] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[1] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneiii_lcell_comb \vgaCont|vcnt[2]~14 (
// Equation(s):
// \vgaCont|vcnt[2]~14_combout  = (\vgaCont|vcnt [2] & (\vgaCont|vcnt[1]~13  $ (GND))) # (!\vgaCont|vcnt [2] & (!\vgaCont|vcnt[1]~13  & VCC))
// \vgaCont|vcnt[2]~15  = CARRY((\vgaCont|vcnt [2] & !\vgaCont|vcnt[1]~13 ))

	.dataa(gnd),
	.datab(\vgaCont|vcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[1]~13 ),
	.combout(\vgaCont|vcnt[2]~14_combout ),
	.cout(\vgaCont|vcnt[2]~15 ));
// synopsys translate_off
defparam \vgaCont|vcnt[2]~14 .lut_mask = 16'hC30C;
defparam \vgaCont|vcnt[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \vgaCont|vcnt[2] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[2] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneiii_lcell_comb \vgaCont|vcnt[3]~16 (
// Equation(s):
// \vgaCont|vcnt[3]~16_combout  = (\vgaCont|vcnt [3] & (!\vgaCont|vcnt[2]~15 )) # (!\vgaCont|vcnt [3] & ((\vgaCont|vcnt[2]~15 ) # (GND)))
// \vgaCont|vcnt[3]~17  = CARRY((!\vgaCont|vcnt[2]~15 ) # (!\vgaCont|vcnt [3]))

	.dataa(\vgaCont|vcnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[2]~15 ),
	.combout(\vgaCont|vcnt[3]~16_combout ),
	.cout(\vgaCont|vcnt[3]~17 ));
// synopsys translate_off
defparam \vgaCont|vcnt[3]~16 .lut_mask = 16'h5A5F;
defparam \vgaCont|vcnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneiii_lcell_comb \vgaCont|vcnt[5]~20 (
// Equation(s):
// \vgaCont|vcnt[5]~20_combout  = (\vgaCont|vcnt [5] & (!\vgaCont|vcnt[4]~19 )) # (!\vgaCont|vcnt [5] & ((\vgaCont|vcnt[4]~19 ) # (GND)))
// \vgaCont|vcnt[5]~21  = CARRY((!\vgaCont|vcnt[4]~19 ) # (!\vgaCont|vcnt [5]))

	.dataa(\vgaCont|vcnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[4]~19 ),
	.combout(\vgaCont|vcnt[5]~20_combout ),
	.cout(\vgaCont|vcnt[5]~21 ));
// synopsys translate_off
defparam \vgaCont|vcnt[5]~20 .lut_mask = 16'h5A5F;
defparam \vgaCont|vcnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneiii_lcell_comb \vgaCont|vcnt[6]~22 (
// Equation(s):
// \vgaCont|vcnt[6]~22_combout  = (\vgaCont|vcnt [6] & (\vgaCont|vcnt[5]~21  $ (GND))) # (!\vgaCont|vcnt [6] & (!\vgaCont|vcnt[5]~21  & VCC))
// \vgaCont|vcnt[6]~23  = CARRY((\vgaCont|vcnt [6] & !\vgaCont|vcnt[5]~21 ))

	.dataa(\vgaCont|vcnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[5]~21 ),
	.combout(\vgaCont|vcnt[6]~22_combout ),
	.cout(\vgaCont|vcnt[6]~23 ));
// synopsys translate_off
defparam \vgaCont|vcnt[6]~22 .lut_mask = 16'hA50A;
defparam \vgaCont|vcnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \vgaCont|vcnt[7] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[7] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \vgaCont|vcnt[3] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[3] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneiii_lcell_comb \vgaCont|LessThan8~0 (
// Equation(s):
// \vgaCont|LessThan8~0_combout  = (!\vgaCont|vcnt [6] & (!\vgaCont|vcnt [7] & (!\vgaCont|vcnt [4] & !\vgaCont|vcnt [3])))

	.dataa(\vgaCont|vcnt [6]),
	.datab(\vgaCont|vcnt [7]),
	.datac(\vgaCont|vcnt [4]),
	.datad(\vgaCont|vcnt [3]),
	.cin(gnd),
	.combout(\vgaCont|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan8~0 .lut_mask = 16'h0001;
defparam \vgaCont|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneiii_lcell_comb \vgaCont|vsync~0 (
// Equation(s):
// \vgaCont|vsync~0_combout  = (\vgaCont|vcnt [5]) # (((\vgaCont|vcnt [8]) # (\vgaCont|vcnt [9])) # (!\vgaCont|vcnt [1]))

	.dataa(\vgaCont|vcnt [5]),
	.datab(\vgaCont|vcnt [1]),
	.datac(\vgaCont|vcnt [8]),
	.datad(\vgaCont|vcnt [9]),
	.cin(gnd),
	.combout(\vgaCont|vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|vsync~0 .lut_mask = 16'hFFFB;
defparam \vgaCont|vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneiii_lcell_comb \vgaCont|vsync~1 (
// Equation(s):
// \vgaCont|vsync~1_combout  = ((\vgaCont|vcnt [2]) # (\vgaCont|vsync~0_combout )) # (!\vgaCont|LessThan8~0_combout )

	.dataa(\vgaCont|LessThan8~0_combout ),
	.datab(gnd),
	.datac(\vgaCont|vcnt [2]),
	.datad(\vgaCont|vsync~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|vsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|vsync~1 .lut_mask = 16'hFFF5;
defparam \vgaCont|vsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneiii_lcell_comb \vgaCont|sync_b (
// Equation(s):
// \vgaCont|sync_b~combout  = (\vgaCont|vcnt [2]) # (((\vgaCont|hsync~1_combout ) # (\vgaCont|vsync~0_combout )) # (!\vgaCont|LessThan8~0_combout ))

	.dataa(\vgaCont|vcnt [2]),
	.datab(\vgaCont|LessThan8~0_combout ),
	.datac(\vgaCont|hsync~1_combout ),
	.datad(\vgaCont|vsync~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|sync_b~combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|sync_b .lut_mask = 16'hFFFB;
defparam \vgaCont|sync_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \vgaCont|vcnt[6] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[6] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneiii_lcell_comb \vgaCont|LessThan8~1 (
// Equation(s):
// \vgaCont|LessThan8~1_combout  = (!\vgaCont|vcnt [5] & !\vgaCont|vcnt [6])

	.dataa(\vgaCont|vcnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vgaCont|vcnt [6]),
	.cin(gnd),
	.combout(\vgaCont|LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan8~1 .lut_mask = 16'h0055;
defparam \vgaCont|LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneiii_lcell_comb \vgaCont|rden~4 (
// Equation(s):
// \vgaCont|rden~4_combout  = (\vgaCont|rden~3_combout  & (!\vgaCont|hcnt [9] & ((\vgaCont|vcnt [7]) # (!\vgaCont|LessThan8~1_combout ))))

	.dataa(\vgaCont|rden~3_combout ),
	.datab(\vgaCont|vcnt [7]),
	.datac(\vgaCont|hcnt [9]),
	.datad(\vgaCont|LessThan8~1_combout ),
	.cin(gnd),
	.combout(\vgaCont|rden~4_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rden~4 .lut_mask = 16'h080A;
defparam \vgaCont|rden~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneiii_lcell_comb \vgaCont|LessThan9~0 (
// Equation(s):
// \vgaCont|LessThan9~0_combout  = (\vgaCont|LessThan1~0_combout ) # (((!\vgaCont|vcnt [4] & \vgaCont|LessThan8~1_combout )) # (!\vgaCont|vcnt [7]))

	.dataa(\vgaCont|LessThan1~0_combout ),
	.datab(\vgaCont|vcnt [7]),
	.datac(\vgaCont|vcnt [4]),
	.datad(\vgaCont|LessThan8~1_combout ),
	.cin(gnd),
	.combout(\vgaCont|LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan9~0 .lut_mask = 16'hBFBB;
defparam \vgaCont|LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneiii_lcell_comb \vgaCont|rden~0 (
// Equation(s):
// \vgaCont|rden~0_combout  = (\vgaCont|hcnt [8] & (\vgaCont|hcnt [3] & (\vgaCont|hcnt [5] & \vgaCont|hcnt [4]))) # (!\vgaCont|hcnt [8] & ((\vgaCont|hcnt [3]) # ((\vgaCont|hcnt [5]))))

	.dataa(\vgaCont|hcnt [8]),
	.datab(\vgaCont|hcnt [3]),
	.datac(\vgaCont|hcnt [5]),
	.datad(\vgaCont|hcnt [4]),
	.cin(gnd),
	.combout(\vgaCont|rden~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rden~0 .lut_mask = 16'hD454;
defparam \vgaCont|rden~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneiii_lcell_comb \vgaCont|rden~1 (
// Equation(s):
// \vgaCont|rden~1_combout  = (\vgaCont|hcnt [8] & (!\vgaCont|rden~0_combout  & (!\vgaCont|hcnt [7] & !\vgaCont|hcnt [6]))) # (!\vgaCont|hcnt [8] & ((\vgaCont|rden~0_combout ) # ((\vgaCont|hcnt [6]))))

	.dataa(\vgaCont|hcnt [8]),
	.datab(\vgaCont|rden~0_combout ),
	.datac(\vgaCont|hcnt [7]),
	.datad(\vgaCont|hcnt [6]),
	.cin(gnd),
	.combout(\vgaCont|rden~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rden~1 .lut_mask = 16'h5546;
defparam \vgaCont|rden~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneiii_lcell_comb \vgaCont|rden~5 (
// Equation(s):
// \vgaCont|rden~5_combout  = (!\vgaCont|LessThan6~0_combout  & (\vgaCont|rden~4_combout  & (\vgaCont|LessThan9~0_combout  & \vgaCont|rden~1_combout )))

	.dataa(\vgaCont|LessThan6~0_combout ),
	.datab(\vgaCont|rden~4_combout ),
	.datac(\vgaCont|LessThan9~0_combout ),
	.datad(\vgaCont|rden~1_combout ),
	.cin(gnd),
	.combout(\vgaCont|rden~5_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rden~5 .lut_mask = 16'h4000;
defparam \vgaCont|rden~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneiii_lcell_comb \vgaCont|Add2~0 (
// Equation(s):
// \vgaCont|Add2~0_combout  = \vgaCont|hcnt [3] $ (VCC)
// \vgaCont|Add2~1  = CARRY(\vgaCont|hcnt [3])

	.dataa(gnd),
	.datab(\vgaCont|hcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vgaCont|Add2~0_combout ),
	.cout(\vgaCont|Add2~1 ));
// synopsys translate_off
defparam \vgaCont|Add2~0 .lut_mask = 16'h33CC;
defparam \vgaCont|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneiii_lcell_comb \vgaCont|Add2~2 (
// Equation(s):
// \vgaCont|Add2~2_combout  = (\vgaCont|hcnt [4] & (!\vgaCont|Add2~1 )) # (!\vgaCont|hcnt [4] & ((\vgaCont|Add2~1 ) # (GND)))
// \vgaCont|Add2~3  = CARRY((!\vgaCont|Add2~1 ) # (!\vgaCont|hcnt [4]))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add2~1 ),
	.combout(\vgaCont|Add2~2_combout ),
	.cout(\vgaCont|Add2~3 ));
// synopsys translate_off
defparam \vgaCont|Add2~2 .lut_mask = 16'h3C3F;
defparam \vgaCont|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneiii_lcell_comb \vgaCont|Add2~4 (
// Equation(s):
// \vgaCont|Add2~4_combout  = (\vgaCont|hcnt [5] & ((GND) # (!\vgaCont|Add2~3 ))) # (!\vgaCont|hcnt [5] & (\vgaCont|Add2~3  $ (GND)))
// \vgaCont|Add2~5  = CARRY((\vgaCont|hcnt [5]) # (!\vgaCont|Add2~3 ))

	.dataa(\vgaCont|hcnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add2~3 ),
	.combout(\vgaCont|Add2~4_combout ),
	.cout(\vgaCont|Add2~5 ));
// synopsys translate_off
defparam \vgaCont|Add2~4 .lut_mask = 16'h5AAF;
defparam \vgaCont|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneiii_lcell_comb \vgaCont|Add2~6 (
// Equation(s):
// \vgaCont|Add2~6_combout  = (\vgaCont|hcnt [6] & (\vgaCont|Add2~5  & VCC)) # (!\vgaCont|hcnt [6] & (!\vgaCont|Add2~5 ))
// \vgaCont|Add2~7  = CARRY((!\vgaCont|hcnt [6] & !\vgaCont|Add2~5 ))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add2~5 ),
	.combout(\vgaCont|Add2~6_combout ),
	.cout(\vgaCont|Add2~7 ));
// synopsys translate_off
defparam \vgaCont|Add2~6 .lut_mask = 16'hC303;
defparam \vgaCont|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneiii_lcell_comb \vgaCont|rdaddr[13]~6 (
// Equation(s):
// \vgaCont|rdaddr[13]~6_combout  = (\vgaCont|rden~5_combout  & \vgaCont|Add2~6_combout )

	.dataa(gnd),
	.datab(\vgaCont|rden~5_combout ),
	.datac(gnd),
	.datad(\vgaCont|Add2~6_combout ),
	.cin(gnd),
	.combout(\vgaCont|rdaddr[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rdaddr[13]~6 .lut_mask = 16'hCC00;
defparam \vgaCont|rdaddr[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N15
dffeas \RAM_inst|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|rdaddr[13]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|rden~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \RAM_inst|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N5
dffeas \RAM_inst|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \RAM_inst|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneiii_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneiii_clkctrl \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vgapll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wraddr[13]~0 (
// Equation(s):
// \final_project_fpga|cam_cont|wraddr[13]~0_combout  = (\final_project_fpga|cam_cont|x [6] & (\final_project_fpga|cam_cont|LessThan1~0_combout  & (\final_project_fpga|cam_cont|wren~0_combout  & \final_project_fpga|cam_cont|wren~1_combout )))

	.dataa(\final_project_fpga|cam_cont|x [6]),
	.datab(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.datac(\final_project_fpga|cam_cont|wren~0_combout ),
	.datad(\final_project_fpga|cam_cont|wren~1_combout ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wraddr[13]~0 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wraddr[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w[2] (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2] = (!\final_project_fpga|cam_cont|x [7] & (!\final_project_fpga|cam_cont|wraddr[13]~0_combout  & \final_project_fpga|cam_cont|wren~2_combout ))

	.dataa(\final_project_fpga|cam_cont|x [7]),
	.datab(gnd),
	.datac(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.datad(\final_project_fpga|cam_cont|wren~2_combout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w[2] .lut_mask = 16'h0500;
defparam \RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|rden_b_store~feeder (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|rden_b_store~feeder_combout  = \vgaCont|rden~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vgaCont|rden~5_combout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|rden_b_store~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|rden_b_store~feeder .lut_mask = 16'hFF00;
defparam \RAM_inst|altsyncram_component|auto_generated|rden_b_store~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \RAM_inst|altsyncram_component|auto_generated|rden_b_store (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\RAM_inst|altsyncram_component|auto_generated|rden_b_store~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \RAM_inst|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode563w[2]~0 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode563w[2]~0_combout  = (\vgaCont|rden~5_combout  & (!\vgaCont|Add2~8_combout  & ((!\vgaCont|Add2~6_combout )))) # (!\vgaCont|rden~5_combout  & 
// (((\RAM_inst|altsyncram_component|auto_generated|rden_b_store~q ))))

	.dataa(\vgaCont|Add2~8_combout ),
	.datab(\vgaCont|rden~5_combout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(\vgaCont|Add2~6_combout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode563w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode563w[2]~0 .lut_mask = 16'h3074;
defparam \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode563w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneiii_io_ibuf \digital[7]~input (
	.i(digital[7]),
	.ibar(gnd),
	.o(\digital[7]~input_o ));
// synopsys translate_off
defparam \digital[7]~input .bus_hold = "false";
defparam \digital[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d1[7]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d1[7]~feeder_combout  = \digital[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\digital[7]~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[7]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|always0~0 (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|always0~0_combout  = (!\vref~input_o  & \href~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vref~input_o ),
	.datad(\href~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|always0~0 .lut_mask = 16'h0F00;
defparam \final_project_fpga|read_y_cr_cb|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N5
dffeas \final_project_fpga|read_y_cr_cb|d1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[7] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|en~0 (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|en~0_combout  = !\final_project_fpga|read_y_cr_cb|en~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\final_project_fpga|read_y_cr_cb|en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|en~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|en~0 .lut_mask = 16'h0F0F;
defparam \final_project_fpga|read_y_cr_cb|en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \final_project_fpga|read_y_cr_cb|en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|en .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[7]~0 (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[7]~0_combout  = (!\vref~input_o  & (!\final_project_fpga|read_y_cr_cb|en~q  & \href~input_o ))

	.dataa(\vref~input_o ),
	.datab(gnd),
	.datac(\final_project_fpga|read_y_cr_cb|en~q ),
	.datad(\href~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[7]~0 .lut_mask = 16'h0500;
defparam \final_project_fpga|read_y_cr_cb|pixel[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \final_project_fpga|read_y_cr_cb|pixel[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\final_project_fpga|read_y_cr_cb|d1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[7] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wraddr[0]~1 (
// Equation(s):
// \final_project_fpga|cam_cont|wraddr[0]~1_combout  = (\final_project_fpga|cam_cont|wren~0_combout  & (\final_project_fpga|cam_cont|y [0] & (\final_project_fpga|cam_cont|LessThan1~0_combout  & \final_project_fpga|cam_cont|wren~1_combout )))

	.dataa(\final_project_fpga|cam_cont|wren~0_combout ),
	.datab(\final_project_fpga|cam_cont|y [0]),
	.datac(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.datad(\final_project_fpga|cam_cont|wren~1_combout ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wraddr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wraddr[0]~1 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wraddr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wraddr[1]~2 (
// Equation(s):
// \final_project_fpga|cam_cont|wraddr[1]~2_combout  = (\final_project_fpga|cam_cont|y [1] & (\final_project_fpga|cam_cont|LessThan1~0_combout  & (\final_project_fpga|cam_cont|wren~0_combout  & \final_project_fpga|cam_cont|wren~1_combout )))

	.dataa(\final_project_fpga|cam_cont|y [1]),
	.datab(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.datac(\final_project_fpga|cam_cont|wren~0_combout ),
	.datad(\final_project_fpga|cam_cont|wren~1_combout ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wraddr[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wraddr[1]~2 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wraddr[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wraddr[2]~3 (
// Equation(s):
// \final_project_fpga|cam_cont|wraddr[2]~3_combout  = (\final_project_fpga|cam_cont|y [2] & (\final_project_fpga|cam_cont|wren~0_combout  & (\final_project_fpga|cam_cont|LessThan1~0_combout  & \final_project_fpga|cam_cont|wren~1_combout )))

	.dataa(\final_project_fpga|cam_cont|y [2]),
	.datab(\final_project_fpga|cam_cont|wren~0_combout ),
	.datac(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.datad(\final_project_fpga|cam_cont|wren~1_combout ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wraddr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wraddr[2]~3 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wraddr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wraddr[3]~4 (
// Equation(s):
// \final_project_fpga|cam_cont|wraddr[3]~4_combout  = (\final_project_fpga|cam_cont|y [3] & (\final_project_fpga|cam_cont|wren~1_combout  & (\final_project_fpga|cam_cont|wren~0_combout  & \final_project_fpga|cam_cont|LessThan1~0_combout )))

	.dataa(\final_project_fpga|cam_cont|y [3]),
	.datab(\final_project_fpga|cam_cont|wren~1_combout ),
	.datac(\final_project_fpga|cam_cont|wren~0_combout ),
	.datad(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wraddr[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wraddr[3]~4 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wraddr[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wraddr[4]~5 (
// Equation(s):
// \final_project_fpga|cam_cont|wraddr[4]~5_combout  = (\final_project_fpga|cam_cont|wren~0_combout  & (\final_project_fpga|cam_cont|y [4] & (\final_project_fpga|cam_cont|LessThan1~0_combout  & \final_project_fpga|cam_cont|wren~1_combout )))

	.dataa(\final_project_fpga|cam_cont|wren~0_combout ),
	.datab(\final_project_fpga|cam_cont|y [4]),
	.datac(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.datad(\final_project_fpga|cam_cont|wren~1_combout ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wraddr[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wraddr[4]~5 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wraddr[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wraddr[5]~6 (
// Equation(s):
// \final_project_fpga|cam_cont|wraddr[5]~6_combout  = (\final_project_fpga|cam_cont|wren~1_combout  & (\final_project_fpga|cam_cont|y [5] & (\final_project_fpga|cam_cont|LessThan1~0_combout  & \final_project_fpga|cam_cont|wren~0_combout )))

	.dataa(\final_project_fpga|cam_cont|wren~1_combout ),
	.datab(\final_project_fpga|cam_cont|y [5]),
	.datac(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.datad(\final_project_fpga|cam_cont|wren~0_combout ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wraddr[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wraddr[5]~6 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wraddr[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wraddr[6]~7 (
// Equation(s):
// \final_project_fpga|cam_cont|wraddr[6]~7_combout  = (\final_project_fpga|cam_cont|wren~1_combout  & (\final_project_fpga|cam_cont|y [6] & (\final_project_fpga|cam_cont|LessThan1~0_combout  & \final_project_fpga|cam_cont|wren~0_combout )))

	.dataa(\final_project_fpga|cam_cont|wren~1_combout ),
	.datab(\final_project_fpga|cam_cont|y [6]),
	.datac(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.datad(\final_project_fpga|cam_cont|wren~0_combout ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wraddr[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wraddr[6]~7 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wraddr[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wraddr[7]~8 (
// Equation(s):
// \final_project_fpga|cam_cont|wraddr[7]~8_combout  = (\final_project_fpga|cam_cont|wren~0_combout  & (\final_project_fpga|cam_cont|wren~1_combout  & (\final_project_fpga|cam_cont|LessThan1~0_combout  & \final_project_fpga|cam_cont|x [0])))

	.dataa(\final_project_fpga|cam_cont|wren~0_combout ),
	.datab(\final_project_fpga|cam_cont|wren~1_combout ),
	.datac(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.datad(\final_project_fpga|cam_cont|x [0]),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wraddr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wraddr[7]~8 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wraddr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wraddr[8]~9 (
// Equation(s):
// \final_project_fpga|cam_cont|wraddr[8]~9_combout  = (\final_project_fpga|cam_cont|LessThan1~0_combout  & (\final_project_fpga|cam_cont|wren~0_combout  & (\final_project_fpga|cam_cont|x [1] & \final_project_fpga|cam_cont|wren~1_combout )))

	.dataa(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.datab(\final_project_fpga|cam_cont|wren~0_combout ),
	.datac(\final_project_fpga|cam_cont|x [1]),
	.datad(\final_project_fpga|cam_cont|wren~1_combout ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wraddr[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wraddr[8]~9 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wraddr[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wraddr[9]~10 (
// Equation(s):
// \final_project_fpga|cam_cont|wraddr[9]~10_combout  = (\final_project_fpga|cam_cont|wren~0_combout  & (\final_project_fpga|cam_cont|wren~1_combout  & (\final_project_fpga|cam_cont|LessThan1~0_combout  & \final_project_fpga|cam_cont|x [2])))

	.dataa(\final_project_fpga|cam_cont|wren~0_combout ),
	.datab(\final_project_fpga|cam_cont|wren~1_combout ),
	.datac(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.datad(\final_project_fpga|cam_cont|x [2]),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wraddr[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wraddr[9]~10 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wraddr[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wraddr[10]~11 (
// Equation(s):
// \final_project_fpga|cam_cont|wraddr[10]~11_combout  = (\final_project_fpga|cam_cont|x [3] & (\final_project_fpga|cam_cont|wren~1_combout  & (\final_project_fpga|cam_cont|wren~0_combout  & \final_project_fpga|cam_cont|LessThan1~0_combout )))

	.dataa(\final_project_fpga|cam_cont|x [3]),
	.datab(\final_project_fpga|cam_cont|wren~1_combout ),
	.datac(\final_project_fpga|cam_cont|wren~0_combout ),
	.datad(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wraddr[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wraddr[10]~11 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wraddr[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wraddr[11]~12 (
// Equation(s):
// \final_project_fpga|cam_cont|wraddr[11]~12_combout  = (\final_project_fpga|cam_cont|wren~0_combout  & (\final_project_fpga|cam_cont|wren~1_combout  & (\final_project_fpga|cam_cont|LessThan1~0_combout  & \final_project_fpga|cam_cont|x [4])))

	.dataa(\final_project_fpga|cam_cont|wren~0_combout ),
	.datab(\final_project_fpga|cam_cont|wren~1_combout ),
	.datac(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.datad(\final_project_fpga|cam_cont|x [4]),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wraddr[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wraddr[11]~12 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wraddr[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wraddr[12]~13 (
// Equation(s):
// \final_project_fpga|cam_cont|wraddr[12]~13_combout  = (\final_project_fpga|cam_cont|x [5] & (\final_project_fpga|cam_cont|wren~0_combout  & (\final_project_fpga|cam_cont|LessThan1~0_combout  & \final_project_fpga|cam_cont|wren~1_combout )))

	.dataa(\final_project_fpga|cam_cont|x [5]),
	.datab(\final_project_fpga|cam_cont|wren~0_combout ),
	.datac(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.datad(\final_project_fpga|cam_cont|wren~1_combout ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wraddr[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wraddr[12]~13 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wraddr[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \vgaCont|vcnt[0] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[0] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneiii_lcell_comb \vgaCont|Add3~0 (
// Equation(s):
// \vgaCont|Add3~0_combout  = \vgaCont|vcnt [0] $ (VCC)
// \vgaCont|Add3~1  = CARRY(\vgaCont|vcnt [0])

	.dataa(gnd),
	.datab(\vgaCont|vcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vgaCont|Add3~0_combout ),
	.cout(\vgaCont|Add3~1 ));
// synopsys translate_off
defparam \vgaCont|Add3~0 .lut_mask = 16'h33CC;
defparam \vgaCont|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneiii_lcell_comb \vgaCont|Add3~2 (
// Equation(s):
// \vgaCont|Add3~2_combout  = (\vgaCont|rden~5_combout  & \vgaCont|Add3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vgaCont|rden~5_combout ),
	.datad(\vgaCont|Add3~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~2 .lut_mask = 16'hF000;
defparam \vgaCont|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneiii_lcell_comb \vgaCont|Add3~3 (
// Equation(s):
// \vgaCont|Add3~3_combout  = (\vgaCont|vcnt [1] & (\vgaCont|Add3~1  & VCC)) # (!\vgaCont|vcnt [1] & (!\vgaCont|Add3~1 ))
// \vgaCont|Add3~4  = CARRY((!\vgaCont|vcnt [1] & !\vgaCont|Add3~1 ))

	.dataa(gnd),
	.datab(\vgaCont|vcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add3~1 ),
	.combout(\vgaCont|Add3~3_combout ),
	.cout(\vgaCont|Add3~4 ));
// synopsys translate_off
defparam \vgaCont|Add3~3 .lut_mask = 16'hC303;
defparam \vgaCont|Add3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneiii_lcell_comb \vgaCont|Add3~5 (
// Equation(s):
// \vgaCont|Add3~5_combout  = (\vgaCont|rden~5_combout  & \vgaCont|Add3~3_combout )

	.dataa(gnd),
	.datab(\vgaCont|rden~5_combout ),
	.datac(gnd),
	.datad(\vgaCont|Add3~3_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add3~5_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~5 .lut_mask = 16'hCC00;
defparam \vgaCont|Add3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneiii_lcell_comb \vgaCont|Add3~6 (
// Equation(s):
// \vgaCont|Add3~6_combout  = (\vgaCont|vcnt [2] & (\vgaCont|Add3~4  $ (GND))) # (!\vgaCont|vcnt [2] & (!\vgaCont|Add3~4  & VCC))
// \vgaCont|Add3~7  = CARRY((\vgaCont|vcnt [2] & !\vgaCont|Add3~4 ))

	.dataa(\vgaCont|vcnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add3~4 ),
	.combout(\vgaCont|Add3~6_combout ),
	.cout(\vgaCont|Add3~7 ));
// synopsys translate_off
defparam \vgaCont|Add3~6 .lut_mask = 16'hA50A;
defparam \vgaCont|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneiii_lcell_comb \vgaCont|Add3~8 (
// Equation(s):
// \vgaCont|Add3~8_combout  = (\vgaCont|rden~5_combout  & \vgaCont|Add3~6_combout )

	.dataa(gnd),
	.datab(\vgaCont|rden~5_combout ),
	.datac(gnd),
	.datad(\vgaCont|Add3~6_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~8 .lut_mask = 16'hCC00;
defparam \vgaCont|Add3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneiii_lcell_comb \vgaCont|Add3~9 (
// Equation(s):
// \vgaCont|Add3~9_combout  = (\vgaCont|vcnt [3] & (\vgaCont|Add3~7  & VCC)) # (!\vgaCont|vcnt [3] & (!\vgaCont|Add3~7 ))
// \vgaCont|Add3~10  = CARRY((!\vgaCont|vcnt [3] & !\vgaCont|Add3~7 ))

	.dataa(gnd),
	.datab(\vgaCont|vcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add3~7 ),
	.combout(\vgaCont|Add3~9_combout ),
	.cout(\vgaCont|Add3~10 ));
// synopsys translate_off
defparam \vgaCont|Add3~9 .lut_mask = 16'hC303;
defparam \vgaCont|Add3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneiii_lcell_comb \vgaCont|Add3~11 (
// Equation(s):
// \vgaCont|Add3~11_combout  = (\vgaCont|Add3~9_combout  & \vgaCont|rden~5_combout )

	.dataa(gnd),
	.datab(\vgaCont|Add3~9_combout ),
	.datac(\vgaCont|rden~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vgaCont|Add3~11_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~11 .lut_mask = 16'hC0C0;
defparam \vgaCont|Add3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneiii_lcell_comb \vgaCont|Add3~12 (
// Equation(s):
// \vgaCont|Add3~12_combout  = (\vgaCont|vcnt [4] & ((GND) # (!\vgaCont|Add3~10 ))) # (!\vgaCont|vcnt [4] & (\vgaCont|Add3~10  $ (GND)))
// \vgaCont|Add3~13  = CARRY((\vgaCont|vcnt [4]) # (!\vgaCont|Add3~10 ))

	.dataa(\vgaCont|vcnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add3~10 ),
	.combout(\vgaCont|Add3~12_combout ),
	.cout(\vgaCont|Add3~13 ));
// synopsys translate_off
defparam \vgaCont|Add3~12 .lut_mask = 16'h5AAF;
defparam \vgaCont|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneiii_lcell_comb \vgaCont|Add3~14 (
// Equation(s):
// \vgaCont|Add3~14_combout  = (\vgaCont|rden~5_combout  & \vgaCont|Add3~12_combout )

	.dataa(gnd),
	.datab(\vgaCont|rden~5_combout ),
	.datac(gnd),
	.datad(\vgaCont|Add3~12_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~14 .lut_mask = 16'hCC00;
defparam \vgaCont|Add3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \vgaCont|vcnt[5] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[5] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneiii_lcell_comb \vgaCont|Add3~15 (
// Equation(s):
// \vgaCont|Add3~15_combout  = (\vgaCont|vcnt [5] & (!\vgaCont|Add3~13 )) # (!\vgaCont|vcnt [5] & ((\vgaCont|Add3~13 ) # (GND)))
// \vgaCont|Add3~16  = CARRY((!\vgaCont|Add3~13 ) # (!\vgaCont|vcnt [5]))

	.dataa(gnd),
	.datab(\vgaCont|vcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add3~13 ),
	.combout(\vgaCont|Add3~15_combout ),
	.cout(\vgaCont|Add3~16 ));
// synopsys translate_off
defparam \vgaCont|Add3~15 .lut_mask = 16'h3C3F;
defparam \vgaCont|Add3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneiii_lcell_comb \vgaCont|Add3~17 (
// Equation(s):
// \vgaCont|Add3~17_combout  = (\vgaCont|rden~5_combout  & \vgaCont|Add3~15_combout )

	.dataa(gnd),
	.datab(\vgaCont|rden~5_combout ),
	.datac(gnd),
	.datad(\vgaCont|Add3~15_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add3~17_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~17 .lut_mask = 16'hCC00;
defparam \vgaCont|Add3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneiii_lcell_comb \vgaCont|Add3~18 (
// Equation(s):
// \vgaCont|Add3~18_combout  = \vgaCont|vcnt [6] $ (\vgaCont|Add3~16 )

	.dataa(gnd),
	.datab(\vgaCont|vcnt [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vgaCont|Add3~16 ),
	.combout(\vgaCont|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~18 .lut_mask = 16'h3C3C;
defparam \vgaCont|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneiii_lcell_comb \vgaCont|Add3~20 (
// Equation(s):
// \vgaCont|Add3~20_combout  = (\vgaCont|Add3~18_combout  & \vgaCont|rden~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vgaCont|Add3~18_combout ),
	.datad(\vgaCont|rden~5_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~20 .lut_mask = 16'hF000;
defparam \vgaCont|Add3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \vgaCont|hcnt[0] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[0] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneiii_lcell_comb \vgaCont|rdaddr[7]~0 (
// Equation(s):
// \vgaCont|rdaddr[7]~0_combout  = (\vgaCont|hcnt [0] & \vgaCont|rden~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vgaCont|hcnt [0]),
	.datad(\vgaCont|rden~5_combout ),
	.cin(gnd),
	.combout(\vgaCont|rdaddr[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rdaddr[7]~0 .lut_mask = 16'hF000;
defparam \vgaCont|rdaddr[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneiii_lcell_comb \vgaCont|rdaddr[8]~1 (
// Equation(s):
// \vgaCont|rdaddr[8]~1_combout  = (\vgaCont|rden~5_combout  & \vgaCont|hcnt [1])

	.dataa(gnd),
	.datab(\vgaCont|rden~5_combout ),
	.datac(gnd),
	.datad(\vgaCont|hcnt [1]),
	.cin(gnd),
	.combout(\vgaCont|rdaddr[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rdaddr[8]~1 .lut_mask = 16'hCC00;
defparam \vgaCont|rdaddr[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneiii_lcell_comb \vgaCont|rdaddr[9]~2 (
// Equation(s):
// \vgaCont|rdaddr[9]~2_combout  = (\vgaCont|hcnt [2] & \vgaCont|rden~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vgaCont|hcnt [2]),
	.datad(\vgaCont|rden~5_combout ),
	.cin(gnd),
	.combout(\vgaCont|rdaddr[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rdaddr[9]~2 .lut_mask = 16'hF000;
defparam \vgaCont|rdaddr[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneiii_lcell_comb \vgaCont|rdaddr[10]~3 (
// Equation(s):
// \vgaCont|rdaddr[10]~3_combout  = (\vgaCont|Add2~0_combout  & \vgaCont|rden~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vgaCont|Add2~0_combout ),
	.datad(\vgaCont|rden~5_combout ),
	.cin(gnd),
	.combout(\vgaCont|rdaddr[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rdaddr[10]~3 .lut_mask = 16'hF000;
defparam \vgaCont|rdaddr[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneiii_lcell_comb \vgaCont|rdaddr[11]~4 (
// Equation(s):
// \vgaCont|rdaddr[11]~4_combout  = (\vgaCont|rden~5_combout  & \vgaCont|Add2~2_combout )

	.dataa(gnd),
	.datab(\vgaCont|rden~5_combout ),
	.datac(gnd),
	.datad(\vgaCont|Add2~2_combout ),
	.cin(gnd),
	.combout(\vgaCont|rdaddr[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rdaddr[11]~4 .lut_mask = 16'hCC00;
defparam \vgaCont|rdaddr[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneiii_lcell_comb \vgaCont|rdaddr[12]~5 (
// Equation(s):
// \vgaCont|rdaddr[12]~5_combout  = (\vgaCont|Add2~4_combout  & \vgaCont|rden~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vgaCont|Add2~4_combout ),
	.datad(\vgaCont|rden~5_combout ),
	.cin(gnd),
	.combout(\vgaCont|rdaddr[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rdaddr[12]~5 .lut_mask = 16'hF000;
defparam \vgaCont|rdaddr[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode563w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [7]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w[2] (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2] = (\final_project_fpga|cam_cont|x [7] & (!\final_project_fpga|cam_cont|wraddr[13]~0_combout  & \final_project_fpga|cam_cont|wren~2_combout ))

	.dataa(\final_project_fpga|cam_cont|x [7]),
	.datab(gnd),
	.datac(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.datad(\final_project_fpga|cam_cont|wren~2_combout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w[2] .lut_mask = 16'h0A00;
defparam \RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneiii_lcell_comb \vgaCont|Add2~8 (
// Equation(s):
// \vgaCont|Add2~8_combout  = \vgaCont|hcnt [7] $ (!\vgaCont|Add2~7 )

	.dataa(\vgaCont|hcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vgaCont|Add2~7 ),
	.combout(\vgaCont|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add2~8 .lut_mask = 16'hA5A5;
defparam \vgaCont|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~1 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~1_combout  = (!\vgaCont|Add2~6_combout  & (\vgaCont|rden~5_combout  & \vgaCont|Add2~8_combout ))

	.dataa(\vgaCont|Add2~6_combout ),
	.datab(\vgaCont|rden~5_combout ),
	.datac(gnd),
	.datad(\vgaCont|Add2~8_combout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~1 .lut_mask = 16'h4400;
defparam \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [7]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~0 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~0_combout  = (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout )))) # (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\RAM_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout )))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\RAM_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~0 .lut_mask = 16'hBA98;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~2 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~2_combout  = (\vgaCont|Add2~6_combout  & (\vgaCont|rden~5_combout  & \vgaCont|Add2~8_combout ))

	.dataa(\vgaCont|Add2~6_combout ),
	.datab(\vgaCont|rden~5_combout ),
	.datac(gnd),
	.datad(\vgaCont|Add2~8_combout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~2 .lut_mask = 16'h8800;
defparam \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [7]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~1 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~1_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~0_combout  & (((\RAM_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout ) # 
// (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~0_combout  & (\RAM_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & 
// (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datab(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~0_combout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~1 .lut_mask = 16'hEC2C;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneiii_lcell_comb \videoGen|r[0]~0 (
// Equation(s):
// \videoGen|r[0]~0_combout  = (\vgaCont|rden~5_combout  & \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~1_combout )

	.dataa(gnd),
	.datab(\vgaCont|rden~5_combout ),
	.datac(gnd),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[7]~1_combout ),
	.cin(gnd),
	.combout(\videoGen|r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[0]~0 .lut_mask = 16'hCC00;
defparam \videoGen|r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneiii_lcell_comb \vgaCont|rdaddr[14]~7 (
// Equation(s):
// \vgaCont|rdaddr[14]~7_combout  = (\vgaCont|rden~5_combout  & \vgaCont|Add2~8_combout )

	.dataa(gnd),
	.datab(\vgaCont|rden~5_combout ),
	.datac(gnd),
	.datad(\vgaCont|Add2~8_combout ),
	.cin(gnd),
	.combout(\vgaCont|rdaddr[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rdaddr[14]~7 .lut_mask = 16'hCC00;
defparam \vgaCont|rdaddr[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \RAM_inst|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|rdaddr[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|rden~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \RAM_inst|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \RAM_inst|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \RAM_inst|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cycloneiii_io_ibuf \digital[6]~input (
	.i(digital[6]),
	.ibar(gnd),
	.o(\digital[6]~input_o ));
// synopsys translate_off
defparam \digital[6]~input .bus_hold = "false";
defparam \digital[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d1[6]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d1[6]~feeder_combout  = \digital[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\digital[6]~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[6]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N11
dffeas \final_project_fpga|read_y_cr_cb|d1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[6] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[6]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[6]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [6]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[6]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N3
dffeas \final_project_fpga|read_y_cr_cb|pixel[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[6] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [6]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [6]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~3 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~3_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~2_combout  & (((\RAM_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout )) # 
// (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (!\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~2_combout  & (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~2_combout ),
	.datab(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~3 .lut_mask = 16'hE6A2;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneiii_lcell_comb \videoGen|r[1]~1 (
// Equation(s):
// \videoGen|r[1]~1_combout  = (\vgaCont|rden~5_combout  & \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~3_combout )

	.dataa(gnd),
	.datab(\vgaCont|rden~5_combout ),
	.datac(gnd),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[6]~3_combout ),
	.cin(gnd),
	.combout(\videoGen|r[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[1]~1 .lut_mask = 16'hCC00;
defparam \videoGen|r[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N15
cycloneiii_io_ibuf \digital[5]~input (
	.i(digital[5]),
	.ibar(gnd),
	.o(\digital[5]~input_o ));
// synopsys translate_off
defparam \digital[5]~input .bus_hold = "false";
defparam \digital[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y9_N13
dffeas \final_project_fpga|read_y_cr_cb|d1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\digital[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[5] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[5]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[5]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [5]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[5]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N17
dffeas \final_project_fpga|read_y_cr_cb|pixel[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[5] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode563w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [5]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~4 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout  = (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ) # 
// ((\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & 
// !\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~4 .lut_mask = 16'hF0AC;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [5]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~5 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~5_combout  = (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout  & 
// ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))) # (!\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout  & (\RAM_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout )))) # 
// (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datab(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~5 .lut_mask = 16'hF838;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneiii_lcell_comb \videoGen|r[2]~2 (
// Equation(s):
// \videoGen|r[2]~2_combout  = (\vgaCont|rden~5_combout  & \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~5_combout )

	.dataa(gnd),
	.datab(\vgaCont|rden~5_combout ),
	.datac(gnd),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[5]~5_combout ),
	.cin(gnd),
	.combout(\videoGen|r[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[2]~2 .lut_mask = 16'hCC00;
defparam \videoGen|r[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneiii_io_ibuf \digital[4]~input (
	.i(digital[4]),
	.ibar(gnd),
	.o(\digital[4]~input_o ));
// synopsys translate_off
defparam \digital[4]~input .bus_hold = "false";
defparam \digital[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d1[4]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d1[4]~feeder_combout  = \digital[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\digital[4]~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[4]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N27
dffeas \final_project_fpga|read_y_cr_cb|d1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[4] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N31
dffeas \final_project_fpga|read_y_cr_cb|pixel[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\final_project_fpga|read_y_cr_cb|d1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[4] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [4]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [4]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~7 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~7_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout  & (((\RAM_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout )) # 
// (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (!\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout  & (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout ),
	.datab(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~7 .lut_mask = 16'hE6A2;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneiii_lcell_comb \videoGen|r[3]~3 (
// Equation(s):
// \videoGen|r[3]~3_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~7_combout  & \vgaCont|rden~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[4]~7_combout ),
	.datad(\vgaCont|rden~5_combout ),
	.cin(gnd),
	.combout(\videoGen|r[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[3]~3 .lut_mask = 16'hF000;
defparam \videoGen|r[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneiii_io_ibuf \digital[3]~input (
	.i(digital[3]),
	.ibar(gnd),
	.o(\digital[3]~input_o ));
// synopsys translate_off
defparam \digital[3]~input .bus_hold = "false";
defparam \digital[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d1[3]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d1[3]~feeder_combout  = \digital[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\digital[3]~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[3]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N29
dffeas \final_project_fpga|read_y_cr_cb|d1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[3] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[3]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[3]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [3]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[3]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N21
dffeas \final_project_fpga|read_y_cr_cb|pixel[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[3] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [3]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~0 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~0_combout  = (\vgaCont|rden~5_combout  & (!\vgaCont|Add2~8_combout  & \vgaCont|Add2~6_combout ))

	.dataa(\vgaCont|rden~5_combout ),
	.datab(gnd),
	.datac(\vgaCont|Add2~8_combout ),
	.datad(\vgaCont|Add2~6_combout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~0 .lut_mask = 16'h0A00;
defparam \RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [3]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [3]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~8 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~8_combout  = (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # 
// (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datab(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~8 .lut_mask = 16'hF2C2;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~9 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~9_combout  = (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~8_combout  & 
// (\RAM_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout )) # (!\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~8_combout  & ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))))) # 
// (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~8_combout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~8_combout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~9 .lut_mask = 16'hDDA0;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneiii_lcell_comb \videoGen|r[4]~4 (
// Equation(s):
// \videoGen|r[4]~4_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~9_combout  & \vgaCont|rden~5_combout )

	.dataa(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[3]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vgaCont|rden~5_combout ),
	.cin(gnd),
	.combout(\videoGen|r[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[4]~4 .lut_mask = 16'hAA00;
defparam \videoGen|r[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneiii_io_ibuf \digital[2]~input (
	.i(digital[2]),
	.ibar(gnd),
	.o(\digital[2]~input_o ));
// synopsys translate_off
defparam \digital[2]~input .bus_hold = "false";
defparam \digital[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d1[2]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d1[2]~feeder_combout  = \digital[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\digital[2]~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[2]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N15
dffeas \final_project_fpga|read_y_cr_cb|d1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[2] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N7
dffeas \final_project_fpga|read_y_cr_cb|pixel[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\final_project_fpga|read_y_cr_cb|d1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[2] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode563w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [2]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [2]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~10 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~10_combout  = (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\RAM_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout )))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~10 .lut_mask = 16'hBA98;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [2]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~11 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~11_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~10_combout  & ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout ) # 
// ((!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~10_combout  & (((\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \RAM_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datab(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~10_combout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~11 .lut_mask = 16'hBC8C;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneiii_lcell_comb \videoGen|r[5]~5 (
// Equation(s):
// \videoGen|r[5]~5_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~11_combout  & \vgaCont|rden~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[2]~11_combout ),
	.datad(\vgaCont|rden~5_combout ),
	.cin(gnd),
	.combout(\videoGen|r[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[5]~5 .lut_mask = 16'hF000;
defparam \videoGen|r[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneiii_io_ibuf \digital[1]~input (
	.i(digital[1]),
	.ibar(gnd),
	.o(\digital[1]~input_o ));
// synopsys translate_off
defparam \digital[1]~input .bus_hold = "false";
defparam \digital[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y9_N25
dffeas \final_project_fpga|read_y_cr_cb|d1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\digital[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[1] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[1]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[1]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [1]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[1]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N9
dffeas \final_project_fpga|read_y_cr_cb|pixel[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[1] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [1]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [1]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~13 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~13_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~12_combout  & (((\RAM_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout ) # 
// (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~12_combout  & (\RAM_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & 
// ((\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~12_combout ),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~13 .lut_mask = 16'hE4AA;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneiii_lcell_comb \videoGen|r[6]~6 (
// Equation(s):
// \videoGen|r[6]~6_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~13_combout  & \vgaCont|rden~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[1]~13_combout ),
	.datad(\vgaCont|rden~5_combout ),
	.cin(gnd),
	.combout(\videoGen|r[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[6]~6 .lut_mask = 16'hF000;
defparam \videoGen|r[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneiii_io_ibuf \digital[0]~input (
	.i(digital[0]),
	.ibar(gnd),
	.o(\digital[0]~input_o ));
// synopsys translate_off
defparam \digital[0]~input .bus_hold = "false";
defparam \digital[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d1[0]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d1[0]~feeder_combout  = \digital[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\digital[0]~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[0]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N19
dffeas \final_project_fpga|read_y_cr_cb|d1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[0] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[0]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[0]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [0]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[0]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N23
dffeas \final_project_fpga|read_y_cr_cb|pixel[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[0] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode584w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [0]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\final_project_fpga|cam_cont|wraddr[13]~0_combout ),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode576w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [0]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneiii_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaCont|rden~5_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode2|w_anode563w [2]),
	.ena1(\RAM_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode563w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [0]}),
	.portaaddr({\final_project_fpga|cam_cont|wraddr[12]~13_combout ,\final_project_fpga|cam_cont|wraddr[11]~12_combout ,\final_project_fpga|cam_cont|wraddr[10]~11_combout ,\final_project_fpga|cam_cont|wraddr[9]~10_combout ,\final_project_fpga|cam_cont|wraddr[8]~9_combout ,
\final_project_fpga|cam_cont|wraddr[7]~8_combout ,\final_project_fpga|cam_cont|wraddr[6]~7_combout ,\final_project_fpga|cam_cont|wraddr[5]~6_combout ,\final_project_fpga|cam_cont|wraddr[4]~5_combout ,\final_project_fpga|cam_cont|wraddr[3]~4_combout ,
\final_project_fpga|cam_cont|wraddr[2]~3_combout ,\final_project_fpga|cam_cont|wraddr[1]~2_combout ,\final_project_fpga|cam_cont|wraddr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaCont|rdaddr[12]~5_combout ,\vgaCont|rdaddr[11]~4_combout ,\vgaCont|rdaddr[10]~3_combout ,\vgaCont|rdaddr[9]~2_combout ,\vgaCont|rdaddr[8]~1_combout ,\vgaCont|rdaddr[7]~0_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~17_combout ,\vgaCont|Add3~14_combout ,
\vgaCont|Add3~11_combout ,\vgaCont|Add3~8_combout ,\vgaCont|Add3~5_combout ,\vgaCont|Add3~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32768;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout  = (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout )))) # (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14 .lut_mask = 16'hB9A8;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneiii_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout  = (\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout  & 
// (\RAM_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout )) # (!\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout  & ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))))) # 
// (!\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15 .lut_mask = 16'hAFC0;
defparam \RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneiii_lcell_comb \videoGen|r[7]~7 (
// Equation(s):
// \videoGen|r[7]~7_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout  & \vgaCont|rden~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout ),
	.datad(\vgaCont|rden~5_combout ),
	.cin(gnd),
	.combout(\videoGen|r[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[7]~7 .lut_mask = 16'hF000;
defparam \videoGen|r[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N8
cycloneiii_io_ibuf \capture~input (
	.i(capture),
	.ibar(gnd),
	.o(\capture~input_o ));
// synopsys translate_off
defparam \capture~input .bus_hold = "false";
defparam \capture~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
