{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494317759297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494317759297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 16:15:59 2017 " "Processing started: Tue May 09 16:15:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494317759297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494317759297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494317759297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1494317759547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_06_signal/signal_low.v 1 1 " "Found 1 design units, including 1 entities, in source file _06_signal/signal_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_low " "Found entity 1: signal_low" {  } { { "_06_signal/signal_low.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/signal_low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_06_signal/signal.v 1 1 " "Found 1 design units, including 1 entities, in source file _06_signal/signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal " "Found entity 1: signal" {  } { { "_06_signal/signal.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/signal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_06_signal/pll_100mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file _06_signal/pll_100mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100mhz " "Found entity 1: pll_100mhz" {  } { { "_06_signal/pll_100mhz.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/pll_100mhz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_06_signal/counter_low.v 1 1 " "Found 1 design units, including 1 entities, in source file _06_signal/counter_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_low " "Found entity 1: counter_low" {  } { { "_06_signal/counter_low.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter_low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_06_signal/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file _06_signal/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count_2s.v(5) " "Verilog HDL information at count_2s.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "_06_signal/count_2s.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/count_2s.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494317768283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_06_signal/count_2s.v 1 1 " "Found 1 design units, including 1 entities, in source file _06_signal/count_2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_2s " "Found entity 1: count_2s" {  } { { "_06_signal/count_2s.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/count_2s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_01_interface/interface_bsp.v 1 1 " "Found 1 design units, including 1 entities, in source file _01_interface/interface_bsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interface_bsp " "Found entity 1: Interface_bsp" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Clock.v(36) " "Verilog HDL information at Drive_Clock.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494317768283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Clock " "Found entity 1: Drive_Clock" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "App_Led.v(29) " "Verilog HDL information at App_Led.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "_03_App/App_Led.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_03_App/App_Led.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494317768283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_03_app/app_led.v 1 1 " "Found 1 design units, including 1 entities, in source file _03_app/app_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 App_Led " "Found entity 1: App_Led" {  } { { "_03_App/App_Led.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_03_App/App_Led.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/drive_usart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/drive_usart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Usart_Top " "Found entity 1: Drive_Usart_Top" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Top.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Usart_Handle.v(42) " "Verilog HDL information at Drive_Usart_Handle.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494317768283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Usart_Handle.v(212) " "Verilog HDL information at Drive_Usart_Handle.v(212): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 212 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494317768283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/drive_usart_handle.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/drive_usart_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Usart_Handle " "Found entity 1: Drive_Usart_Handle" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Usart_Bsp.v(79) " "Verilog HDL information at Drive_Usart_Bsp.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494317768298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/drive_usart_bsp.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/drive_usart_bsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Usart_Bsp " "Found entity 1: Drive_Usart_Bsp" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_ADC " "Found entity 1: Drive_ADC" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_DAC " "Found entity 1: Drive_DAC" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_05_ip_core/pll_400mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file _05_ip_core/pll_400mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_400mhz " "Found entity 1: pll_400mhz" {  } { { "_05_IP_Core/pll_400mhz.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_05_IP_Core/pll_400mhz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_05_ip_core/pll_200mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file _05_ip_core/pll_200mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_200mhz " "Found entity 1: pll_200mhz" {  } { { "_05_IP_Core/pll_200mhz.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_05_IP_Core/pll_200mhz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768298 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "signal_low.v(12) " "Verilog HDL Instantiation warning at signal_low.v(12): instance has no name" {  } { { "_06_signal/signal_low.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/signal_low.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1494317768298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface_bsp " "Elaborating entity \"Interface_bsp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494317768337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_low signal_low:signal_low " "Elaborating entity \"signal_low\" for hierarchy \"signal_low:signal_low\"" {  } { { "_01_Interface/Interface_bsp.v" "signal_low" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_100mhz signal_low:signal_low\|pll_100mhz:comb_3 " "Elaborating entity \"pll_100mhz\" for hierarchy \"signal_low:signal_low\|pll_100mhz:comb_3\"" {  } { { "_06_signal/signal_low.v" "comb_3" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/signal_low.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\"" {  } { { "_06_signal/pll_100mhz.v" "altpll_component" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/pll_100mhz.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component " "Elaborated megafunction instantiation \"signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\"" {  } { { "_06_signal/pll_100mhz.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/pll_100mhz.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component " "Instantiated megafunction \"signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_100mhz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_100mhz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768368 ""}  } { { "_06_signal/pll_100mhz.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/pll_100mhz.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494317768368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_100mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_100mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100mhz_altpll " "Found entity 1: pll_100mhz_altpll" {  } { { "db/pll_100mhz_altpll.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/pll_100mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317768415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317768415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_100mhz_altpll signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated " "Elaborating entity \"pll_100mhz_altpll\" for hierarchy \"signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_low signal_low:signal_low\|counter_low:U2 " "Elaborating entity \"counter_low\" for hierarchy \"signal_low:signal_low\|counter_low:U2\"" {  } { { "_06_signal/signal_low.v" "U2" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/signal_low.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal signal:signal " "Elaborating entity \"signal\" for hierarchy \"signal:signal\"" {  } { { "_01_Interface/Interface_bsp.v" "signal" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_2s signal:signal\|count_2s:U1 " "Elaborating entity \"count_2s\" for hierarchy \"signal:signal\|count_2s:U1\"" {  } { { "_06_signal/signal.v" "U1" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/signal.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768415 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 count_2s.v(14) " "Verilog HDL assignment warning at count_2s.v(14): truncated value with size 32 to match size of target (26)" {  } { { "_06_signal/count_2s.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/count_2s.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768415 "|Interface_bsp|signal:signal|count_2s:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter signal:signal\|counter:U2 " "Elaborating entity \"counter\" for hierarchy \"signal:signal\|counter:U2\"" {  } { { "_06_signal/signal.v" "U2" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/signal.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768415 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "updata counter.v(5) " "Output port \"updata\" at counter.v(5) has no driver" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1494317768415 "|Interface_bsp|signal:signal|counter:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Clock Drive_Clock:Drive_Clock0 " "Elaborating entity \"Drive_Clock\" for hierarchy \"Drive_Clock:Drive_Clock0\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_Clock0" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "App_Led App_Led:App_Led0 " "Elaborating entity \"App_Led\" for hierarchy \"App_Led:App_Led0\"" {  } { { "_01_Interface/Interface_bsp.v" "App_Led0" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 App_Led.v(39) " "Verilog HDL assignment warning at App_Led.v(39): truncated value with size 32 to match size of target (16)" {  } { { "_03_App/App_Led.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_03_App/App_Led.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|App_Led:App_Led0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Usart_Top Drive_Usart_Top:Drive_Usart_Top " "Elaborating entity \"Drive_Usart_Top\" for hierarchy \"Drive_Usart_Top:Drive_Usart_Top\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_Usart_Top" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Usart_Handle Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle " "Elaborating entity \"Drive_Usart_Handle\" for hierarchy \"Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\"" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Top.v" "Drive_Usart_Handle" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(48) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(48): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(51) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(51): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "send_state Drive_Usart_Handle.v(88) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(88): variable \"send_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq Drive_Usart_Handle.v(143) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(143): variable \"in_test_freq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(143) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(143): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq Drive_Usart_Handle.v(144) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(144): variable \"in_test_freq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(144) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(144): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq Drive_Usart_Handle.v(145) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(145): variable \"in_test_freq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(145) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(145): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq Drive_Usart_Handle.v(146) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(146): variable \"in_test_freq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(146) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(146): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_Vpp Drive_Usart_Handle.v(158) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(158): variable \"in_test_Vpp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(158) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(158): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_Vpp Drive_Usart_Handle.v(159) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(159): variable \"in_test_Vpp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(159) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(159): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_Vpp Drive_Usart_Handle.v(160) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(160): variable \"in_test_Vpp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(160) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(160): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_Vpp Drive_Usart_Handle.v(161) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(161): variable \"in_test_Vpp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(161) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(161): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq_low Drive_Usart_Handle.v(174) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(174): variable \"in_test_freq_low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(174) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(174): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq_low Drive_Usart_Handle.v(175) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(175): variable \"in_test_freq_low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(175) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(175): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq_low Drive_Usart_Handle.v(176) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(176): variable \"in_test_freq_low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(176) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(176): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq_low Drive_Usart_Handle.v(177) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(177): variable \"in_test_freq_low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(177) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(177): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Drive_Usart_Handle.v(90) " "Verilog HDL Case Statement warning at Drive_Usart_Handle.v(90): incomplete case statement has no default case item" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 90 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_start_flag Drive_Usart_Handle.v(86) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(86): inferring latch(es) for variable \"send_start_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_set_phase Drive_Usart_Handle.v(86) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(86): inferring latch(es) for variable \"out_set_phase\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_set_vpp Drive_Usart_Handle.v(86) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(86): inferring latch(es) for variable \"out_set_vpp\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_set_freq Drive_Usart_Handle.v(86) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(86): inferring latch(es) for variable \"out_set_freq\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(225) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(225): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(230) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(230): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(235) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(235): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(240) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(240): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(245) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(245): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(250) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(250): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(255) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(255): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(260) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(260): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Drive_Usart_Handle.v(218) " "Verilog HDL Case Statement warning at Drive_Usart_Handle.v(218): can't check case statement for completeness because the case expression has too many possible states" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 218 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_set_shifty Drive_Usart_Handle.v(31) " "Output port \"out_set_shifty\" at Drive_Usart_Handle.v(31) has no driver" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[8\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[8\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[9\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[9\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[10\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[10\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[11\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[11\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[12\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[12\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[13\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[13\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[14\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[14\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[15\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[15\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[16\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[16\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[17\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[17\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[18\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[18\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[19\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[19\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[20\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[20\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[21\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[21\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[22\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[22\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[23\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[23\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[24\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[24\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[25\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[25\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[26\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[26\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[27\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[27\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[28\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[28\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[29\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[29\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[30\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[30\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[31\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[31\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768431 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[8\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[8\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[9\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[9\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[10\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[10\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[11\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[11\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[12\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[12\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[13\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[13\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[14\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[14\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[15\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[15\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[8\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[8\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[9\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[9\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[10\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[10\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[11\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[11\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[12\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[12\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[13\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[13\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[14\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[14\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[15\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[15\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_start_flag Drive_Usart_Handle.v(86) " "Inferred latch for \"send_start_flag\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Usart_Bsp Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp " "Elaborating entity \"Drive_Usart_Bsp\" for hierarchy \"Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\"" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Top.v" "Drive_Usart_Bsp" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768446 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Drive_Usart_Bsp.v(53) " "Verilog HDL Case Statement warning at Drive_Usart_Bsp.v(53): can't check case statement for completeness because the case expression has too many possible states" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 53 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Bsp:Drive_Usart_Bsp"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Drive_Usart_Bsp.v(89) " "Verilog HDL Case Statement warning at Drive_Usart_Bsp.v(89): can't check case statement for completeness because the case expression has too many possible states" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 89 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Bsp:Drive_Usart_Bsp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_ADC Drive_ADC:Drive_ADC " "Elaborating entity \"Drive_ADC\" for hierarchy \"Drive_ADC:Drive_ADC\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_ADC" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768446 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(34) " "Verilog HDL Always Construct warning at Drive_ADC.v(34): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(35) " "Verilog HDL Always Construct warning at Drive_ADC.v(35): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(36) " "Verilog HDL Always Construct warning at Drive_ADC.v(36): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(37) " "Verilog HDL Always Construct warning at Drive_ADC.v(37): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(38) " "Verilog HDL Always Construct warning at Drive_ADC.v(38): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(39) " "Verilog HDL Always Construct warning at Drive_ADC.v(39): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(40) " "Verilog HDL Always Construct warning at Drive_ADC.v(40): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(41) " "Verilog HDL Always Construct warning at Drive_ADC.v(41): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(42) " "Verilog HDL Always Construct warning at Drive_ADC.v(42): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(43) " "Verilog HDL Always Construct warning at Drive_ADC.v(43): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_ADC_data Drive_ADC.v(26) " "Verilog HDL Always Construct warning at Drive_ADC.v(26): inferring latch(es) for variable \"out_ADC_data\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[0\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[0\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[1\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[1\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[2\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[2\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[3\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[3\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[4\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[4\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[5\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[5\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[6\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[6\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[7\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[7\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[8\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[8\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[9\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[9\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_DAC Drive_DAC:Drive_DAC " "Elaborating entity \"Drive_DAC\" for hierarchy \"Drive_DAC:Drive_DAC\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_DAC" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317768446 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(33) " "Verilog HDL Always Construct warning at Drive_DAC.v(33): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(34) " "Verilog HDL Always Construct warning at Drive_DAC.v(34): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(35) " "Verilog HDL Always Construct warning at Drive_DAC.v(35): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(36) " "Verilog HDL Always Construct warning at Drive_DAC.v(36): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(37) " "Verilog HDL Always Construct warning at Drive_DAC.v(37): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(38) " "Verilog HDL Always Construct warning at Drive_DAC.v(38): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(39) " "Verilog HDL Always Construct warning at Drive_DAC.v(39): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(40) " "Verilog HDL Always Construct warning at Drive_DAC.v(40): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(41) " "Verilog HDL Always Construct warning at Drive_DAC.v(41): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(42) " "Verilog HDL Always Construct warning at Drive_DAC.v(42): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_DAC_data Drive_DAC.v(25) " "Verilog HDL Always Construct warning at Drive_DAC.v(25): inferring latch(es) for variable \"out_DAC_data\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[0\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[0\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[1\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[1\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[2\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[2\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[3\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[3\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[4\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[4\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[5\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[5\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[6\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[6\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[7\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[7\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[8\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[8\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[9\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[9\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494317768446 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[31\] " "Net \"w_ADC_data\[31\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[31\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[30\] " "Net \"w_ADC_data\[30\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[30\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[29\] " "Net \"w_ADC_data\[29\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[29\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[28\] " "Net \"w_ADC_data\[28\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[28\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[27\] " "Net \"w_ADC_data\[27\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[27\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[26\] " "Net \"w_ADC_data\[26\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[26\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[25\] " "Net \"w_ADC_data\[25\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[25\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[24\] " "Net \"w_ADC_data\[24\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[24\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[23\] " "Net \"w_ADC_data\[23\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[23\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[22\] " "Net \"w_ADC_data\[22\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[22\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[21\] " "Net \"w_ADC_data\[21\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[21\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[20\] " "Net \"w_ADC_data\[20\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[20\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[19\] " "Net \"w_ADC_data\[19\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[19\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[18\] " "Net \"w_ADC_data\[18\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[18\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[17\] " "Net \"w_ADC_data\[17\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[17\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[16\] " "Net \"w_ADC_data\[16\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[16\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[15\] " "Net \"w_ADC_data\[15\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[15\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[14\] " "Net \"w_ADC_data\[14\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[14\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[13\] " "Net \"w_ADC_data\[13\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[13\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[12\] " "Net \"w_ADC_data\[12\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[12\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[11\] " "Net \"w_ADC_data\[11\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[11\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[10\] " "Net \"w_ADC_data\[10\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[10\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768493 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[31\] " "Net \"w_ADC_data\[31\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[31\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[30\] " "Net \"w_ADC_data\[30\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[30\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[29\] " "Net \"w_ADC_data\[29\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[29\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[28\] " "Net \"w_ADC_data\[28\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[28\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[27\] " "Net \"w_ADC_data\[27\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[27\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[26\] " "Net \"w_ADC_data\[26\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[26\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[25\] " "Net \"w_ADC_data\[25\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[25\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[24\] " "Net \"w_ADC_data\[24\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[24\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[23\] " "Net \"w_ADC_data\[23\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[23\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[22\] " "Net \"w_ADC_data\[22\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[22\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[21\] " "Net \"w_ADC_data\[21\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[21\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[20\] " "Net \"w_ADC_data\[20\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[20\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[19\] " "Net \"w_ADC_data\[19\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[19\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[18\] " "Net \"w_ADC_data\[18\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[18\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[17\] " "Net \"w_ADC_data\[17\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[17\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[16\] " "Net \"w_ADC_data\[16\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[16\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[15\] " "Net \"w_ADC_data\[15\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[15\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[14\] " "Net \"w_ADC_data\[14\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[14\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[13\] " "Net \"w_ADC_data\[13\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[13\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[12\] " "Net \"w_ADC_data\[12\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[12\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[11\] " "Net \"w_ADC_data\[11\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[11\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[10\] " "Net \"w_ADC_data\[10\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[10\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[31\] " "Net \"w_ADC_data\[31\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[31\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[30\] " "Net \"w_ADC_data\[30\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[30\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[29\] " "Net \"w_ADC_data\[29\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[29\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[28\] " "Net \"w_ADC_data\[28\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[28\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[27\] " "Net \"w_ADC_data\[27\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[27\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[26\] " "Net \"w_ADC_data\[26\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[26\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[25\] " "Net \"w_ADC_data\[25\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[25\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[24\] " "Net \"w_ADC_data\[24\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[24\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[23\] " "Net \"w_ADC_data\[23\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[23\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[22\] " "Net \"w_ADC_data\[22\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[22\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[21\] " "Net \"w_ADC_data\[21\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[21\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[20\] " "Net \"w_ADC_data\[20\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[20\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[19\] " "Net \"w_ADC_data\[19\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[19\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[18\] " "Net \"w_ADC_data\[18\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[18\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[17\] " "Net \"w_ADC_data\[17\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[17\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[16\] " "Net \"w_ADC_data\[16\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[16\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[15\] " "Net \"w_ADC_data\[15\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[15\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[14\] " "Net \"w_ADC_data\[14\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[14\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[13\] " "Net \"w_ADC_data\[13\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[13\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[12\] " "Net \"w_ADC_data\[12\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[12\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[11\] " "Net \"w_ADC_data\[11\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[11\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[10\] " "Net \"w_ADC_data\[10\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[10\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[31\] " "Net \"w_ADC_data\[31\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[31\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[30\] " "Net \"w_ADC_data\[30\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[30\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[29\] " "Net \"w_ADC_data\[29\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[29\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[28\] " "Net \"w_ADC_data\[28\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[28\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[27\] " "Net \"w_ADC_data\[27\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[27\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[26\] " "Net \"w_ADC_data\[26\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[26\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[25\] " "Net \"w_ADC_data\[25\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[25\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[24\] " "Net \"w_ADC_data\[24\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[24\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[23\] " "Net \"w_ADC_data\[23\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[23\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[22\] " "Net \"w_ADC_data\[22\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[22\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[21\] " "Net \"w_ADC_data\[21\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[21\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[20\] " "Net \"w_ADC_data\[20\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[20\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[19\] " "Net \"w_ADC_data\[19\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[19\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[18\] " "Net \"w_ADC_data\[18\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[18\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[17\] " "Net \"w_ADC_data\[17\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[17\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[16\] " "Net \"w_ADC_data\[16\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[16\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[15\] " "Net \"w_ADC_data\[15\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[15\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[14\] " "Net \"w_ADC_data\[14\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[14\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[13\] " "Net \"w_ADC_data\[13\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[13\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[12\] " "Net \"w_ADC_data\[12\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[12\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[11\] " "Net \"w_ADC_data\[11\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[11\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[10\] " "Net \"w_ADC_data\[10\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[10\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[31\] " "Net \"w_ADC_data\[31\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[31\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[30\] " "Net \"w_ADC_data\[30\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[30\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[29\] " "Net \"w_ADC_data\[29\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[29\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[28\] " "Net \"w_ADC_data\[28\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[28\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[27\] " "Net \"w_ADC_data\[27\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[27\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[26\] " "Net \"w_ADC_data\[26\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[26\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[25\] " "Net \"w_ADC_data\[25\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[25\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[24\] " "Net \"w_ADC_data\[24\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[24\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[23\] " "Net \"w_ADC_data\[23\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[23\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[22\] " "Net \"w_ADC_data\[22\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[22\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[21\] " "Net \"w_ADC_data\[21\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[21\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[20\] " "Net \"w_ADC_data\[20\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[20\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[19\] " "Net \"w_ADC_data\[19\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[19\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[18\] " "Net \"w_ADC_data\[18\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[18\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[17\] " "Net \"w_ADC_data\[17\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[17\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[16\] " "Net \"w_ADC_data\[16\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[16\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[15\] " "Net \"w_ADC_data\[15\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[15\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[14\] " "Net \"w_ADC_data\[14\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[14\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[13\] " "Net \"w_ADC_data\[13\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[13\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[12\] " "Net \"w_ADC_data\[12\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[12\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[11\] " "Net \"w_ADC_data\[11\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[11\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[10\] " "Net \"w_ADC_data\[10\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[10\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768509 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[31\] " "Net \"w_ADC_data\[31\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[31\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[30\] " "Net \"w_ADC_data\[30\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[30\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[29\] " "Net \"w_ADC_data\[29\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[29\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[28\] " "Net \"w_ADC_data\[28\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[28\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[27\] " "Net \"w_ADC_data\[27\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[27\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[26\] " "Net \"w_ADC_data\[26\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[26\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[25\] " "Net \"w_ADC_data\[25\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[25\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[24\] " "Net \"w_ADC_data\[24\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[24\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[23\] " "Net \"w_ADC_data\[23\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[23\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[22\] " "Net \"w_ADC_data\[22\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[22\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[21\] " "Net \"w_ADC_data\[21\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[21\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[20\] " "Net \"w_ADC_data\[20\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[20\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[19\] " "Net \"w_ADC_data\[19\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[19\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[18\] " "Net \"w_ADC_data\[18\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[18\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[17\] " "Net \"w_ADC_data\[17\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[17\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[16\] " "Net \"w_ADC_data\[16\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[16\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[15\] " "Net \"w_ADC_data\[15\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[15\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[14\] " "Net \"w_ADC_data\[14\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[14\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[13\] " "Net \"w_ADC_data\[13\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[13\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[12\] " "Net \"w_ADC_data\[12\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[12\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[11\] " "Net \"w_ADC_data\[11\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[11\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[10\] " "Net \"w_ADC_data\[10\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[10\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494317768524 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_100mhz:U1\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll_100mhz:U1\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_100mhz_altpll.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/pll_100mhz_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "_06_signal/pll_100mhz.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/pll_100mhz.v" 91 0 0 } } { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317768587 "|Interface_bsp|pll_100mhz:U1|altpll:altpll_component|pll_100mhz_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1494317768587 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1494317768587 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Clock:Drive_Clock0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Clock:Drive_Clock0\|Mod2\"" {  } { { "_02_Drive/Drive_Clock.v" "Mod2" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317769431 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "App_Led:App_Led0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"App_Led:App_Led0\|Mod0\"" {  } { { "_03_App/App_Led.v" "Mod0" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_03_App/App_Led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317769431 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Clock:Drive_Clock0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Clock:Drive_Clock0\|Mod1\"" {  } { { "_02_Drive/Drive_Clock.v" "Mod1" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317769431 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Clock:Drive_Clock0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Clock:Drive_Clock0\|Mod0\"" {  } { { "_02_Drive/Drive_Clock.v" "Mod0" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317769431 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1494317769431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\"" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317769462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2 " "Instantiated megafunction \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769462 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494317769462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317769493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317769493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317769493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317769493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9af " "Found entity 1: alt_u_div_9af" {  } { { "db/alt_u_div_9af.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_9af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317769556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317769556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317769603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317769603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317769634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317769634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "App_Led:App_Led0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"App_Led:App_Led0\|lpm_divide:Mod0\"" {  } { { "_03_App/App_Led.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_03_App/App_Led.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317769649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "App_Led:App_Led0\|lpm_divide:Mod0 " "Instantiated megafunction \"App_Led:App_Led0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769649 ""}  } { { "_03_App/App_Led.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_03_App/App_Led.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494317769649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/lpm_divide_bbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317769681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317769681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/sign_div_unsign_0mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317769681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317769681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_k7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317769712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317769712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod1\"" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317769712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod1 " "Instantiated megafunction \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769712 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494317769712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/lpm_divide_6bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317769759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317769759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317769759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317769759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_77f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_77f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_77f " "Found entity 1: alt_u_div_77f" {  } { { "db/alt_u_div_77f.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_77f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317769790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317769790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\"" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317769806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0 " "Instantiated megafunction \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 29 " "Parameter \"LPM_WIDTHD\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494317769806 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494317769806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qcm " "Found entity 1: lpm_divide_qcm" {  } { { "db/lpm_divide_qcm.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/lpm_divide_qcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317769837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317769837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/sign_div_unsign_fnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317769853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317769853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_iaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_iaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_iaf " "Found entity 1: alt_u_div_iaf" {  } { { "db/alt_u_div_iaf.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494317769915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494317769915 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1494317770509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff_flag " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff_flag" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[7\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[7\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[6\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[6\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[5\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[5\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770571 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770587 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770587 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770587 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770587 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770587 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770587 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770587 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770587 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770587 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770587 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770587 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494317770587 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494317770587 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_led_bus\[4\] GND " "Pin \"out_led_bus\[4\]\" is stuck at GND" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494317773029 "|Interface_bsp|out_led_bus[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ADC_OE GND " "Pin \"out_ADC_OE\" is stuck at GND" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494317773029 "|Interface_bsp|out_ADC_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ADC_PD GND " "Pin \"out_ADC_PD\" is stuck at GND" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494317773029 "|Interface_bsp|out_ADC_PD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494317773029 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1494317773170 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1494317774394 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_16_result_int\[0\]~0 " "Logic cell \"App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_16_result_int\[0\]~0" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_k7f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774410 ""} { "Info" "ISCL_SCL_CELL_NAME" "App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_15_result_int\[1\]~18 " "Logic cell \"App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_15_result_int\[1\]~18\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_15_result_int\[1\]~18" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_k7f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774410 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\|lpm_divide_lcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_9af:divider\|add_sub_17_result_int\[1\]~28 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\|lpm_divide_lcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_9af:divider\|add_sub_17_result_int\[1\]~28\"" {  } { { "db/alt_u_div_9af.tdf" "add_sub_17_result_int\[1\]~28" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_9af.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774410 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[7\]~46 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[7\]~46\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[7\]~46" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774410 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[6\]~48 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[6\]~48\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[6\]~48" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774410 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[5\]~50 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[5\]~50\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[5\]~50" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774410 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[4\]~52 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[4\]~52\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[4\]~52" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774410 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[3\]~54 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[3\]~54\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[3\]~54" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774410 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[2\]~56 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[2\]~56\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[2\]~56" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774410 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[1\]~58 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[1\]~58\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[1\]~58" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774410 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_31_result_int\[0\]~60 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_31_result_int\[0\]~60\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_31_result_int\[0\]~60" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774410 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1494317774410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/output_files/Project.map.smsg " "Generated suppressed messages file C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1494317774566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494317774769 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774769 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[1\] " "No output dependent on input pin \"in_key_bus\[1\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774894 "|Interface_bsp|in_key_bus[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[2\] " "No output dependent on input pin \"in_key_bus\[2\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774894 "|Interface_bsp|in_key_bus[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[3\] " "No output dependent on input pin \"in_key_bus\[3\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774894 "|Interface_bsp|in_key_bus[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[4\] " "No output dependent on input pin \"in_key_bus\[4\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494317774894 "|Interface_bsp|in_key_bus[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1494317774894 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2365 " "Implemented 2365 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494317774894 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494317774894 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2326 " "Implemented 2326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494317774894 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1494317774894 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494317774894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 351 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 351 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494317774988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 16:16:14 2017 " "Processing ended: Tue May 09 16:16:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494317774988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494317774988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494317774988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494317774988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494317777145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494317777145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 16:16:16 2017 " "Processing started: Tue May 09 16:16:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494317777145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1494317777145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1494317777161 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1494317777223 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1494317777223 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1494317777223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1494317777301 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project EP4CE22E22C8 " "Selected device EP4CE22E22C8 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1494317777332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494317777400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494317777400 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_100mhz_altpll.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/pll_100mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 808 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1494317777452 ""}  } { { "db/pll_100mhz_altpll.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/pll_100mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 808 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1494317777452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494317777562 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494317777640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494317777640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494317777640 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1494317777640 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4552 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494317777655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4554 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494317777655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4556 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494317777655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4558 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494317777655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4560 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494317777655 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1494317777655 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1494317777655 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "81 " "TimeQuest Timing Analyzer is analyzing 81 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1494317778484 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1494317778484 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1494317778484 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1494317778499 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Drive_Usart_Top\|Drive_Usart_Handle\|WideOr1~0  from: dataa  to: combout " "Cell: Drive_Usart_Top\|Drive_Usart_Handle\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1494317778499 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1494317778499 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1494317778515 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1494317778515 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1494317778515 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "in_clk_50M~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node in_clk_50M~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_DAC_WRT~output " "Destination node out_DAC_WRT~output" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4530 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_DAC_CLK~output " "Destination node out_DAC_CLK~output" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4531 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_ADC_CLK~output " "Destination node out_ADC_CLK~output" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4519 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494317778640 ""}  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4532 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494317778640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""}  } { { "db/pll_100mhz_altpll.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/pll_100mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 808 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494317778640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Clock:Drive_Clock0\|clk_us  " "Automatically promoted node Drive_Clock:Drive_Clock0\|clk_us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_state " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_state" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 211 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 463 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Clock:Drive_Clock0\|clk_us~0 " "Destination node Drive_Clock:Drive_Clock0\|clk_us~0" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 3132 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494317778640 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 645 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494317778640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "Automatically promoted node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|Selector0~2 " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|Selector0~2" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 2533 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|Selector0~3 " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|Selector0~3" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 2556 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 357 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[5\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[5\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 358 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[6\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[6\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 359 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[7\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[7\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 360 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff_flag " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff_flag" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 455 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 354 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 355 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 356 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494317778640 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 187 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494317778640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag~0  " "Automatically promoted node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 598 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494317778640 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 3692 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494317778640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "signal:signal\|count_2s:U1\|clk_2s  " "Automatically promoted node signal:signal\|count_2s:U1\|clk_2s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[7\] " "Destination node signal:signal\|counter:U2\|temp\[7\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 688 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[15\] " "Destination node signal:signal\|counter:U2\|temp\[15\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 696 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[23\] " "Destination node signal:signal\|counter:U2\|temp\[23\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 704 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[31\] " "Destination node signal:signal\|counter:U2\|temp\[31\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 712 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[6\] " "Destination node signal:signal\|counter:U2\|temp\[6\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 687 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[14\] " "Destination node signal:signal\|counter:U2\|temp\[14\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 695 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[22\] " "Destination node signal:signal\|counter:U2\|temp\[22\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 703 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[30\] " "Destination node signal:signal\|counter:U2\|temp\[30\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 711 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[5\] " "Destination node signal:signal\|counter:U2\|temp\[5\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 686 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[13\] " "Destination node signal:signal\|counter:U2\|temp\[13\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 694 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1494317778640 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494317778640 ""}  } { { "_06_signal/count_2s.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/count_2s.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 740 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494317778640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Clock:Drive_Clock0\|clk_ms  " "Automatically promoted node Drive_Clock:Drive_Clock0\|clk_ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Clock:Drive_Clock0\|clk_ms~1 " "Destination node Drive_Clock:Drive_Clock0\|clk_ms~1" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 2493 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494317778640 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494317778640 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 646 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494317778640 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1494317779144 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494317779144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494317779144 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494317779144 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494317779144 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1494317779144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1494317779144 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1494317779144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1494317779237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1494317779237 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494317779237 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494317779347 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1494317779347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494317780346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494317780849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494317780864 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494317783693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494317783693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494317784230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1494317786464 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494317786464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494317790068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1494317790068 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1494317790068 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.11 " "Total time spent on timing analysis during the Fitter is 2.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1494317790115 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494317790178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494317790506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494317790553 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494317790975 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494317791865 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/output_files/Project.fit.smsg " "Generated suppressed messages file C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/output_files/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1494317792385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1474 " "Peak virtual memory: 1474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494317792995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 16:16:32 2017 " "Processing ended: Tue May 09 16:16:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494317792995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494317792995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494317792995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494317792995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1494317795018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494317795018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 16:16:34 2017 " "Processing started: Tue May 09 16:16:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494317795018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1494317795018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1494317795018 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1494317795893 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1494317795924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494317796252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 16:16:36 2017 " "Processing ended: Tue May 09 16:16:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494317796252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494317796252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494317796252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1494317796252 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1494317796846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1494317798366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494317798366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 16:16:38 2017 " "Processing started: Tue May 09 16:16:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494317798366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494317798366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494317798366 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1494317798444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1494317798569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1494317798632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1494317798632 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "81 " "TimeQuest Timing Analyzer is analyzing 81 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1494317798882 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1494317798960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1494317798960 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name in_clk_50M in_clk_50M " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name in_clk_50M in_clk_50M" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1494317798960 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1494317798960 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1494317798960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1494317798960 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " "create_clock -period 1.000 -name Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494317798976 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Drive_Clock:Drive_Clock0\|clk_us Drive_Clock:Drive_Clock0\|clk_us " "create_clock -period 1.000 -name Drive_Clock:Drive_Clock0\|clk_us Drive_Clock:Drive_Clock0\|clk_us" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494317798976 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " "create_clock -period 1.000 -name Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494317798976 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Drive_Clock:Drive_Clock0\|clk_ms Drive_Clock:Drive_Clock0\|clk_ms " "create_clock -period 1.000 -name Drive_Clock:Drive_Clock0\|clk_ms Drive_Clock:Drive_Clock0\|clk_ms" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494317798976 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name signal:signal\|count_2s:U1\|clk_2s signal:signal\|count_2s:U1\|clk_2s " "create_clock -period 1.000 -name signal:signal\|count_2s:U1\|clk_2s signal:signal\|count_2s:U1\|clk_2s" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494317798976 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in_signal in_signal " "create_clock -period 1.000 -name in_signal in_signal" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494317798976 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494317798976 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Drive_Usart_Top\|Drive_Usart_Handle\|WideOr1~0  from: datad  to: combout " "Cell: Drive_Usart_Top\|Drive_Usart_Handle\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799069 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1494317799069 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1494317799069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799069 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1494317799069 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1494317799085 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1494317799194 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1494317799194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -55.164 " "Worst-case setup slack is -55.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -55.164            -103.916 in_clk_50M  " "  -55.164            -103.916 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.796            -739.728 Drive_Clock:Drive_Clock0\|clk_us  " "   -8.796            -739.728 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.075             -58.631 Drive_Clock:Drive_Clock0\|clk_ms  " "   -7.075             -58.631 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.215            -299.983 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "   -5.215            -299.983 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -164.228 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "   -4.000            -164.228 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.818            -134.916 in_signal  " "   -2.818            -134.916 in_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.007             -58.122 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.007             -58.122 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.066             -19.241 signal:signal\|count_2s:U1\|clk_2s  " "   -1.066             -19.241 signal:signal\|count_2s:U1\|clk_2s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494317799210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.674 " "Worst-case hold slack is -0.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674              -3.524 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "   -0.674              -3.524 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 in_signal  " "    0.392               0.000 in_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 signal:signal\|count_2s:U1\|clk_2s  " "    0.423               0.000 signal:signal\|count_2s:U1\|clk_2s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Drive_Clock:Drive_Clock0\|clk_us  " "    0.453               0.000 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Drive_Clock:Drive_Clock0\|clk_ms  " "    0.454               0.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "    0.455               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 in_clk_50M  " "    0.467               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.762               0.000 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1494317799226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1494317799226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -96.681 in_signal  " "   -3.000             -96.681 in_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -240.894 Drive_Clock:Drive_Clock0\|clk_us  " "   -1.487            -240.894 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -111.525 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "   -1.487            -111.525 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -47.584 signal:signal\|count_2s:U1\|clk_2s  " "   -1.487             -47.584 signal:signal\|count_2s:U1\|clk_2s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 Drive_Clock:Drive_Clock0\|clk_ms  " "   -1.487             -14.870 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "    0.160               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.693               0.000 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.693               0.000 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.742               0.000 in_clk_50M  " "    9.742               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494317799226 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1494317799746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1494317799778 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1494317800246 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Drive_Usart_Top\|Drive_Usart_Handle\|WideOr1~0  from: datad  to: combout " "Cell: Drive_Usart_Top\|Drive_Usart_Handle\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800387 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1494317800387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800387 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1494317800418 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1494317800418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -48.779 " "Worst-case setup slack is -48.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -48.779             -91.610 in_clk_50M  " "  -48.779             -91.610 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.135            -672.650 Drive_Clock:Drive_Clock0\|clk_us  " "   -8.135            -672.650 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.432             -52.744 Drive_Clock:Drive_Clock0\|clk_ms  " "   -6.432             -52.744 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.758            -277.084 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "   -4.758            -277.084 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.156            -172.438 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "   -4.156            -172.438 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.916            -128.311 in_signal  " "   -2.916            -128.311 in_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.688             -48.608 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.688             -48.608 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193             -23.934 signal:signal\|count_2s:U1\|clk_2s  " "   -1.193             -23.934 signal:signal\|count_2s:U1\|clk_2s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494317800434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.544 " "Worst-case hold slack is -0.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544              -2.413 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "   -0.544              -2.413 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Drive_Clock:Drive_Clock0\|clk_us  " "    0.402               0.000 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Drive_Clock:Drive_Clock0\|clk_ms  " "    0.403               0.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "    0.404               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 in_clk_50M  " "    0.418               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 in_signal  " "    0.433               0.000 in_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 signal:signal\|count_2s:U1\|clk_2s  " "    0.599               0.000 signal:signal\|count_2s:U1\|clk_2s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.706               0.000 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494317800450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1494317800465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1494317800465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -96.695 in_signal  " "   -3.000             -96.695 in_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -240.894 Drive_Clock:Drive_Clock0\|clk_us  " "   -1.487            -240.894 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -111.525 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "   -1.487            -111.525 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -47.584 signal:signal\|count_2s:U1\|clk_2s  " "   -1.487             -47.584 signal:signal\|count_2s:U1\|clk_2s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 Drive_Clock:Drive_Clock0\|clk_ms  " "   -1.487             -14.870 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.117              -9.690 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "   -0.117              -9.690 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.694               0.000 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.694               0.000 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.692               0.000 in_clk_50M  " "    9.692               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317800481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494317800481 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1494317801106 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Drive_Usart_Top\|Drive_Usart_Handle\|WideOr1~0  from: datad  to: combout " "Cell: Drive_Usart_Top\|Drive_Usart_Handle\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801325 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1494317801325 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801325 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1494317801340 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1494317801340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.973 " "Worst-case setup slack is -11.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.973             -21.805 in_clk_50M  " "  -11.973             -21.805 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.275            -230.716 Drive_Clock:Drive_Clock0\|clk_us  " "   -3.275            -230.716 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.403             -19.272 Drive_Clock:Drive_Clock0\|clk_ms  " "   -2.403             -19.272 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.667             -85.645 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "   -1.667             -85.645 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.256             -41.871 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "   -1.256             -41.871 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.090             -31.645 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.090             -31.645 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700             -22.642 in_signal  " "   -0.700             -22.642 in_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 signal:signal\|count_2s:U1\|clk_2s  " "    0.031               0.000 signal:signal\|count_2s:U1\|clk_2s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494317801340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.264 " "Worst-case hold slack is -0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264              -0.933 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "   -0.264              -0.933 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 Drive_Clock:Drive_Clock0\|clk_us  " "    0.055               0.000 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 in_clk_50M  " "    0.072               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 in_signal  " "    0.105               0.000 in_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 signal:signal\|count_2s:U1\|clk_2s  " "    0.172               0.000 signal:signal\|count_2s:U1\|clk_2s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Drive_Clock:Drive_Clock0\|clk_ms  " "    0.187               0.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "    0.188               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.304               0.000 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494317801372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1494317801387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1494317801403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.427 in_signal  " "   -3.000             -75.427 in_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -162.000 Drive_Clock:Drive_Clock0\|clk_us  " "   -1.000            -162.000 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -75.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "   -1.000             -75.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 signal:signal\|count_2s:U1\|clk_2s  " "   -1.000             -32.000 signal:signal\|count_2s:U1\|clk_2s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Drive_Clock:Drive_Clock0\|clk_ms  " "   -1.000             -10.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "    0.289               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.783               0.000 signal_low\|comb_3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.417               0.000 in_clk_50M  " "    9.417               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494317801418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494317801418 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1494317802704 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1494317802704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494317802907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 16:16:42 2017 " "Processing ended: Tue May 09 16:16:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494317802907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494317802907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494317802907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494317802907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494317805085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494317805085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 16:16:44 2017 " "Processing started: Tue May 09 16:16:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494317805085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494317805085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494317805085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_85c_slow.vo C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_85c_slow.vo in folder \"C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494317805850 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_0c_slow.vo C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_0c_slow.vo in folder \"C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494317806100 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_min_1200mv_0c_fast.vo C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/ simulation " "Generated file Project_min_1200mv_0c_fast.vo in folder \"C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494317806350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project.vo C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/ simulation " "Generated file Project.vo in folder \"C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494317806600 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_85c_v_slow.sdo C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494317806788 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_0c_v_slow.sdo C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494317806975 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_min_1200mv_0c_v_fast.sdo C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/ simulation " "Generated file Project_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494317807147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_v.sdo C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/ simulation " "Generated file Project_v.sdo in folder \"C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494317807335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494317807402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 16:16:47 2017 " "Processing ended: Tue May 09 16:16:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494317807402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494317807402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494317807402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494317807402 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 359 s " "Quartus II Full Compilation was successful. 0 errors, 359 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494317808027 ""}
