\hypertarget{union__hw__mcg__c1}{}\section{\+\_\+hw\+\_\+mcg\+\_\+c1 Union Reference}
\label{union__hw__mcg__c1}\index{\+\_\+hw\+\_\+mcg\+\_\+c1@{\+\_\+hw\+\_\+mcg\+\_\+c1}}


H\+W\+\_\+\+M\+C\+G\+\_\+\+C1 -\/ M\+CG Control 1 Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mcg.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields}{\+\_\+hw\+\_\+mcg\+\_\+c1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__mcg__c1_acc8a4eb53a2ba9a5c75ebfdeacfc1e74}{}\label{union__hw__mcg__c1_acc8a4eb53a2ba9a5c75ebfdeacfc1e74}

\item 
struct \hyperlink{struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields}{\+\_\+hw\+\_\+mcg\+\_\+c1\+::\+\_\+hw\+\_\+mcg\+\_\+c1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mcg__c1_a1b39ab9677a907ed88f9e355025d67cc}{}\label{union__hw__mcg__c1_a1b39ab9677a907ed88f9e355025d67cc}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+C\+G\+\_\+\+C1 -\/ M\+CG Control 1 Register (RW) 

Reset value\+: 0x04U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcg.\+h\end{DoxyCompactItemize}
