
pomad.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008c0  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08000a88  08000a88  00010a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000ad8  08000ad8  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000ad8  08000ad8  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000ad8  08000ad8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000ad8  08000ad8  00010ad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000adc  08000adc  00010adc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000ae0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08000ae4  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000ae4  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000016d9  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000055c  00000000  00000000  0002170d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000138  00000000  00000000  00021c70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000e0  00000000  00000000  00021da8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001c37f  00000000  00000000  00021e88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000159b  00000000  00000000  0003e207  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009ab7a  00000000  00000000  0003f7a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000da31c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000358  00000000  00000000  000da398  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000004 	.word	0x20000004
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000a70 	.word	0x08000a70

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000008 	.word	0x20000008
 8000204:	08000a70 	.word	0x08000a70

08000208 <main>:


// Main program

void main(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
	uint32_t	i;

		// Configure System Clock
		SystemClock_Config();
 800020e:	f000 f82d 	bl	800026c <SystemClock_Config>

		// Initialize Debug Console
		BSP_Console_Init();
 8000212:	f000 fb63 	bl	80008dc <BSP_Console_Init>
		my_printf("Console ready!\r\n");
 8000216:	4810      	ldr	r0, [pc, #64]	; (8000258 <main+0x50>)
 8000218:	f000 fa8a 	bl	8000730 <my_printf>

		// Initialize and start ADC on PC1
		BSP_ADC_Init();
 800021c:	f000 fbb6 	bl	800098c <BSP_ADC_Init>
		my_printf("ADC ready!\r\n");
 8000220:	480e      	ldr	r0, [pc, #56]	; (800025c <main+0x54>)
 8000222:	f000 fa85 	bl	8000730 <my_printf>

		// Main loop
		while(1)
		{
			// Wait here until ADC EOC
			while ((ADC3->SR & ADC_SR_EOC) != ADC_SR_EOC);
 8000226:	bf00      	nop
 8000228:	4b0d      	ldr	r3, [pc, #52]	; (8000260 <main+0x58>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	f003 0302 	and.w	r3, r3, #2
 8000230:	2b02      	cmp	r3, #2
 8000232:	d1f9      	bne.n	8000228 <main+0x20>

			// Report result to console
			my_printf("ADC value = %d\r\n", ADC3->DR);
 8000234:	4b0a      	ldr	r3, [pc, #40]	; (8000260 <main+0x58>)
 8000236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000238:	4619      	mov	r1, r3
 800023a:	480a      	ldr	r0, [pc, #40]	; (8000264 <main+0x5c>)
 800023c:	f000 fa78 	bl	8000730 <my_printf>

			// Wait about 200ms
			for (i=0; i<500000; i++);
 8000240:	2300      	movs	r3, #0
 8000242:	607b      	str	r3, [r7, #4]
 8000244:	e002      	b.n	800024c <main+0x44>
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	3301      	adds	r3, #1
 800024a:	607b      	str	r3, [r7, #4]
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	4a06      	ldr	r2, [pc, #24]	; (8000268 <main+0x60>)
 8000250:	4293      	cmp	r3, r2
 8000252:	d9f8      	bls.n	8000246 <main+0x3e>
			while ((ADC3->SR & ADC_SR_EOC) != ADC_SR_EOC);
 8000254:	e7e7      	b.n	8000226 <main+0x1e>
 8000256:	bf00      	nop
 8000258:	08000a88 	.word	0x08000a88
 800025c:	08000a9c 	.word	0x08000a9c
 8000260:	40012200 	.word	0x40012200
 8000264:	08000aac 	.word	0x08000aac
 8000268:	0007a11f 	.word	0x0007a11f

0800026c <SystemClock_Config>:
		}
}


 void SystemClock_Config(void){
 800026c:	b580      	push	{r7, lr}
 800026e:	b084      	sub	sp, #16
 8000270:	af00      	add	r7, sp, #0
	 * HSI CONF to get 48MHZ using PLL  48=16/10*240/8/1/1
	 */
		uint32_t 	HSI_Status;
		uint32_t	PLL_Status;
		uint32_t	SW_Status;
		uint32_t	timeout = 0;
 8000272:	2300      	movs	r3, #0
 8000274:	60fb      	str	r3, [r7, #12]

		timeout = 1000000;
 8000276:	4b43      	ldr	r3, [pc, #268]	; (8000384 <SystemClock_Config+0x118>)
 8000278:	60fb      	str	r3, [r7, #12]

		// Start HSI

		RCC->CR |= RCC_CR_HSION;
 800027a:	4b43      	ldr	r3, [pc, #268]	; (8000388 <SystemClock_Config+0x11c>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	4a42      	ldr	r2, [pc, #264]	; (8000388 <SystemClock_Config+0x11c>)
 8000280:	f043 0301 	orr.w	r3, r3, #1
 8000284:	6013      	str	r3, [r2, #0]


		do
			{
				HSI_Status = RCC->CR & RCC_CR_HSIRDY_Msk;
 8000286:	4b40      	ldr	r3, [pc, #256]	; (8000388 <SystemClock_Config+0x11c>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	f003 0302 	and.w	r3, r3, #2
 800028e:	60bb      	str	r3, [r7, #8]
				timeout--;
 8000290:	68fb      	ldr	r3, [r7, #12]
 8000292:	3b01      	subs	r3, #1
 8000294:	60fb      	str	r3, [r7, #12]
			} while ((HSI_Status == 0) && (timeout > 0));
 8000296:	68bb      	ldr	r3, [r7, #8]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d102      	bne.n	80002a2 <SystemClock_Config+0x36>
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d1f1      	bne.n	8000286 <SystemClock_Config+0x1a>

		// Main PLL Configuration PLLM/10 PLLNx240 PLLP/8


		//PLLM
		RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 80002a2:	4b39      	ldr	r3, [pc, #228]	; (8000388 <SystemClock_Config+0x11c>)
 80002a4:	685b      	ldr	r3, [r3, #4]
 80002a6:	4a38      	ldr	r2, [pc, #224]	; (8000388 <SystemClock_Config+0x11c>)
 80002a8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80002ac:	6053      	str	r3, [r2, #4]
		RCC->PLLCFGR |= (0xA <<RCC_PLLCFGR_PLLM_Pos);
 80002ae:	4b36      	ldr	r3, [pc, #216]	; (8000388 <SystemClock_Config+0x11c>)
 80002b0:	685b      	ldr	r3, [r3, #4]
 80002b2:	4a35      	ldr	r2, [pc, #212]	; (8000388 <SystemClock_Config+0x11c>)
 80002b4:	f043 030a 	orr.w	r3, r3, #10
 80002b8:	6053      	str	r3, [r2, #4]

		//PLLN
		RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 80002ba:	4b33      	ldr	r3, [pc, #204]	; (8000388 <SystemClock_Config+0x11c>)
 80002bc:	685a      	ldr	r2, [r3, #4]
 80002be:	4932      	ldr	r1, [pc, #200]	; (8000388 <SystemClock_Config+0x11c>)
 80002c0:	4b32      	ldr	r3, [pc, #200]	; (800038c <SystemClock_Config+0x120>)
 80002c2:	4013      	ands	r3, r2
 80002c4:	604b      	str	r3, [r1, #4]
		RCC->PLLCFGR |= (0xF0 <<RCC_PLLCFGR_PLLN_Pos);
 80002c6:	4b30      	ldr	r3, [pc, #192]	; (8000388 <SystemClock_Config+0x11c>)
 80002c8:	685b      	ldr	r3, [r3, #4]
 80002ca:	4a2f      	ldr	r2, [pc, #188]	; (8000388 <SystemClock_Config+0x11c>)
 80002cc:	f443 5370 	orr.w	r3, r3, #15360	; 0x3c00
 80002d0:	6053      	str	r3, [r2, #4]

		//PLLP
		RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 80002d2:	4b2d      	ldr	r3, [pc, #180]	; (8000388 <SystemClock_Config+0x11c>)
 80002d4:	685b      	ldr	r3, [r3, #4]
 80002d6:	4a2c      	ldr	r2, [pc, #176]	; (8000388 <SystemClock_Config+0x11c>)
 80002d8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80002dc:	6053      	str	r3, [r2, #4]
		RCC->PLLCFGR |= (0x3 <<RCC_PLLCFGR_PLLP_Pos);
 80002de:	4b2a      	ldr	r3, [pc, #168]	; (8000388 <SystemClock_Config+0x11c>)
 80002e0:	685b      	ldr	r3, [r3, #4]
 80002e2:	4a29      	ldr	r2, [pc, #164]	; (8000388 <SystemClock_Config+0x11c>)
 80002e4:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80002e8:	6053      	str	r3, [r2, #4]

		// Main PLL activation

		RCC->CR |= RCC_CR_PLLON;
 80002ea:	4b27      	ldr	r3, [pc, #156]	; (8000388 <SystemClock_Config+0x11c>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	4a26      	ldr	r2, [pc, #152]	; (8000388 <SystemClock_Config+0x11c>)
 80002f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002f4:	6013      	str	r3, [r2, #0]
		do
				{
					PLL_Status = RCC->CR & RCC_CR_PLLRDY_Msk;
 80002f6:	4b24      	ldr	r3, [pc, #144]	; (8000388 <SystemClock_Config+0x11c>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002fe:	607b      	str	r3, [r7, #4]
					timeout--;
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	3b01      	subs	r3, #1
 8000304:	60fb      	str	r3, [r7, #12]
				} while ((PLL_Status == 0) && (timeout > 0));
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	2b00      	cmp	r3, #0
 800030a:	d102      	bne.n	8000312 <SystemClock_Config+0xa6>
 800030c:	68fb      	ldr	r3, [r7, #12]
 800030e:	2b00      	cmp	r3, #0
 8000310:	d1f1      	bne.n	80002f6 <SystemClock_Config+0x8a>


		//APB1 and AHB1 Conf /1 /1
		RCC->CFGR &= RCC_CFGR_PPRE1_Msk;
 8000312:	4b1d      	ldr	r3, [pc, #116]	; (8000388 <SystemClock_Config+0x11c>)
 8000314:	689b      	ldr	r3, [r3, #8]
 8000316:	4a1c      	ldr	r2, [pc, #112]	; (8000388 <SystemClock_Config+0x11c>)
 8000318:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800031c:	6093      	str	r3, [r2, #8]
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 800031e:	4b1a      	ldr	r3, [pc, #104]	; (8000388 <SystemClock_Config+0x11c>)
 8000320:	4a19      	ldr	r2, [pc, #100]	; (8000388 <SystemClock_Config+0x11c>)
 8000322:	689b      	ldr	r3, [r3, #8]
 8000324:	6093      	str	r3, [r2, #8]

		RCC->CFGR &= RCC_CFGR_HPRE_Msk;
 8000326:	4b18      	ldr	r3, [pc, #96]	; (8000388 <SystemClock_Config+0x11c>)
 8000328:	689b      	ldr	r3, [r3, #8]
 800032a:	4a17      	ldr	r2, [pc, #92]	; (8000388 <SystemClock_Config+0x11c>)
 800032c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000330:	6093      	str	r3, [r2, #8]
		RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000332:	4b15      	ldr	r3, [pc, #84]	; (8000388 <SystemClock_Config+0x11c>)
 8000334:	4a14      	ldr	r2, [pc, #80]	; (8000388 <SystemClock_Config+0x11c>)
 8000336:	689b      	ldr	r3, [r3, #8]
 8000338:	6093      	str	r3, [r2, #8]

		// Enable FLASH Prefetch Buffer and set Flash Latency
		FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY;
 800033a:	4b15      	ldr	r3, [pc, #84]	; (8000390 <SystemClock_Config+0x124>)
 800033c:	f240 120f 	movw	r2, #271	; 0x10f
 8000340:	601a      	str	r2, [r3, #0]

		/* --- Until this point, MCU was still clocked by HSI at 8MHz ---*/
		/* --- Switching to PLL at 48MHz Now!  Fasten your seat belt! ---*/

		// Select the main PLL as system clock source
		RCC->CFGR &= ~RCC_CFGR_SW;
 8000342:	4b11      	ldr	r3, [pc, #68]	; (8000388 <SystemClock_Config+0x11c>)
 8000344:	689b      	ldr	r3, [r3, #8]
 8000346:	4a10      	ldr	r2, [pc, #64]	; (8000388 <SystemClock_Config+0x11c>)
 8000348:	f023 0303 	bic.w	r3, r3, #3
 800034c:	6093      	str	r3, [r2, #8]
		RCC->CFGR |= RCC_CFGR_SW_PLL;
 800034e:	4b0e      	ldr	r3, [pc, #56]	; (8000388 <SystemClock_Config+0x11c>)
 8000350:	689b      	ldr	r3, [r3, #8]
 8000352:	4a0d      	ldr	r2, [pc, #52]	; (8000388 <SystemClock_Config+0x11c>)
 8000354:	f043 0302 	orr.w	r3, r3, #2
 8000358:	6093      	str	r3, [r2, #8]
//
		// Wait until PLL becomes main switch input
		do
		{
			SW_Status = (RCC->CFGR & RCC_CFGR_SWS_Msk);
 800035a:	4b0b      	ldr	r3, [pc, #44]	; (8000388 <SystemClock_Config+0x11c>)
 800035c:	689b      	ldr	r3, [r3, #8]
 800035e:	f003 030c 	and.w	r3, r3, #12
 8000362:	603b      	str	r3, [r7, #0]
			timeout--;
 8000364:	68fb      	ldr	r3, [r7, #12]
 8000366:	3b01      	subs	r3, #1
 8000368:	60fb      	str	r3, [r7, #12]
		} while ((SW_Status != RCC_CFGR_SWS_PLL) && (timeout > 0));
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	2b08      	cmp	r3, #8
 800036e:	d002      	beq.n	8000376 <SystemClock_Config+0x10a>
 8000370:	68fb      	ldr	r3, [r7, #12]
 8000372:	2b00      	cmp	r3, #0
 8000374:	d1f1      	bne.n	800035a <SystemClock_Config+0xee>
//		// Set to AF0 (MCO output)
//		GPIOA->AFR[1] &= ~(0x0000000F);
//		GPIOA->AFR[1] |=  (0x00000000);
//
//		// Update SystemCoreClock global variable
		SystemCoreClockUpdate();
 8000376:	f000 fa0d 	bl	8000794 <SystemCoreClockUpdate>

}
 800037a:	bf00      	nop
 800037c:	3710      	adds	r7, #16
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	000f4240 	.word	0x000f4240
 8000388:	40023800 	.word	0x40023800
 800038c:	ffff803f 	.word	0xffff803f
 8000390:	40023c00 	.word	0x40023c00

08000394 <printchar>:
*/

#include <stdarg.h>
#include "stm32f7xx.h"
static void printchar(char **str, int c)
{
 8000394:	b480      	push	{r7}
 8000396:	b083      	sub	sp, #12
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
 800039c:	6039      	str	r1, [r7, #0]
	extern int putchar(int c);

	if (str) {
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d00a      	beq.n	80003ba <printchar+0x26>
		**str = c;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	683a      	ldr	r2, [r7, #0]
 80003aa:	b2d2      	uxtb	r2, r2
 80003ac:	701a      	strb	r2, [r3, #0]
		++(*str);
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	1c5a      	adds	r2, r3, #1
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	601a      	str	r2, [r3, #0]
	else
		{
			while ( (USART3->ISR & USART_ISR_TC) != USART_ISR_TC);
			USART3->TDR = c;
		}
}
 80003b8:	e009      	b.n	80003ce <printchar+0x3a>
			while ( (USART3->ISR & USART_ISR_TC) != USART_ISR_TC);
 80003ba:	bf00      	nop
 80003bc:	4b07      	ldr	r3, [pc, #28]	; (80003dc <printchar+0x48>)
 80003be:	69db      	ldr	r3, [r3, #28]
 80003c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003c4:	2b40      	cmp	r3, #64	; 0x40
 80003c6:	d1f9      	bne.n	80003bc <printchar+0x28>
			USART3->TDR = c;
 80003c8:	4a04      	ldr	r2, [pc, #16]	; (80003dc <printchar+0x48>)
 80003ca:	683b      	ldr	r3, [r7, #0]
 80003cc:	6293      	str	r3, [r2, #40]	; 0x28
}
 80003ce:	bf00      	nop
 80003d0:	370c      	adds	r7, #12
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	40004800 	.word	0x40004800

080003e0 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 80003e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80003e4:	b084      	sub	sp, #16
 80003e6:	af00      	add	r7, sp, #0
 80003e8:	60f8      	str	r0, [r7, #12]
 80003ea:	60b9      	str	r1, [r7, #8]
 80003ec:	607a      	str	r2, [r7, #4]
 80003ee:	603b      	str	r3, [r7, #0]
	register int pc = 0, padchar = ' ';
 80003f0:	2400      	movs	r4, #0
 80003f2:	f04f 0820 	mov.w	r8, #32

	if (width > 0) {
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	dd17      	ble.n	800042c <prints+0x4c>
		register int len = 0;
 80003fc:	2500      	movs	r5, #0
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 80003fe:	68be      	ldr	r6, [r7, #8]
 8000400:	e001      	b.n	8000406 <prints+0x26>
 8000402:	3501      	adds	r5, #1
 8000404:	3601      	adds	r6, #1
 8000406:	7833      	ldrb	r3, [r6, #0]
 8000408:	2b00      	cmp	r3, #0
 800040a:	d1fa      	bne.n	8000402 <prints+0x22>
		if (len >= width) width = 0;
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	429d      	cmp	r5, r3
 8000410:	db02      	blt.n	8000418 <prints+0x38>
 8000412:	2300      	movs	r3, #0
 8000414:	607b      	str	r3, [r7, #4]
 8000416:	e002      	b.n	800041e <prints+0x3e>
		else width -= len;
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	1b5b      	subs	r3, r3, r5
 800041c:	607b      	str	r3, [r7, #4]
		if (pad & PAD_ZERO) padchar = '0';
 800041e:	683b      	ldr	r3, [r7, #0]
 8000420:	f003 0302 	and.w	r3, r3, #2
 8000424:	2b00      	cmp	r3, #0
 8000426:	d001      	beq.n	800042c <prints+0x4c>
 8000428:	f04f 0830 	mov.w	r8, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
 800042c:	683b      	ldr	r3, [r7, #0]
 800042e:	f003 0301 	and.w	r3, r3, #1
 8000432:	2b00      	cmp	r3, #0
 8000434:	d116      	bne.n	8000464 <prints+0x84>
		for ( ; width > 0; --width) {
 8000436:	e007      	b.n	8000448 <prints+0x68>
			printchar (out, padchar);
 8000438:	4641      	mov	r1, r8
 800043a:	68f8      	ldr	r0, [r7, #12]
 800043c:	f7ff ffaa 	bl	8000394 <printchar>
			++pc;
 8000440:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	3b01      	subs	r3, #1
 8000446:	607b      	str	r3, [r7, #4]
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	2b00      	cmp	r3, #0
 800044c:	dcf4      	bgt.n	8000438 <prints+0x58>
		}
	}
	for ( ; *string ; ++string) {
 800044e:	e009      	b.n	8000464 <prints+0x84>
		printchar (out, *string);
 8000450:	68bb      	ldr	r3, [r7, #8]
 8000452:	781b      	ldrb	r3, [r3, #0]
 8000454:	4619      	mov	r1, r3
 8000456:	68f8      	ldr	r0, [r7, #12]
 8000458:	f7ff ff9c 	bl	8000394 <printchar>
		++pc;
 800045c:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
 800045e:	68bb      	ldr	r3, [r7, #8]
 8000460:	3301      	adds	r3, #1
 8000462:	60bb      	str	r3, [r7, #8]
 8000464:	68bb      	ldr	r3, [r7, #8]
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	2b00      	cmp	r3, #0
 800046a:	d1f1      	bne.n	8000450 <prints+0x70>
	}
	for ( ; width > 0; --width) {
 800046c:	e007      	b.n	800047e <prints+0x9e>
		printchar (out, padchar);
 800046e:	4641      	mov	r1, r8
 8000470:	68f8      	ldr	r0, [r7, #12]
 8000472:	f7ff ff8f 	bl	8000394 <printchar>
		++pc;
 8000476:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	3b01      	subs	r3, #1
 800047c:	607b      	str	r3, [r7, #4]
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	2b00      	cmp	r3, #0
 8000482:	dcf4      	bgt.n	800046e <prints+0x8e>
	}

	return pc;
 8000484:	4623      	mov	r3, r4
}
 8000486:	4618      	mov	r0, r3
 8000488:	3710      	adds	r7, #16
 800048a:	46bd      	mov	sp, r7
 800048c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000490 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 8000490:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000494:	b089      	sub	sp, #36	; 0x24
 8000496:	af00      	add	r7, sp, #0
 8000498:	60f8      	str	r0, [r7, #12]
 800049a:	60b9      	str	r1, [r7, #8]
 800049c:	607a      	str	r2, [r7, #4]
 800049e:	603b      	str	r3, [r7, #0]
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 80004a0:	f04f 0900 	mov.w	r9, #0
 80004a4:	2600      	movs	r6, #0
	register unsigned int u = i;
 80004a6:	68bd      	ldr	r5, [r7, #8]

	if (i == 0) {
 80004a8:	68bb      	ldr	r3, [r7, #8]
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d10c      	bne.n	80004c8 <printi+0x38>
		print_buf[0] = '0';
 80004ae:	2330      	movs	r3, #48	; 0x30
 80004b0:	753b      	strb	r3, [r7, #20]
		print_buf[1] = '\0';
 80004b2:	2300      	movs	r3, #0
 80004b4:	757b      	strb	r3, [r7, #21]
		return prints (out, print_buf, width, pad);
 80004b6:	f107 0114 	add.w	r1, r7, #20
 80004ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80004bc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80004be:	68f8      	ldr	r0, [r7, #12]
 80004c0:	f7ff ff8e 	bl	80003e0 <prints>
 80004c4:	4603      	mov	r3, r0
 80004c6:	e04a      	b.n	800055e <printi+0xce>
	}

	if (sg && b == 10 && i < 0) {
 80004c8:	683b      	ldr	r3, [r7, #0]
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d00a      	beq.n	80004e4 <printi+0x54>
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	2b0a      	cmp	r3, #10
 80004d2:	d107      	bne.n	80004e4 <printi+0x54>
 80004d4:	68bb      	ldr	r3, [r7, #8]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	da04      	bge.n	80004e4 <printi+0x54>
		neg = 1;
 80004da:	f04f 0901 	mov.w	r9, #1
		u = -i;
 80004de:	68bb      	ldr	r3, [r7, #8]
 80004e0:	425b      	negs	r3, r3
 80004e2:	461d      	mov	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
 80004e4:	f107 0414 	add.w	r4, r7, #20
 80004e8:	340b      	adds	r4, #11
	*s = '\0';
 80004ea:	2300      	movs	r3, #0
 80004ec:	7023      	strb	r3, [r4, #0]

	while (u) {
 80004ee:	e015      	b.n	800051c <printi+0x8c>
		t = u % b;
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	fbb5 f2f3 	udiv	r2, r5, r3
 80004f6:	fb03 f302 	mul.w	r3, r3, r2
 80004fa:	1aeb      	subs	r3, r5, r3
 80004fc:	4698      	mov	r8, r3
		if( t >= 10 )
 80004fe:	f1b8 0f09 	cmp.w	r8, #9
 8000502:	dd02      	ble.n	800050a <printi+0x7a>
			t += letbase - '0' - 10;
 8000504:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000506:	3b3a      	subs	r3, #58	; 0x3a
 8000508:	4498      	add	r8, r3
		*--s = t + '0';
 800050a:	fa5f f388 	uxtb.w	r3, r8
 800050e:	3c01      	subs	r4, #1
 8000510:	3330      	adds	r3, #48	; 0x30
 8000512:	b2db      	uxtb	r3, r3
 8000514:	7023      	strb	r3, [r4, #0]
		u /= b;
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	fbb5 f5f3 	udiv	r5, r5, r3
	while (u) {
 800051c:	2d00      	cmp	r5, #0
 800051e:	d1e7      	bne.n	80004f0 <printi+0x60>
	}

	if (neg) {
 8000520:	f1b9 0f00 	cmp.w	r9, #0
 8000524:	d013      	beq.n	800054e <printi+0xbe>
		if( width && (pad & PAD_ZERO) ) {
 8000526:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000528:	2b00      	cmp	r3, #0
 800052a:	d00d      	beq.n	8000548 <printi+0xb8>
 800052c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800052e:	f003 0302 	and.w	r3, r3, #2
 8000532:	2b00      	cmp	r3, #0
 8000534:	d008      	beq.n	8000548 <printi+0xb8>
			printchar (out, '-');
 8000536:	212d      	movs	r1, #45	; 0x2d
 8000538:	68f8      	ldr	r0, [r7, #12]
 800053a:	f7ff ff2b 	bl	8000394 <printchar>
			++pc;
 800053e:	3601      	adds	r6, #1
			--width;
 8000540:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000542:	3b01      	subs	r3, #1
 8000544:	643b      	str	r3, [r7, #64]	; 0x40
 8000546:	e002      	b.n	800054e <printi+0xbe>
		}
		else {
			*--s = '-';
 8000548:	3c01      	subs	r4, #1
 800054a:	232d      	movs	r3, #45	; 0x2d
 800054c:	7023      	strb	r3, [r4, #0]
		}
	}

	return pc + prints (out, s, width, pad);
 800054e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000550:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000552:	4621      	mov	r1, r4
 8000554:	68f8      	ldr	r0, [r7, #12]
 8000556:	f7ff ff43 	bl	80003e0 <prints>
 800055a:	4603      	mov	r3, r0
 800055c:	4433      	add	r3, r6
}
 800055e:	4618      	mov	r0, r3
 8000560:	3724      	adds	r7, #36	; 0x24
 8000562:	46bd      	mov	sp, r7
 8000564:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000568 <print>:

static int print(char **out, const char *format, va_list args )
{
 8000568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800056c:	b08a      	sub	sp, #40	; 0x28
 800056e:	af04      	add	r7, sp, #16
 8000570:	60f8      	str	r0, [r7, #12]
 8000572:	60b9      	str	r1, [r7, #8]
 8000574:	607a      	str	r2, [r7, #4]
	register int width, pad;
	register int pc = 0;
 8000576:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 8000578:	e0c4      	b.n	8000704 <print+0x19c>
		if (*format == '%') {
 800057a:	68bb      	ldr	r3, [r7, #8]
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	2b25      	cmp	r3, #37	; 0x25
 8000580:	f040 80b3 	bne.w	80006ea <print+0x182>
			++format;
 8000584:	68bb      	ldr	r3, [r7, #8]
 8000586:	3301      	adds	r3, #1
 8000588:	60bb      	str	r3, [r7, #8]
			width = pad = 0;
 800058a:	2600      	movs	r6, #0
 800058c:	4635      	mov	r5, r6
			if (*format == '\0') break;
 800058e:	68bb      	ldr	r3, [r7, #8]
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	2b00      	cmp	r3, #0
 8000594:	f000 80bc 	beq.w	8000710 <print+0x1a8>
			if (*format == '%') goto out;
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b25      	cmp	r3, #37	; 0x25
 800059e:	f000 80a6 	beq.w	80006ee <print+0x186>
			if (*format == '-') {
 80005a2:	68bb      	ldr	r3, [r7, #8]
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	2b2d      	cmp	r3, #45	; 0x2d
 80005a8:	d109      	bne.n	80005be <print+0x56>
				++format;
 80005aa:	68bb      	ldr	r3, [r7, #8]
 80005ac:	3301      	adds	r3, #1
 80005ae:	60bb      	str	r3, [r7, #8]
				pad = PAD_RIGHT;
 80005b0:	2601      	movs	r6, #1
			}
			while (*format == '0') {
 80005b2:	e004      	b.n	80005be <print+0x56>
				++format;
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	3301      	adds	r3, #1
 80005b8:	60bb      	str	r3, [r7, #8]
				pad |= PAD_ZERO;
 80005ba:	f046 0602 	orr.w	r6, r6, #2
			while (*format == '0') {
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	2b30      	cmp	r3, #48	; 0x30
 80005c4:	d0f6      	beq.n	80005b4 <print+0x4c>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 80005c6:	e00b      	b.n	80005e0 <print+0x78>
				width *= 10;
 80005c8:	462b      	mov	r3, r5
 80005ca:	009b      	lsls	r3, r3, #2
 80005cc:	442b      	add	r3, r5
 80005ce:	005b      	lsls	r3, r3, #1
 80005d0:	461d      	mov	r5, r3
				width += *format - '0';
 80005d2:	68bb      	ldr	r3, [r7, #8]
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	3b30      	subs	r3, #48	; 0x30
 80005d8:	441d      	add	r5, r3
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	3301      	adds	r3, #1
 80005de:	60bb      	str	r3, [r7, #8]
 80005e0:	68bb      	ldr	r3, [r7, #8]
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2b2f      	cmp	r3, #47	; 0x2f
 80005e6:	d903      	bls.n	80005f0 <print+0x88>
 80005e8:	68bb      	ldr	r3, [r7, #8]
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	2b39      	cmp	r3, #57	; 0x39
 80005ee:	d9eb      	bls.n	80005c8 <print+0x60>
			}
			if( *format == 's' ) {
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b73      	cmp	r3, #115	; 0x73
 80005f6:	d112      	bne.n	800061e <print+0xb6>
				register char *s = (char *)va_arg( args, int );
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	1d1a      	adds	r2, r3, #4
 80005fc:	607a      	str	r2, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4698      	mov	r8, r3
				pc += prints (out, s?s:"(null)", width, pad);
 8000602:	f1b8 0f00 	cmp.w	r8, #0
 8000606:	d001      	beq.n	800060c <print+0xa4>
 8000608:	4641      	mov	r1, r8
 800060a:	e000      	b.n	800060e <print+0xa6>
 800060c:	4947      	ldr	r1, [pc, #284]	; (800072c <print+0x1c4>)
 800060e:	4633      	mov	r3, r6
 8000610:	462a      	mov	r2, r5
 8000612:	68f8      	ldr	r0, [r7, #12]
 8000614:	f7ff fee4 	bl	80003e0 <prints>
 8000618:	4603      	mov	r3, r0
 800061a:	441c      	add	r4, r3
				continue;
 800061c:	e06f      	b.n	80006fe <print+0x196>
			}
			if( *format == 'd' ) {
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	2b64      	cmp	r3, #100	; 0x64
 8000624:	d10f      	bne.n	8000646 <print+0xde>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	1d1a      	adds	r2, r3, #4
 800062a:	607a      	str	r2, [r7, #4]
 800062c:	6819      	ldr	r1, [r3, #0]
 800062e:	2361      	movs	r3, #97	; 0x61
 8000630:	9302      	str	r3, [sp, #8]
 8000632:	9601      	str	r6, [sp, #4]
 8000634:	9500      	str	r5, [sp, #0]
 8000636:	2301      	movs	r3, #1
 8000638:	220a      	movs	r2, #10
 800063a:	68f8      	ldr	r0, [r7, #12]
 800063c:	f7ff ff28 	bl	8000490 <printi>
 8000640:	4603      	mov	r3, r0
 8000642:	441c      	add	r4, r3
				continue;
 8000644:	e05b      	b.n	80006fe <print+0x196>
			}
			if( *format == 'x' ) {
 8000646:	68bb      	ldr	r3, [r7, #8]
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	2b78      	cmp	r3, #120	; 0x78
 800064c:	d10f      	bne.n	800066e <print+0x106>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	1d1a      	adds	r2, r3, #4
 8000652:	607a      	str	r2, [r7, #4]
 8000654:	6819      	ldr	r1, [r3, #0]
 8000656:	2361      	movs	r3, #97	; 0x61
 8000658:	9302      	str	r3, [sp, #8]
 800065a:	9601      	str	r6, [sp, #4]
 800065c:	9500      	str	r5, [sp, #0]
 800065e:	2300      	movs	r3, #0
 8000660:	2210      	movs	r2, #16
 8000662:	68f8      	ldr	r0, [r7, #12]
 8000664:	f7ff ff14 	bl	8000490 <printi>
 8000668:	4603      	mov	r3, r0
 800066a:	441c      	add	r4, r3
				continue;
 800066c:	e047      	b.n	80006fe <print+0x196>
			}
			if( *format == 'X' ) {
 800066e:	68bb      	ldr	r3, [r7, #8]
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	2b58      	cmp	r3, #88	; 0x58
 8000674:	d10f      	bne.n	8000696 <print+0x12e>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	1d1a      	adds	r2, r3, #4
 800067a:	607a      	str	r2, [r7, #4]
 800067c:	6819      	ldr	r1, [r3, #0]
 800067e:	2341      	movs	r3, #65	; 0x41
 8000680:	9302      	str	r3, [sp, #8]
 8000682:	9601      	str	r6, [sp, #4]
 8000684:	9500      	str	r5, [sp, #0]
 8000686:	2300      	movs	r3, #0
 8000688:	2210      	movs	r2, #16
 800068a:	68f8      	ldr	r0, [r7, #12]
 800068c:	f7ff ff00 	bl	8000490 <printi>
 8000690:	4603      	mov	r3, r0
 8000692:	441c      	add	r4, r3
				continue;
 8000694:	e033      	b.n	80006fe <print+0x196>
			}
			if( *format == 'u' ) {
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	2b75      	cmp	r3, #117	; 0x75
 800069c:	d10f      	bne.n	80006be <print+0x156>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	1d1a      	adds	r2, r3, #4
 80006a2:	607a      	str	r2, [r7, #4]
 80006a4:	6819      	ldr	r1, [r3, #0]
 80006a6:	2361      	movs	r3, #97	; 0x61
 80006a8:	9302      	str	r3, [sp, #8]
 80006aa:	9601      	str	r6, [sp, #4]
 80006ac:	9500      	str	r5, [sp, #0]
 80006ae:	2300      	movs	r3, #0
 80006b0:	220a      	movs	r2, #10
 80006b2:	68f8      	ldr	r0, [r7, #12]
 80006b4:	f7ff feec 	bl	8000490 <printi>
 80006b8:	4603      	mov	r3, r0
 80006ba:	441c      	add	r4, r3
				continue;
 80006bc:	e01f      	b.n	80006fe <print+0x196>
			}
			if( *format == 'c' ) {
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	2b63      	cmp	r3, #99	; 0x63
 80006c4:	d11b      	bne.n	80006fe <print+0x196>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	1d1a      	adds	r2, r3, #4
 80006ca:	607a      	str	r2, [r7, #4]
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	753b      	strb	r3, [r7, #20]
				scr[1] = '\0';
 80006d2:	2300      	movs	r3, #0
 80006d4:	757b      	strb	r3, [r7, #21]
				pc += prints (out, scr, width, pad);
 80006d6:	f107 0114 	add.w	r1, r7, #20
 80006da:	4633      	mov	r3, r6
 80006dc:	462a      	mov	r2, r5
 80006de:	68f8      	ldr	r0, [r7, #12]
 80006e0:	f7ff fe7e 	bl	80003e0 <prints>
 80006e4:	4603      	mov	r3, r0
 80006e6:	441c      	add	r4, r3
				continue;
 80006e8:	e009      	b.n	80006fe <print+0x196>
			}
		}
		else {
		out:
 80006ea:	bf00      	nop
 80006ec:	e000      	b.n	80006f0 <print+0x188>
			if (*format == '%') goto out;
 80006ee:	bf00      	nop
			printchar (out, *format);
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	4619      	mov	r1, r3
 80006f6:	68f8      	ldr	r0, [r7, #12]
 80006f8:	f7ff fe4c 	bl	8000394 <printchar>
			++pc;
 80006fc:	3401      	adds	r4, #1
	for (; *format != 0; ++format) {
 80006fe:	68bb      	ldr	r3, [r7, #8]
 8000700:	3301      	adds	r3, #1
 8000702:	60bb      	str	r3, [r7, #8]
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	2b00      	cmp	r3, #0
 800070a:	f47f af36 	bne.w	800057a <print+0x12>
 800070e:	e000      	b.n	8000712 <print+0x1aa>
			if (*format == '\0') break;
 8000710:	bf00      	nop
		}
	}
	if (out) **out = '\0';
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d003      	beq.n	8000720 <print+0x1b8>
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	2200      	movs	r2, #0
 800071e:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
 8000720:	4623      	mov	r3, r4
}
 8000722:	4618      	mov	r0, r3
 8000724:	3718      	adds	r7, #24
 8000726:	46bd      	mov	sp, r7
 8000728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800072c:	08000ac0 	.word	0x08000ac0

08000730 <my_printf>:

int my_printf(const char *format, ...)
{
 8000730:	b40f      	push	{r0, r1, r2, r3}
 8000732:	b580      	push	{r7, lr}
 8000734:	b082      	sub	sp, #8
 8000736:	af00      	add	r7, sp, #0
        va_list args;

        va_start( args, format );
 8000738:	f107 0314 	add.w	r3, r7, #20
 800073c:	607b      	str	r3, [r7, #4]
        return print( 0, format, args );
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	6939      	ldr	r1, [r7, #16]
 8000742:	2000      	movs	r0, #0
 8000744:	f7ff ff10 	bl	8000568 <print>
 8000748:	4603      	mov	r3, r0
}
 800074a:	4618      	mov	r0, r3
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  // HAL_IncTick();
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
	...

08000768 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800076c:	4b08      	ldr	r3, [pc, #32]	; (8000790 <SystemInit+0x28>)
 800076e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000772:	4a07      	ldr	r2, [pc, #28]	; (8000790 <SystemInit+0x28>)
 8000774:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000778:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800077c:	4b04      	ldr	r3, [pc, #16]	; (8000790 <SystemInit+0x28>)
 800077e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000782:	609a      	str	r2, [r3, #8]
#endif
}
 8000784:	bf00      	nop
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	e000ed00 	.word	0xe000ed00

08000794 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000794:	b480      	push	{r7}
 8000796:	b087      	sub	sp, #28
 8000798:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800079a:	2300      	movs	r3, #0
 800079c:	613b      	str	r3, [r7, #16]
 800079e:	2300      	movs	r3, #0
 80007a0:	617b      	str	r3, [r7, #20]
 80007a2:	2302      	movs	r3, #2
 80007a4:	60fb      	str	r3, [r7, #12]
 80007a6:	2300      	movs	r3, #0
 80007a8:	60bb      	str	r3, [r7, #8]
 80007aa:	2302      	movs	r3, #2
 80007ac:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80007ae:	4b31      	ldr	r3, [pc, #196]	; (8000874 <SystemCoreClockUpdate+0xe0>)
 80007b0:	689b      	ldr	r3, [r3, #8]
 80007b2:	f003 030c 	and.w	r3, r3, #12
 80007b6:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80007b8:	693b      	ldr	r3, [r7, #16]
 80007ba:	2b04      	cmp	r3, #4
 80007bc:	d007      	beq.n	80007ce <SystemCoreClockUpdate+0x3a>
 80007be:	2b08      	cmp	r3, #8
 80007c0:	d009      	beq.n	80007d6 <SystemCoreClockUpdate+0x42>
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d13d      	bne.n	8000842 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80007c6:	4b2c      	ldr	r3, [pc, #176]	; (8000878 <SystemCoreClockUpdate+0xe4>)
 80007c8:	4a2c      	ldr	r2, [pc, #176]	; (800087c <SystemCoreClockUpdate+0xe8>)
 80007ca:	601a      	str	r2, [r3, #0]
      break;
 80007cc:	e03d      	b.n	800084a <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80007ce:	4b2a      	ldr	r3, [pc, #168]	; (8000878 <SystemCoreClockUpdate+0xe4>)
 80007d0:	4a2b      	ldr	r2, [pc, #172]	; (8000880 <SystemCoreClockUpdate+0xec>)
 80007d2:	601a      	str	r2, [r3, #0]
      break;
 80007d4:	e039      	b.n	800084a <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80007d6:	4b27      	ldr	r3, [pc, #156]	; (8000874 <SystemCoreClockUpdate+0xe0>)
 80007d8:	685b      	ldr	r3, [r3, #4]
 80007da:	0d9b      	lsrs	r3, r3, #22
 80007dc:	f003 0301 	and.w	r3, r3, #1
 80007e0:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80007e2:	4b24      	ldr	r3, [pc, #144]	; (8000874 <SystemCoreClockUpdate+0xe0>)
 80007e4:	685b      	ldr	r3, [r3, #4]
 80007e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80007ea:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80007ec:	68bb      	ldr	r3, [r7, #8]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d00c      	beq.n	800080c <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80007f2:	4a23      	ldr	r2, [pc, #140]	; (8000880 <SystemCoreClockUpdate+0xec>)
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80007fa:	4a1e      	ldr	r2, [pc, #120]	; (8000874 <SystemCoreClockUpdate+0xe0>)
 80007fc:	6852      	ldr	r2, [r2, #4]
 80007fe:	0992      	lsrs	r2, r2, #6
 8000800:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000804:	fb02 f303 	mul.w	r3, r2, r3
 8000808:	617b      	str	r3, [r7, #20]
 800080a:	e00b      	b.n	8000824 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800080c:	4a1b      	ldr	r2, [pc, #108]	; (800087c <SystemCoreClockUpdate+0xe8>)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	fbb2 f3f3 	udiv	r3, r2, r3
 8000814:	4a17      	ldr	r2, [pc, #92]	; (8000874 <SystemCoreClockUpdate+0xe0>)
 8000816:	6852      	ldr	r2, [r2, #4]
 8000818:	0992      	lsrs	r2, r2, #6
 800081a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800081e:	fb02 f303 	mul.w	r3, r2, r3
 8000822:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000824:	4b13      	ldr	r3, [pc, #76]	; (8000874 <SystemCoreClockUpdate+0xe0>)
 8000826:	685b      	ldr	r3, [r3, #4]
 8000828:	0c1b      	lsrs	r3, r3, #16
 800082a:	f003 0303 	and.w	r3, r3, #3
 800082e:	3301      	adds	r3, #1
 8000830:	005b      	lsls	r3, r3, #1
 8000832:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000834:	697a      	ldr	r2, [r7, #20]
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	fbb2 f3f3 	udiv	r3, r2, r3
 800083c:	4a0e      	ldr	r2, [pc, #56]	; (8000878 <SystemCoreClockUpdate+0xe4>)
 800083e:	6013      	str	r3, [r2, #0]
      break;
 8000840:	e003      	b.n	800084a <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8000842:	4b0d      	ldr	r3, [pc, #52]	; (8000878 <SystemCoreClockUpdate+0xe4>)
 8000844:	4a0d      	ldr	r2, [pc, #52]	; (800087c <SystemCoreClockUpdate+0xe8>)
 8000846:	601a      	str	r2, [r3, #0]
      break;
 8000848:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800084a:	4b0a      	ldr	r3, [pc, #40]	; (8000874 <SystemCoreClockUpdate+0xe0>)
 800084c:	689b      	ldr	r3, [r3, #8]
 800084e:	091b      	lsrs	r3, r3, #4
 8000850:	f003 030f 	and.w	r3, r3, #15
 8000854:	4a0b      	ldr	r2, [pc, #44]	; (8000884 <SystemCoreClockUpdate+0xf0>)
 8000856:	5cd3      	ldrb	r3, [r2, r3]
 8000858:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800085a:	4b07      	ldr	r3, [pc, #28]	; (8000878 <SystemCoreClockUpdate+0xe4>)
 800085c:	681a      	ldr	r2, [r3, #0]
 800085e:	693b      	ldr	r3, [r7, #16]
 8000860:	fa22 f303 	lsr.w	r3, r2, r3
 8000864:	4a04      	ldr	r2, [pc, #16]	; (8000878 <SystemCoreClockUpdate+0xe4>)
 8000866:	6013      	str	r3, [r2, #0]
}
 8000868:	bf00      	nop
 800086a:	371c      	adds	r7, #28
 800086c:	46bd      	mov	sp, r7
 800086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000872:	4770      	bx	lr
 8000874:	40023800 	.word	0x40023800
 8000878:	20000000 	.word	0x20000000
 800087c:	00f42400 	.word	0x00f42400
 8000880:	017d7840 	.word	0x017d7840
 8000884:	08000ac8 	.word	0x08000ac8

08000888 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000888:	f8df d034 	ldr.w	sp, [pc, #52]	; 80008c0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800088c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800088e:	e003      	b.n	8000898 <LoopCopyDataInit>

08000890 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000890:	4b0c      	ldr	r3, [pc, #48]	; (80008c4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000892:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000894:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000896:	3104      	adds	r1, #4

08000898 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000898:	480b      	ldr	r0, [pc, #44]	; (80008c8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800089a:	4b0c      	ldr	r3, [pc, #48]	; (80008cc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800089c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800089e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80008a0:	d3f6      	bcc.n	8000890 <CopyDataInit>
  ldr  r2, =_sbss
 80008a2:	4a0b      	ldr	r2, [pc, #44]	; (80008d0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80008a4:	e002      	b.n	80008ac <LoopFillZerobss>

080008a6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80008a6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80008a8:	f842 3b04 	str.w	r3, [r2], #4

080008ac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80008ac:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80008ae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80008b0:	d3f9      	bcc.n	80008a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80008b2:	f7ff ff59 	bl	8000768 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008b6:	f000 f8b7 	bl	8000a28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008ba:	f7ff fca5 	bl	8000208 <main>
  bx  lr    
 80008be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80008c0:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80008c4:	08000ae0 	.word	0x08000ae0
  ldr  r0, =_sdata
 80008c8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80008cc:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 80008d0:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 80008d4:	20000020 	.word	0x20000020

080008d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008d8:	e7fe      	b.n	80008d8 <ADC_IRQHandler>
	...

080008dc <BSP_Console_Init>:
 * TX -> PD8 (AF7)
 * RX -> PD9 (AF7)
 */

void BSP_Console_Init()
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
	// Enable GPIOA clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 80008e0:	4b27      	ldr	r3, [pc, #156]	; (8000980 <BSP_Console_Init+0xa4>)
 80008e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e4:	4a26      	ldr	r2, [pc, #152]	; (8000980 <BSP_Console_Init+0xa4>)
 80008e6:	f043 0308 	orr.w	r3, r3, #8
 80008ea:	6313      	str	r3, [r2, #48]	; 0x30

//	// Configure PD8 and PD9 as Alternate function
	GPIOD->MODER &= ~(GPIO_MODER_MODER8_Msk | GPIO_MODER_MODER9_Msk);
 80008ec:	4b25      	ldr	r3, [pc, #148]	; (8000984 <BSP_Console_Init+0xa8>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a24      	ldr	r2, [pc, #144]	; (8000984 <BSP_Console_Init+0xa8>)
 80008f2:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80008f6:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |= (0x02 <<GPIO_MODER_MODER8_Pos) | (0x02 <<GPIO_MODER_MODER9_Pos);
 80008f8:	4b22      	ldr	r3, [pc, #136]	; (8000984 <BSP_Console_Init+0xa8>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a21      	ldr	r2, [pc, #132]	; (8000984 <BSP_Console_Init+0xa8>)
 80008fe:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 8000902:	6013      	str	r3, [r2, #0]

//	// Set PD8 and PD9 to AF7 (USART3)
	GPIOD->AFR[1] &=  ~(0x000000FF);
 8000904:	4b1f      	ldr	r3, [pc, #124]	; (8000984 <BSP_Console_Init+0xa8>)
 8000906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000908:	4a1e      	ldr	r2, [pc, #120]	; (8000984 <BSP_Console_Init+0xa8>)
 800090a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800090e:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] |=   (0x00000077);
 8000910:	4b1c      	ldr	r3, [pc, #112]	; (8000984 <BSP_Console_Init+0xa8>)
 8000912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000914:	4a1b      	ldr	r2, [pc, #108]	; (8000984 <BSP_Console_Init+0xa8>)
 8000916:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800091a:	6253      	str	r3, [r2, #36]	; 0x24
//
	// Enable USART3 clock
	RCC -> APB1ENR |= RCC_APB1ENR_USART3EN;
 800091c:	4b18      	ldr	r3, [pc, #96]	; (8000980 <BSP_Console_Init+0xa4>)
 800091e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000920:	4a17      	ldr	r2, [pc, #92]	; (8000980 <BSP_Console_Init+0xa4>)
 8000922:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000926:	6413      	str	r3, [r2, #64]	; 0x40
//
	// Clear USART2 configuration (reset state)
	// 8-bit, 1 start, 1 stop, CTS/RTS disabled
	USART3->CR1 = 0x00000000;
 8000928:	4b17      	ldr	r3, [pc, #92]	; (8000988 <BSP_Console_Init+0xac>)
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
	USART3->CR2 = 0x00000000;
 800092e:	4b16      	ldr	r3, [pc, #88]	; (8000988 <BSP_Console_Init+0xac>)
 8000930:	2200      	movs	r2, #0
 8000932:	605a      	str	r2, [r3, #4]
	USART3->CR3 = 0x00000000;
 8000934:	4b14      	ldr	r3, [pc, #80]	; (8000988 <BSP_Console_Init+0xac>)
 8000936:	2200      	movs	r2, #0
 8000938:	609a      	str	r2, [r3, #8]
//
	// Select PCLK (APB1) as clock source
	// PCLK -> 48 MHz
	RCC->DCKCFGR2 &= ~RCC_DCKCFGR2_USART3SEL_Msk;
 800093a:	4b11      	ldr	r3, [pc, #68]	; (8000980 <BSP_Console_Init+0xa4>)
 800093c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000940:	4a0f      	ldr	r2, [pc, #60]	; (8000980 <BSP_Console_Init+0xa4>)
 8000942:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000946:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	// BRR = 417 -> Baud Rate = 115107.9137 -> 0.08% error
	//
	// With OVER8=1 and Fck=48MHz, USARTDIV = 2*48E6/115200 = 833.3333
	// BRR = 833 -> Baud Rate = 115246.0984 -> 0.04% error (better)
//
	USART3->CR1 |= USART_CR1_OVER8;
 800094a:	4b0f      	ldr	r3, [pc, #60]	; (8000988 <BSP_Console_Init+0xac>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4a0e      	ldr	r2, [pc, #56]	; (8000988 <BSP_Console_Init+0xac>)
 8000950:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000954:	6013      	str	r3, [r2, #0]
	USART3->BRR = 833;
 8000956:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <BSP_Console_Init+0xac>)
 8000958:	f240 3241 	movw	r2, #833	; 0x341
 800095c:	60da      	str	r2, [r3, #12]

	// Enable both Transmitter and Receiver
	USART3->CR1 |= USART_CR1_TE | USART_CR1_RE;
 800095e:	4b0a      	ldr	r3, [pc, #40]	; (8000988 <BSP_Console_Init+0xac>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4a09      	ldr	r2, [pc, #36]	; (8000988 <BSP_Console_Init+0xac>)
 8000964:	f043 030c 	orr.w	r3, r3, #12
 8000968:	6013      	str	r3, [r2, #0]

	// Enable USART3
	USART3->CR1 |= USART_CR1_UE;
 800096a:	4b07      	ldr	r3, [pc, #28]	; (8000988 <BSP_Console_Init+0xac>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4a06      	ldr	r2, [pc, #24]	; (8000988 <BSP_Console_Init+0xac>)
 8000970:	f043 0301 	orr.w	r3, r3, #1
 8000974:	6013      	str	r3, [r2, #0]
}
 8000976:	bf00      	nop
 8000978:	46bd      	mov	sp, r7
 800097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097e:	4770      	bx	lr
 8000980:	40023800 	.word	0x40023800
 8000984:	40020c00 	.word	0x40020c00
 8000988:	40004800 	.word	0x40004800

0800098c <BSP_ADC_Init>:
 * Initialize ADC for a single channel conversion
 * on channel 9 -> pin PF3
 */

void BSP_ADC_Init()
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
	// Enable GPIOF clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN;
 8000990:	4b21      	ldr	r3, [pc, #132]	; (8000a18 <BSP_ADC_Init+0x8c>)
 8000992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000994:	4a20      	ldr	r2, [pc, #128]	; (8000a18 <BSP_ADC_Init+0x8c>)
 8000996:	f043 0320 	orr.w	r3, r3, #32
 800099a:	6313      	str	r3, [r2, #48]	; 0x30

	// Configure pin PF3 as analog
	GPIOF->MODER &= ~GPIO_MODER_MODER3_Msk;
 800099c:	4b1f      	ldr	r3, [pc, #124]	; (8000a1c <BSP_ADC_Init+0x90>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a1e      	ldr	r2, [pc, #120]	; (8000a1c <BSP_ADC_Init+0x90>)
 80009a2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80009a6:	6013      	str	r3, [r2, #0]
	GPIOF->MODER |= (0x03 <<GPIO_MODER_MODER3_Pos);
 80009a8:	4b1c      	ldr	r3, [pc, #112]	; (8000a1c <BSP_ADC_Init+0x90>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a1b      	ldr	r2, [pc, #108]	; (8000a1c <BSP_ADC_Init+0x90>)
 80009ae:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80009b2:	6013      	str	r3, [r2, #0]

	//configure PINF3
	// Enable ADC clock
	RCC->APB2ENR |= RCC_APB2ENR_ADC3EN;
 80009b4:	4b18      	ldr	r3, [pc, #96]	; (8000a18 <BSP_ADC_Init+0x8c>)
 80009b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b8:	4a17      	ldr	r2, [pc, #92]	; (8000a18 <BSP_ADC_Init+0x8c>)
 80009ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80009be:	6453      	str	r3, [r2, #68]	; 0x44
//	ADC->CCR = 0x00000000;


//
	// Enable continuous conversion mode
	ADC3->CR2 |= (0b1 << ADC_CR2_CONT_Pos);
 80009c0:	4b17      	ldr	r3, [pc, #92]	; (8000a20 <BSP_ADC_Init+0x94>)
 80009c2:	689b      	ldr	r3, [r3, #8]
 80009c4:	4a16      	ldr	r2, [pc, #88]	; (8000a20 <BSP_ADC_Init+0x94>)
 80009c6:	f043 0302 	orr.w	r3, r3, #2
 80009ca:	6093      	str	r3, [r2, #8]
//
//	// 12-bit resolution
	ADC3->CR1 |= (0b00<< ADC_CR1_RES_Pos);
 80009cc:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <BSP_ADC_Init+0x94>)
 80009ce:	4a14      	ldr	r2, [pc, #80]	; (8000a20 <BSP_ADC_Init+0x94>)
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	6053      	str	r3, [r2, #4]
	//
	// Select PCLK/2 as ADC clock
	ADC->CCR |= (0x00 <<ADC_CCR_ADCPRE_Pos);
 80009d4:	4b13      	ldr	r3, [pc, #76]	; (8000a24 <BSP_ADC_Init+0x98>)
 80009d6:	4a13      	ldr	r2, [pc, #76]	; (8000a24 <BSP_ADC_Init+0x98>)
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	6053      	str	r3, [r2, #4]
//
//	// Set sampling time to 28.5 ADC clock cycles
	ADC3->SMPR2 |= ( 0b010 << ADC_SMPR2_SMP9_Pos );
 80009dc:	4b10      	ldr	r3, [pc, #64]	; (8000a20 <BSP_ADC_Init+0x94>)
 80009de:	691b      	ldr	r3, [r3, #16]
 80009e0:	4a0f      	ldr	r2, [pc, #60]	; (8000a20 <BSP_ADC_Init+0x94>)
 80009e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009e6:	6113      	str	r3, [r2, #16]


///	// Select channel 9

	ADC3->SQR3 |= (9 << ADC_SQR3_SQ1_Pos);
 80009e8:	4b0d      	ldr	r3, [pc, #52]	; (8000a20 <BSP_ADC_Init+0x94>)
 80009ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009ec:	4a0c      	ldr	r2, [pc, #48]	; (8000a20 <BSP_ADC_Init+0x94>)
 80009ee:	f043 0309 	orr.w	r3, r3, #9
 80009f2:	6353      	str	r3, [r2, #52]	; 0x34

//	// Enable ADC
	ADC3->CR2 |= (0b1 << ADC_CR2_ADON_Pos);
 80009f4:	4b0a      	ldr	r3, [pc, #40]	; (8000a20 <BSP_ADC_Init+0x94>)
 80009f6:	689b      	ldr	r3, [r3, #8]
 80009f8:	4a09      	ldr	r2, [pc, #36]	; (8000a20 <BSP_ADC_Init+0x94>)
 80009fa:	f043 0301 	orr.w	r3, r3, #1
 80009fe:	6093      	str	r3, [r2, #8]
//
//	// Start conversion
	ADC3->CR2 |=  (0b1 <<ADC_CR2_SWSTART_Pos);
 8000a00:	4b07      	ldr	r3, [pc, #28]	; (8000a20 <BSP_ADC_Init+0x94>)
 8000a02:	689b      	ldr	r3, [r3, #8]
 8000a04:	4a06      	ldr	r2, [pc, #24]	; (8000a20 <BSP_ADC_Init+0x94>)
 8000a06:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000a0a:	6093      	str	r3, [r2, #8]

	// Reset ADC configuration

}
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	40023800 	.word	0x40023800
 8000a1c:	40021400 	.word	0x40021400
 8000a20:	40012200 	.word	0x40012200
 8000a24:	40012300 	.word	0x40012300

08000a28 <__libc_init_array>:
 8000a28:	b570      	push	{r4, r5, r6, lr}
 8000a2a:	4e0d      	ldr	r6, [pc, #52]	; (8000a60 <__libc_init_array+0x38>)
 8000a2c:	4c0d      	ldr	r4, [pc, #52]	; (8000a64 <__libc_init_array+0x3c>)
 8000a2e:	1ba4      	subs	r4, r4, r6
 8000a30:	10a4      	asrs	r4, r4, #2
 8000a32:	2500      	movs	r5, #0
 8000a34:	42a5      	cmp	r5, r4
 8000a36:	d109      	bne.n	8000a4c <__libc_init_array+0x24>
 8000a38:	4e0b      	ldr	r6, [pc, #44]	; (8000a68 <__libc_init_array+0x40>)
 8000a3a:	4c0c      	ldr	r4, [pc, #48]	; (8000a6c <__libc_init_array+0x44>)
 8000a3c:	f000 f818 	bl	8000a70 <_init>
 8000a40:	1ba4      	subs	r4, r4, r6
 8000a42:	10a4      	asrs	r4, r4, #2
 8000a44:	2500      	movs	r5, #0
 8000a46:	42a5      	cmp	r5, r4
 8000a48:	d105      	bne.n	8000a56 <__libc_init_array+0x2e>
 8000a4a:	bd70      	pop	{r4, r5, r6, pc}
 8000a4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a50:	4798      	blx	r3
 8000a52:	3501      	adds	r5, #1
 8000a54:	e7ee      	b.n	8000a34 <__libc_init_array+0xc>
 8000a56:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a5a:	4798      	blx	r3
 8000a5c:	3501      	adds	r5, #1
 8000a5e:	e7f2      	b.n	8000a46 <__libc_init_array+0x1e>
 8000a60:	08000ad8 	.word	0x08000ad8
 8000a64:	08000ad8 	.word	0x08000ad8
 8000a68:	08000ad8 	.word	0x08000ad8
 8000a6c:	08000adc 	.word	0x08000adc

08000a70 <_init>:
 8000a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a72:	bf00      	nop
 8000a74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a76:	bc08      	pop	{r3}
 8000a78:	469e      	mov	lr, r3
 8000a7a:	4770      	bx	lr

08000a7c <_fini>:
 8000a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a7e:	bf00      	nop
 8000a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a82:	bc08      	pop	{r3}
 8000a84:	469e      	mov	lr, r3
 8000a86:	4770      	bx	lr
