{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651825471221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651825471222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  6 02:24:31 2022 " "Processing started: Fri May  6 02:24:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651825471222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825471222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825471222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651825478860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651825478860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/soc_system_passthrough.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/soc_system_passthrough.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough-rtl " "Found design unit 1: soc_system_passthrough-rtl" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486596 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough " "Found entity 1: soc_system_passthrough" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough_rst_controller-rtl " "Found design unit 1: soc_system_passthrough_rst_controller-rtl" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486598 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_rst_controller " "Found entity 1: soc_system_passthrough_rst_controller" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough_rst_controller_002-rtl " "Found design unit 1: soc_system_passthrough_rst_controller_002-rtl" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486601 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_rst_controller_002 " "Found entity 1: soc_system_passthrough_rst_controller_002" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0 " "Found entity 1: soc_system_passthrough_mm_interconnect_0" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_passthrough_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_mux_002" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486648 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_mux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_demux_003 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_demux_003" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_demux_001" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_demux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_mux_001" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_mux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_demux_002" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_demux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486694 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486694 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486694 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486694 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825486698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825486703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486715 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_passthrough_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825486719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_passthrough_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825486720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_passthrough_mm_interconnect_0_router_004_default_decode" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486720 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_passthrough_mm_interconnect_0_router_004 " "Found entity 2: soc_system_passthrough_mm_interconnect_0_router_004" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_passthrough_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825486722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_passthrough_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825486722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_passthrough_mm_interconnect_0_router_003_default_decode" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486722 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_passthrough_mm_interconnect_0_router_003 " "Found entity 2: soc_system_passthrough_mm_interconnect_0_router_003" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_passthrough_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825486725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_passthrough_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825486725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_passthrough_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486725 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_passthrough_mm_interconnect_0_router_002 " "Found entity 2: soc_system_passthrough_mm_interconnect_0_router_002" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_passthrough_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825486733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_passthrough_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825486733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_passthrough_mm_interconnect_0_router_default_decode" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486733 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_passthrough_mm_interconnect_0_router " "Found entity 2: soc_system_passthrough_mm_interconnect_0_router" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_system_id " "Found entity 1: soc_system_passthrough_system_id" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_jtag_master " "Found entity 1: soc_system_passthrough_jtag_master" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_jtag_master_p2b_adapter " "Found entity 1: soc_system_passthrough_jtag_master_p2b_adapter" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_jtag_master_b2p_adapter " "Found entity 1: soc_system_passthrough_jtag_master_b2p_adapter" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486761 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486761 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486761 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486761 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486761 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486761 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_jtag_master_timing_adt " "Found entity 1: soc_system_passthrough_jtag_master_timing_adt" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486773 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486773 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps " "Found entity 1: soc_system_passthrough_hps" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps_hps_io " "Found entity 1: soc_system_passthrough_hps_hps_io" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps_hps_io_border " "Found entity 1: soc_system_passthrough_hps_hps_io_border" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps_fpga_interfaces " "Found entity 1: soc_system_passthrough_hps_fpga_interfaces" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough_clk_reset_inputs-rtl " "Found design unit 1: soc_system_passthrough_clk_reset_inputs-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486864 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_clk_reset_inputs " "Found entity 1: soc_system_passthrough_clk_reset_inputs" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_audio_mini_leds " "Found entity 1: soc_system_passthrough_audio_mini_leds" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough_ad1939_subsystem-rtl " "Found design unit 1: soc_system_passthrough_ad1939_subsystem-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486868 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_ad1939_subsystem " "Found entity 1: soc_system_passthrough_ad1939_subsystem" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_ad1939_mclk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_ad1939_mclk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll " "Found entity 1: soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/ad1939_hps_audio_mini.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/ad1939_hps_audio_mini.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad1939_hps_audio_mini-behavioral " "Found design unit 1: ad1939_hps_audio_mini-behavioral" {  } { { "soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486873 ""} { "Info" "ISGN_ENTITY_NAME" "1 ad1939_hps_audio_mini " "Found entity 1: ad1939_hps_audio_mini" {  } { { "soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel2serial-rtl " "Found design unit 1: parallel2serial-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486875 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel2serial " "Found entity 1: parallel2serial" {  } { { "soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel-rtl " "Found design unit 1: serial2parallel-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486877 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial2parallel " "Found entity 1: serial2parallel" {  } { { "soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/delay_signal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/delay_signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_signal-delay_architecture " "Found design unit 1: delay_signal-delay_architecture" {  } { { "soc_system_passthrough/synthesis/submodules/delay_signal.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/delay_signal.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486880 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_signal " "Found entity 1: delay_signal" {  } { { "soc_system_passthrough/synthesis/submodules/delay_signal.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/delay_signal.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/pitchshiftprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/pitchshiftprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pitchshiftprocessor-pitchshiftprocessor_arch " "Found design unit 1: pitchshiftprocessor-pitchshiftprocessor_arch" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486882 ""} { "Info" "ISGN_ENTITY_NAME" "1 pitchshiftprocessor " "Found entity 1: pitchshiftprocessor" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/pitchshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/pitchshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pitchShift-rtl " "Found design unit 1: pitchShift-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486885 ""} { "Info" "ISGN_ENTITY_NAME" "1 pitchShift " "Found entity 1: pitchShift" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/pitchshift_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/pitchshift_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pitchShift_tc-rtl " "Found design unit 1: pitchShift_tc-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486887 ""} { "Info" "ISGN_ENTITY_NAME" "1 pitchShift_tc " "Found entity 1: pitchShift_tc" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/dualportram_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/dualportram_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DualPortRAM_generic-rtl " "Found design unit 1: DualPortRAM_generic-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486889 ""} { "Info" "ISGN_ENTITY_NAME" "1 DualPortRAM_generic " "Found entity 1: DualPortRAM_generic" {  } { { "soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/ast2lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/ast2lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ast2lr-behavioral " "Found design unit 1: ast2lr-behavioral" {  } { { "soc_system_passthrough/synthesis/submodules/ast2lr.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/ast2lr.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486891 ""} { "Info" "ISGN_ENTITY_NAME" "1 ast2lr " "Found entity 1: ast2lr" {  } { { "soc_system_passthrough/synthesis/submodules/ast2lr.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/ast2lr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/lr2ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/lr2ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lr2ast-behavioral " "Found design unit 1: lr2ast-behavioral" {  } { { "soc_system_passthrough/synthesis/submodules/lr2ast.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/lr2ast.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486893 ""} { "Info" "ISGN_ENTITY_NAME" "1 lr2ast " "Found entity 1: lr2ast" {  } { { "soc_system_passthrough/synthesis/submodules/lr2ast.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/lr2ast.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10nano_audiomini_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10nano_audiomini_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10nano_audiomini_system-de10nano_arch " "Found design unit 1: de10nano_audiomini_system-de10nano_arch" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd" 226 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486895 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10nano_audiomini_system " "Found entity 1: de10nano_audiomini_system" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825486895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825486895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825486899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10Nano_AudioMini_System " "Elaborating entity \"DE10Nano_AudioMini_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651825487058 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inmp621_mic_clk DE10Nano_AudioMini_System.vhd(141) " "VHDL Signal Declaration warning at DE10Nano_AudioMini_System.vhd(141): used implicit default value for signal \"inmp621_mic_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd" 141 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651825487060 "|DE10Nano_AudioMini_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough soc_system_passthrough:u0 " "Elaborating entity \"soc_system_passthrough\" for hierarchy \"soc_system_passthrough:u0\"" {  } { { "DE10Nano_AudioMini_System.vhd" "u0" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825487078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pitchshiftprocessor soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0 " "Elaborating entity \"pitchshiftprocessor\" for hierarchy \"soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "pitch_shift_0" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825487108 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "0 24 pitchShiftProcessor.vhd(58) " "VHDL expression error at pitchShiftProcessor.vhd(58): expression has 0 elements, but must have 24 elements" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 58 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1651825487108 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "0 24 pitchShiftProcessor.vhd(60) " "VHDL expression error at pitchShiftProcessor.vhd(60): expression has 0 elements, but must have 24 elements" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 60 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1651825487108 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "0 1 pitchShiftProcessor.vhd(62) " "VHDL expression error at pitchShiftProcessor.vhd(62): expression has 0 elements, but must have 1 elements" {  } { { "soc_system_passthrough/synt