
build/debug/Linea.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2fc  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  0800b43c  0800b43c  0000c43c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b878  0800b878  0000c878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b880  0800b880  0000c880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b884  0800b884  0000c884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001c0  20000008  0800b888  0000d008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000038  200001c8  0800ba48  0000d1c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000014  20000200  0800ba80  0000d200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e38  20000214  0800ba94  0000d214  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000104c  0800ba94  0000e04c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000ea67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  0000f000  2**2
                  ALLOC
 13 MB_MEM1       000001bc  20030028  20030028  0000f000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  0800ba94  0000e1e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   00054a63  00000000  00000000  0000ea97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00009491  00000000  00000000  000634fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_loclists 000244a0  00000000  00000000  0006c98b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00002f20  00000000  00000000  00090e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 0000287f  00000000  00000000  00093d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000346d0  00000000  00000000  000965cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000135f9  00000000  00000000  000cac9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000045  00000000  00000000  000de298  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00009180  00000000  00000000  000de2e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000020d  00000000  00000000  000e7460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <memchr>:
 8000140:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000144:	2a10      	cmp	r2, #16
 8000146:	db2b      	blt.n	80001a0 <memchr+0x60>
 8000148:	f010 0f07 	tst.w	r0, #7
 800014c:	d008      	beq.n	8000160 <memchr+0x20>
 800014e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000152:	3a01      	subs	r2, #1
 8000154:	428b      	cmp	r3, r1
 8000156:	d02d      	beq.n	80001b4 <memchr+0x74>
 8000158:	f010 0f07 	tst.w	r0, #7
 800015c:	b342      	cbz	r2, 80001b0 <memchr+0x70>
 800015e:	d1f6      	bne.n	800014e <memchr+0xe>
 8000160:	b4f0      	push	{r4, r5, r6, r7}
 8000162:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000166:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800016a:	f022 0407 	bic.w	r4, r2, #7
 800016e:	f07f 0700 	mvns.w	r7, #0
 8000172:	2300      	movs	r3, #0
 8000174:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000178:	3c08      	subs	r4, #8
 800017a:	ea85 0501 	eor.w	r5, r5, r1
 800017e:	ea86 0601 	eor.w	r6, r6, r1
 8000182:	fa85 f547 	uadd8	r5, r5, r7
 8000186:	faa3 f587 	sel	r5, r3, r7
 800018a:	fa86 f647 	uadd8	r6, r6, r7
 800018e:	faa5 f687 	sel	r6, r5, r7
 8000192:	b98e      	cbnz	r6, 80001b8 <memchr+0x78>
 8000194:	d1ee      	bne.n	8000174 <memchr+0x34>
 8000196:	bcf0      	pop	{r4, r5, r6, r7}
 8000198:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800019c:	f002 0207 	and.w	r2, r2, #7
 80001a0:	b132      	cbz	r2, 80001b0 <memchr+0x70>
 80001a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a6:	3a01      	subs	r2, #1
 80001a8:	ea83 0301 	eor.w	r3, r3, r1
 80001ac:	b113      	cbz	r3, 80001b4 <memchr+0x74>
 80001ae:	d1f8      	bne.n	80001a2 <memchr+0x62>
 80001b0:	2000      	movs	r0, #0
 80001b2:	4770      	bx	lr
 80001b4:	3801      	subs	r0, #1
 80001b6:	4770      	bx	lr
 80001b8:	2d00      	cmp	r5, #0
 80001ba:	bf06      	itte	eq
 80001bc:	4635      	moveq	r5, r6
 80001be:	3803      	subeq	r0, #3
 80001c0:	3807      	subne	r0, #7
 80001c2:	f015 0f01 	tst.w	r5, #1
 80001c6:	d107      	bne.n	80001d8 <memchr+0x98>
 80001c8:	3001      	adds	r0, #1
 80001ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80001ce:	bf02      	ittt	eq
 80001d0:	3001      	addeq	r0, #1
 80001d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80001d6:	3001      	addeq	r0, #1
 80001d8:	bcf0      	pop	{r4, r5, r6, r7}
 80001da:	3801      	subs	r0, #1
 80001dc:	4770      	bx	lr
 80001de:	bf00      	nop

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	@ 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	3c01      	subs	r4, #1
 800031c:	bf28      	it	cs
 800031e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000322:	d2e9      	bcs.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_uldivmod>:
 8000558:	b953      	cbnz	r3, 8000570 <__aeabi_uldivmod+0x18>
 800055a:	b94a      	cbnz	r2, 8000570 <__aeabi_uldivmod+0x18>
 800055c:	2900      	cmp	r1, #0
 800055e:	bf08      	it	eq
 8000560:	2800      	cmpeq	r0, #0
 8000562:	bf1c      	itt	ne
 8000564:	f04f 31ff 	movne.w	r1, #4294967295
 8000568:	f04f 30ff 	movne.w	r0, #4294967295
 800056c:	f000 b80c 	b.w	8000588 <__aeabi_idiv0>
 8000570:	f1ad 0c08 	sub.w	ip, sp, #8
 8000574:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000578:	f00a fdf6 	bl	800b168 <__udivmoddi4>
 800057c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000580:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000584:	b004      	add	sp, #16
 8000586:	4770      	bx	lr

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <deregister_tm_clones>:
 800058c:	4803      	ldr	r0, [pc, #12]	@ (800059c <deregister_tm_clones+0x10>)
 800058e:	4b04      	ldr	r3, [pc, #16]	@ (80005a0 <deregister_tm_clones+0x14>)
 8000590:	4283      	cmp	r3, r0
 8000592:	d002      	beq.n	800059a <deregister_tm_clones+0xe>
 8000594:	4b03      	ldr	r3, [pc, #12]	@ (80005a4 <deregister_tm_clones+0x18>)
 8000596:	b103      	cbz	r3, 800059a <deregister_tm_clones+0xe>
 8000598:	4718      	bx	r3
 800059a:	4770      	bx	lr
 800059c:	200001c8 	.word	0x200001c8
 80005a0:	200001c8 	.word	0x200001c8
 80005a4:	00000000 	.word	0x00000000

080005a8 <register_tm_clones>:
 80005a8:	4805      	ldr	r0, [pc, #20]	@ (80005c0 <register_tm_clones+0x18>)
 80005aa:	4b06      	ldr	r3, [pc, #24]	@ (80005c4 <register_tm_clones+0x1c>)
 80005ac:	1a1b      	subs	r3, r3, r0
 80005ae:	0fd9      	lsrs	r1, r3, #31
 80005b0:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 80005b4:	1049      	asrs	r1, r1, #1
 80005b6:	d002      	beq.n	80005be <register_tm_clones+0x16>
 80005b8:	4b03      	ldr	r3, [pc, #12]	@ (80005c8 <register_tm_clones+0x20>)
 80005ba:	b103      	cbz	r3, 80005be <register_tm_clones+0x16>
 80005bc:	4718      	bx	r3
 80005be:	4770      	bx	lr
 80005c0:	200001c8 	.word	0x200001c8
 80005c4:	200001c8 	.word	0x200001c8
 80005c8:	00000000 	.word	0x00000000

080005cc <__do_global_dtors_aux>:
 80005cc:	b510      	push	{r4, lr}
 80005ce:	4c06      	ldr	r4, [pc, #24]	@ (80005e8 <__do_global_dtors_aux+0x1c>)
 80005d0:	7823      	ldrb	r3, [r4, #0]
 80005d2:	b943      	cbnz	r3, 80005e6 <__do_global_dtors_aux+0x1a>
 80005d4:	f7ff ffda 	bl	800058c <deregister_tm_clones>
 80005d8:	4b04      	ldr	r3, [pc, #16]	@ (80005ec <__do_global_dtors_aux+0x20>)
 80005da:	b113      	cbz	r3, 80005e2 <__do_global_dtors_aux+0x16>
 80005dc:	4804      	ldr	r0, [pc, #16]	@ (80005f0 <__do_global_dtors_aux+0x24>)
 80005de:	f3af 8000 	nop.w
 80005e2:	2301      	movs	r3, #1
 80005e4:	7023      	strb	r3, [r4, #0]
 80005e6:	bd10      	pop	{r4, pc}
 80005e8:	20000214 	.word	0x20000214
 80005ec:	00000000 	.word	0x00000000
 80005f0:	0800b424 	.word	0x0800b424

080005f4 <frame_dummy>:
 80005f4:	b508      	push	{r3, lr}
 80005f6:	4b05      	ldr	r3, [pc, #20]	@ (800060c <frame_dummy+0x18>)
 80005f8:	b11b      	cbz	r3, 8000602 <frame_dummy+0xe>
 80005fa:	4905      	ldr	r1, [pc, #20]	@ (8000610 <frame_dummy+0x1c>)
 80005fc:	4805      	ldr	r0, [pc, #20]	@ (8000614 <frame_dummy+0x20>)
 80005fe:	f3af 8000 	nop.w
 8000602:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000606:	f7ff bfcf 	b.w	80005a8 <register_tm_clones>
 800060a:	bf00      	nop
 800060c:	00000000 	.word	0x00000000
 8000610:	20000218 	.word	0x20000218
 8000614:	0800b424 	.word	0x0800b424

08000618 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 8000618:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800061a:	4b06      	ldr	r3, [pc, #24]	@ (8000634 <Adv_Cancel+0x1c>)
 800061c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000620:	2b05      	cmp	r3, #5
 8000622:	d100      	bne.n	8000626 <Adv_Cancel+0xe>
  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
}
 8000624:	bd08      	pop	{r3, pc}
    ret = aci_gap_set_non_discoverable();
 8000626:	f000 faaa 	bl	8000b7e <aci_gap_set_non_discoverable>
    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800062a:	4b02      	ldr	r3, [pc, #8]	@ (8000634 <Adv_Cancel+0x1c>)
 800062c:	2200      	movs	r2, #0
 800062e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  return;
 8000632:	e7f7      	b.n	8000624 <Adv_Cancel+0xc>
 8000634:	20000234 	.word	0x20000234

08000638 <Ble_Tl_Init>:
{
 8000638:	b500      	push	{lr}
 800063a:	b083      	sub	sp, #12
  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800063c:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <Ble_Tl_Init+0x1c>)
 800063e:	9300      	str	r3, [sp, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8000640:	4b05      	ldr	r3, [pc, #20]	@ (8000658 <Ble_Tl_Init+0x20>)
 8000642:	9301      	str	r3, [sp, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8000644:	4669      	mov	r1, sp
 8000646:	4805      	ldr	r0, [pc, #20]	@ (800065c <Ble_Tl_Init+0x24>)
 8000648:	f000 ff5e 	bl	8001508 <hci_init>
}
 800064c:	b003      	add	sp, #12
 800064e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000652:	bf00      	nop
 8000654:	20030028 	.word	0x20030028
 8000658:	0800067b 	.word	0x0800067b
 800065c:	08000661 	.word	0x08000661

08000660 <BLE_UserEvtRx>:

  return;
}

static void BLE_UserEvtRx(void *p_Payload)
{
 8000660:	b510      	push	{r4, lr}
 8000662:	4604      	mov	r4, r0
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8000664:	6840      	ldr	r0, [r0, #4]
 8000666:	3008      	adds	r0, #8
 8000668:	f008 fafe 	bl	8008c68 <SVCCTL_UserEvtRx>
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800066c:	b110      	cbz	r0, 8000674 <BLE_UserEvtRx+0x14>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 800066e:	2301      	movs	r3, #1
 8000670:	7023      	strb	r3, [r4, #0]
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
}
 8000672:	bd10      	pop	{r4, pc}
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8000674:	2300      	movs	r3, #0
 8000676:	7023      	strb	r3, [r4, #0]
  return;
 8000678:	e7fb      	b.n	8000672 <BLE_UserEvtRx+0x12>

0800067a <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 800067a:	b508      	push	{r3, lr}
  uint32_t task_id_list;
  switch (Status)
 800067c:	b128      	cbz	r0, 800068a <BLE_StatusNot+0x10>
 800067e:	2801      	cmp	r0, #1
 8000680:	d106      	bne.n	8000690 <BLE_StatusNot+0x16>
      /**
       * All tasks that may send an aci/hci commands shall be listed here
       * This is to prevent a new command is sent while one is already pending
       */
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
      UTIL_SEQ_ResumeTask(task_id_list);
 8000682:	2003      	movs	r0, #3
 8000684:	f002 fe90 	bl	80033a8 <UTIL_SEQ_ResumeTask>

      /* USER CODE END Status */
      break;
  }

  return;
 8000688:	e002      	b.n	8000690 <BLE_StatusNot+0x16>
      UTIL_SEQ_PauseTask(task_id_list);
 800068a:	2003      	movs	r0, #3
 800068c:	f002 fe7e 	bl	800338c <UTIL_SEQ_PauseTask>
}
 8000690:	bd08      	pop	{r3, pc}
	...

08000694 <BleGetBdAddress>:
{
 8000694:	b508      	push	{r3, lr}
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8000696:	4b0f      	ldr	r3, [pc, #60]	@ (80006d4 <BleGetBdAddress+0x40>)
 8000698:	f8d3 2580 	ldr.w	r2, [r3, #1408]	@ 0x580
  if (udn != 0xFFFFFFFF)
 800069c:	f1b2 3fff 	cmp.w	r2, #4294967295
 80006a0:	d010      	beq.n	80006c4 <BleGetBdAddress+0x30>
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 80006a2:	f8d3 3584 	ldr.w	r3, [r3, #1412]	@ 0x584
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 80006a6:	480c      	ldr	r0, [pc, #48]	@ (80006d8 <BleGetBdAddress+0x44>)
 80006a8:	7002      	strb	r2, [r0, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 80006aa:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80006ae:	7042      	strb	r2, [r0, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 80006b0:	7083      	strb	r3, [r0, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 80006b2:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80006b6:	70c2      	strb	r2, [r0, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 80006b8:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80006bc:	7102      	strb	r2, [r0, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 80006be:	0e1b      	lsrs	r3, r3, #24
 80006c0:	7143      	strb	r3, [r0, #5]
}
 80006c2:	bd08      	pop	{r3, pc}
    p_otp_addr = OTP_Read(0);
 80006c4:	2000      	movs	r0, #0
 80006c6:	f002 fcc5 	bl	8003054 <OTP_Read>
    if (p_otp_addr)
 80006ca:	2800      	cmp	r0, #0
 80006cc:	d1f9      	bne.n	80006c2 <BleGetBdAddress+0x2e>
      p_bd_addr = a_MBdAddr;
 80006ce:	4803      	ldr	r0, [pc, #12]	@ (80006dc <BleGetBdAddress+0x48>)
  return p_bd_addr;
 80006d0:	e7f7      	b.n	80006c2 <BleGetBdAddress+0x2e>
 80006d2:	bf00      	nop
 80006d4:	1fff7000 	.word	0x1fff7000
 80006d8:	200002b8 	.word	0x200002b8
 80006dc:	0800b644 	.word	0x0800b644

080006e0 <Ble_Hci_Gap_Gatt_Init>:
{
 80006e0:	b570      	push	{r4, r5, r6, lr}
 80006e2:	b088      	sub	sp, #32
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 80006e4:	2400      	movs	r4, #0
 80006e6:	f8ad 4018 	strh.w	r4, [sp, #24]
  ret = hci_reset();
 80006ea:	f000 fdb7 	bl	800125c <hci_reset>
  p_bd_addr = BleGetBdAddress();
 80006ee:	f7ff ffd1 	bl	8000694 <BleGetBdAddress>
 80006f2:	4602      	mov	r2, r0
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 80006f4:	2106      	movs	r1, #6
 80006f6:	4620      	mov	r0, r4
 80006f8:	f000 fd30 	bl	800115c <aci_hal_write_config_data>
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 80006fc:	4a2a      	ldr	r2, [pc, #168]	@ (80007a8 <Ble_Hci_Gap_Gatt_Init+0xc8>)
 80006fe:	2110      	movs	r1, #16
 8000700:	2018      	movs	r0, #24
 8000702:	f000 fd2b 	bl	800115c <aci_hal_write_config_data>
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8000706:	4a29      	ldr	r2, [pc, #164]	@ (80007ac <Ble_Hci_Gap_Gatt_Init+0xcc>)
 8000708:	2110      	movs	r1, #16
 800070a:	2008      	movs	r0, #8
 800070c:	f000 fd26 	bl	800115c <aci_hal_write_config_data>
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8000710:	2118      	movs	r1, #24
 8000712:	2001      	movs	r0, #1
 8000714:	f000 fd52 	bl	80011bc <aci_hal_set_tx_power_level>
  ret = aci_gatt_init();
 8000718:	f000 fbf1 	bl	8000efe <aci_gatt_init>
    ret = aci_gap_init(role,
 800071c:	f10d 031a 	add.w	r3, sp, #26
 8000720:	9301      	str	r3, [sp, #4]
 8000722:	ab07      	add	r3, sp, #28
 8000724:	9300      	str	r3, [sp, #0]
 8000726:	f10d 031e 	add.w	r3, sp, #30
 800072a:	2208      	movs	r2, #8
 800072c:	4621      	mov	r1, r4
 800072e:	2001      	movs	r0, #1
 8000730:	f000 fb2f 	bl	8000d92 <aci_gap_init>
    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8000734:	4b1e      	ldr	r3, [pc, #120]	@ (80007b0 <Ble_Hci_Gap_Gatt_Init+0xd0>)
 8000736:	9300      	str	r3, [sp, #0]
 8000738:	2308      	movs	r3, #8
 800073a:	4622      	mov	r2, r4
 800073c:	f8bd 101c 	ldrh.w	r1, [sp, #28]
 8000740:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 8000744:	f000 fcad 	bl	80010a2 <aci_gatt_update_char_value>
  ret = aci_gatt_update_char_value(gap_service_handle,
 8000748:	ab06      	add	r3, sp, #24
 800074a:	9300      	str	r3, [sp, #0]
 800074c:	2302      	movs	r3, #2
 800074e:	4622      	mov	r2, r4
 8000750:	f8bd 101a 	ldrh.w	r1, [sp, #26]
 8000754:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 8000758:	f000 fca3 	bl	80010a2 <aci_gatt_update_char_value>
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800075c:	2202      	movs	r2, #2
 800075e:	4611      	mov	r1, r2
 8000760:	4620      	mov	r0, r4
 8000762:	f000 fd9b 	bl	800129c <hci_le_set_default_phy>
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8000766:	4d13      	ldr	r5, [pc, #76]	@ (80007b4 <Ble_Hci_Gap_Gatt_Init+0xd4>)
 8000768:	2601      	movs	r6, #1
 800076a:	702e      	strb	r6, [r5, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800076c:	4630      	mov	r0, r6
 800076e:	f000 fa81 	bl	8000c74 <aci_gap_set_io_capability>
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8000772:	706e      	strb	r6, [r5, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8000774:	2308      	movs	r3, #8
 8000776:	712b      	strb	r3, [r5, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8000778:	2210      	movs	r2, #16
 800077a:	716a      	strb	r2, [r5, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800077c:	70ec      	strb	r4, [r5, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 800077e:	490e      	ldr	r1, [pc, #56]	@ (80007b8 <Ble_Hci_Gap_Gatt_Init+0xd8>)
 8000780:	60a9      	str	r1, [r5, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8000782:	70ac      	strb	r4, [r5, #2]
  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8000784:	9404      	str	r4, [sp, #16]
 8000786:	9103      	str	r1, [sp, #12]
 8000788:	9402      	str	r4, [sp, #8]
 800078a:	9201      	str	r2, [sp, #4]
 800078c:	9300      	str	r3, [sp, #0]
 800078e:	4623      	mov	r3, r4
 8000790:	4632      	mov	r2, r6
 8000792:	4631      	mov	r1, r6
 8000794:	4620      	mov	r0, r4
 8000796:	f000 fa93 	bl	8000cc0 <aci_gap_set_authentication_requirement>
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800079a:	78ab      	ldrb	r3, [r5, #2]
 800079c:	b90b      	cbnz	r3, 80007a2 <Ble_Hci_Gap_Gatt_Init+0xc2>
}
 800079e:	b008      	add	sp, #32
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
    ret = aci_gap_configure_whitelist();
 80007a2:	f000 fb62 	bl	8000e6a <aci_gap_configure_filter_accept_list>
}
 80007a6:	e7fa      	b.n	800079e <Ble_Hci_Gap_Gatt_Init+0xbe>
 80007a8:	0800b634 	.word	0x0800b634
 80007ac:	0800b624 	.word	0x0800b624
 80007b0:	0800b4c0 	.word	0x0800b4c0
 80007b4:	20000234 	.word	0x20000234
 80007b8:	0001b207 	.word	0x0001b207

080007bc <Adv_Request>:
{
 80007bc:	b500      	push	{lr}
 80007be:	b089      	sub	sp, #36	@ 0x24
  BleApplicationContext.Device_Connection_Status = NewStatus;
 80007c0:	4b0b      	ldr	r3, [pc, #44]	@ (80007f0 <Adv_Request+0x34>)
 80007c2:	f883 0080 	strb.w	r0, [r3, #128]	@ 0x80
  ret = aci_gap_set_discoverable(ADV_TYPE,
 80007c6:	2000      	movs	r0, #0
 80007c8:	9006      	str	r0, [sp, #24]
 80007ca:	9005      	str	r0, [sp, #20]
 80007cc:	9004      	str	r0, [sp, #16]
 80007ce:	9003      	str	r0, [sp, #12]
 80007d0:	9002      	str	r0, [sp, #8]
 80007d2:	9001      	str	r0, [sp, #4]
 80007d4:	9000      	str	r0, [sp, #0]
 80007d6:	4603      	mov	r3, r0
 80007d8:	22a0      	movs	r2, #160	@ 0xa0
 80007da:	2180      	movs	r1, #128	@ 0x80
 80007dc:	f000 f9f0 	bl	8000bc0 <aci_gap_set_discoverable>
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 80007e0:	4904      	ldr	r1, [pc, #16]	@ (80007f4 <Adv_Request+0x38>)
 80007e2:	2007      	movs	r0, #7
 80007e4:	f000 fb14 	bl	8000e10 <aci_gap_update_adv_data>
}
 80007e8:	b009      	add	sp, #36	@ 0x24
 80007ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80007ee:	bf00      	nop
 80007f0:	20000234 	.word	0x20000234
 80007f4:	20000008 	.word	0x20000008

080007f8 <APP_BLE_Init>:
{
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	b091      	sub	sp, #68	@ 0x44
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 80007fc:	f10d 0c04 	add.w	ip, sp, #4
 8000800:	4c1e      	ldr	r4, [pc, #120]	@ (800087c <APP_BLE_Init+0x84>)
 8000802:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000804:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000808:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800080a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800080e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000810:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000814:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000818:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 800081c:	f8ac 2000 	strh.w	r2, [ip]
  Ble_Tl_Init();
 8000820:	f7ff ff0a 	bl	8000638 <Ble_Tl_Init>
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8000824:	2101      	movs	r1, #1
 8000826:	2002      	movs	r0, #2
 8000828:	f002 fd86 	bl	8003338 <UTIL_LPM_SetOffMode>
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800082c:	4a14      	ldr	r2, [pc, #80]	@ (8000880 <APP_BLE_Init+0x88>)
 800082e:	2100      	movs	r1, #0
 8000830:	2002      	movs	r0, #2
 8000832:	f002 fea5 	bl	8003580 <UTIL_SEQ_RegTask>
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8000836:	a801      	add	r0, sp, #4
 8000838:	f002 fc20 	bl	800307c <SHCI_C2_BLE_Init>
  if (status != SHCI_Success)
 800083c:	b9d8      	cbnz	r0, 8000876 <APP_BLE_Init+0x7e>
  Ble_Hci_Gap_Gatt_Init();
 800083e:	f7ff ff4f 	bl	80006e0 <Ble_Hci_Gap_Gatt_Init>
  SVCCTL_Init();
 8000842:	f008 f9f9 	bl	8008c38 <SVCCTL_Init>
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8000846:	4c0f      	ldr	r4, [pc, #60]	@ (8000884 <APP_BLE_Init+0x8c>)
 8000848:	2500      	movs	r5, #0
 800084a:	f884 5080 	strb.w	r5, [r4, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800084e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000852:	82e3      	strh	r3, [r4, #22]
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 8000854:	4a0c      	ldr	r2, [pc, #48]	@ (8000888 <APP_BLE_Init+0x90>)
 8000856:	4629      	mov	r1, r5
 8000858:	2001      	movs	r0, #1
 800085a:	f002 fe91 	bl	8003580 <UTIL_SEQ_RegTask>
  ret = aci_hal_set_radio_activity_mask(0x0006);
 800085e:	2006      	movs	r0, #6
 8000860:	f000 fcd5 	bl	800120e <aci_hal_set_radio_activity_mask>
  Custom_APP_Init();
 8000864:	f000 fd47 	bl	80012f6 <Custom_APP_Init>
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8000868:	7665      	strb	r5, [r4, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800086a:	7625      	strb	r5, [r4, #24]
  Adv_Request(APP_BLE_FAST_ADV);
 800086c:	2001      	movs	r0, #1
 800086e:	f7ff ffa5 	bl	80007bc <Adv_Request>
}
 8000872:	b011      	add	sp, #68	@ 0x44
 8000874:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8000876:	f002 f92f 	bl	8002ad8 <Error_Handler>
 800087a:	e7e0      	b.n	800083e <APP_BLE_Init+0x46>
 800087c:	0800b43c 	.word	0x0800b43c
 8000880:	0800152d 	.word	0x0800152d
 8000884:	20000234 	.word	0x20000234
 8000888:	08000619 	.word	0x08000619

0800088c <SVCCTL_App_Notification>:
{
 800088c:	b508      	push	{r3, lr}
  switch (p_event_pckt->evt)
 800088e:	7843      	ldrb	r3, [r0, #1]
 8000890:	2b3e      	cmp	r3, #62	@ 0x3e
 8000892:	d01b      	beq.n	80008cc <SVCCTL_App_Notification+0x40>
 8000894:	2bff      	cmp	r3, #255	@ 0xff
 8000896:	d035      	beq.n	8000904 <SVCCTL_App_Notification+0x78>
 8000898:	2b05      	cmp	r3, #5
 800089a:	d10f      	bne.n	80008bc <SVCCTL_App_Notification+0x30>
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800089c:	8882      	ldrh	r2, [r0, #4]
 800089e:	4b29      	ldr	r3, [pc, #164]	@ (8000944 <SVCCTL_App_Notification+0xb8>)
 80008a0:	8adb      	ldrh	r3, [r3, #22]
 80008a2:	429a      	cmp	r2, r3
 80008a4:	d00c      	beq.n	80008c0 <SVCCTL_App_Notification+0x34>
      Adv_Request(APP_BLE_FAST_ADV);
 80008a6:	2001      	movs	r0, #1
 80008a8:	f7ff ff88 	bl	80007bc <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 80008ac:	4826      	ldr	r0, [pc, #152]	@ (8000948 <SVCCTL_App_Notification+0xbc>)
 80008ae:	2301      	movs	r3, #1
 80008b0:	7003      	strb	r3, [r0, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 80008b2:	4b24      	ldr	r3, [pc, #144]	@ (8000944 <SVCCTL_App_Notification+0xb8>)
 80008b4:	8adb      	ldrh	r3, [r3, #22]
 80008b6:	8043      	strh	r3, [r0, #2]
      Custom_APP_Notification(&HandleNotification);
 80008b8:	f000 fd1c 	bl	80012f4 <Custom_APP_Notification>
}
 80008bc:	2001      	movs	r0, #1
 80008be:	bd08      	pop	{r3, pc}
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 80008c0:	4b20      	ldr	r3, [pc, #128]	@ (8000944 <SVCCTL_App_Notification+0xb8>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80008c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 80008ca:	e7ec      	b.n	80008a6 <SVCCTL_App_Notification+0x1a>
      switch (p_meta_evt->subevent)
 80008cc:	78c3      	ldrb	r3, [r0, #3]
 80008ce:	2b01      	cmp	r3, #1
 80008d0:	d1f4      	bne.n	80008bc <SVCCTL_App_Notification+0x30>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 80008d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000944 <SVCCTL_App_Notification+0xb8>)
 80008d4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80008d8:	2b04      	cmp	r3, #4
 80008da:	d00e      	beq.n	80008fa <SVCCTL_App_Notification+0x6e>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 80008dc:	4b19      	ldr	r3, [pc, #100]	@ (8000944 <SVCCTL_App_Notification+0xb8>)
 80008de:	2205      	movs	r2, #5
 80008e0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 80008e4:	f8b0 3005 	ldrh.w	r3, [r0, #5]
 80008e8:	4a16      	ldr	r2, [pc, #88]	@ (8000944 <SVCCTL_App_Notification+0xb8>)
 80008ea:	82d3      	strh	r3, [r2, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 80008ec:	4816      	ldr	r0, [pc, #88]	@ (8000948 <SVCCTL_App_Notification+0xbc>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	7002      	strb	r2, [r0, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 80008f2:	8043      	strh	r3, [r0, #2]
          Custom_APP_Notification(&HandleNotification);
 80008f4:	f000 fcfe 	bl	80012f4 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 80008f8:	e7e0      	b.n	80008bc <SVCCTL_App_Notification+0x30>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 80008fa:	4b12      	ldr	r3, [pc, #72]	@ (8000944 <SVCCTL_App_Notification+0xb8>)
 80008fc:	2206      	movs	r2, #6
 80008fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8000902:	e7ef      	b.n	80008e4 <SVCCTL_App_Notification+0x58>
      switch (p_blecore_evt->ecode)
 8000904:	f8b0 3003 	ldrh.w	r3, [r0, #3]
 8000908:	f240 4209 	movw	r2, #1033	@ 0x409
 800090c:	4293      	cmp	r3, r2
 800090e:	d00d      	beq.n	800092c <SVCCTL_App_Notification+0xa0>
 8000910:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8000914:	4293      	cmp	r3, r2
 8000916:	d00f      	beq.n	8000938 <SVCCTL_App_Notification+0xac>
 8000918:	f240 4202 	movw	r2, #1026	@ 0x402
 800091c:	4293      	cmp	r3, r2
 800091e:	d1cd      	bne.n	80008bc <SVCCTL_App_Notification+0x30>
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 8000920:	490a      	ldr	r1, [pc, #40]	@ (800094c <SVCCTL_App_Notification+0xc0>)
 8000922:	4b08      	ldr	r3, [pc, #32]	@ (8000944 <SVCCTL_App_Notification+0xb8>)
 8000924:	8ad8      	ldrh	r0, [r3, #22]
 8000926:	f000 fa0b 	bl	8000d40 <aci_gap_pass_key_resp>
          break;
 800092a:	e7c7      	b.n	80008bc <SVCCTL_App_Notification+0x30>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 800092c:	2101      	movs	r1, #1
 800092e:	4b05      	ldr	r3, [pc, #20]	@ (8000944 <SVCCTL_App_Notification+0xb8>)
 8000930:	8ad8      	ldrh	r0, [r3, #22]
 8000932:	f000 fabb 	bl	8000eac <aci_gap_numeric_comparison_value_confirm_yesno>
          break;
 8000936:	e7c1      	b.n	80008bc <SVCCTL_App_Notification+0x30>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8000938:	4b02      	ldr	r3, [pc, #8]	@ (8000944 <SVCCTL_App_Notification+0xb8>)
 800093a:	8ad8      	ldrh	r0, [r3, #22]
 800093c:	f000 fbe6 	bl	800110c <aci_gatt_confirm_indication>
        break;
 8000940:	e7bc      	b.n	80008bc <SVCCTL_App_Notification+0x30>
 8000942:	bf00      	nop
 8000944:	20000234 	.word	0x20000234
 8000948:	20000230 	.word	0x20000230
 800094c:	0001b207 	.word	0x0001b207

08000950 <hci_notify_asynch_evt>:
{
 8000950:	b508      	push	{r3, lr}
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8000952:	2100      	movs	r1, #0
 8000954:	2002      	movs	r0, #2
 8000956:	f002 fd05 	bl	8003364 <UTIL_SEQ_SetTask>
}
 800095a:	bd08      	pop	{r3, pc}

0800095c <hci_cmd_resp_release>:
{
 800095c:	b508      	push	{r3, lr}
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800095e:	2001      	movs	r0, #1
 8000960:	f002 fd2e 	bl	80033c0 <UTIL_SEQ_SetEvt>
}
 8000964:	bd08      	pop	{r3, pc}

08000966 <hci_cmd_resp_wait>:
{
 8000966:	b508      	push	{r3, lr}
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8000968:	2001      	movs	r0, #1
 800096a:	f002 fddd 	bl	8003528 <UTIL_SEQ_WaitEvt>
}
 800096e:	bd08      	pop	{r3, pc}

08000970 <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8000970:	b510      	push	{r4, lr}
 8000972:	b088      	sub	sp, #32
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000974:	f10d 0c04 	add.w	ip, sp, #4
 8000978:	4c09      	ldr	r4, [pc, #36]	@ (80009a0 <APPD_EnableCPU2+0x30>)
 800097a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800097c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000980:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000984:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 8000988:	f82c 2b02 	strh.w	r2, [ip], #2
 800098c:	0c12      	lsrs	r2, r2, #16
 800098e:	f88c 2000 	strb.w	r2, [ip]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000992:	f008 fb37 	bl	8009004 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000996:	a801      	add	r0, sp, #4
 8000998:	f002 fb7f 	bl	800309a <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
}
 800099c:	b008      	add	sp, #32
 800099e:	bd10      	pop	{r4, pc}
 80009a0:	0800b478 	.word	0x0800b478

080009a4 <Init_Rtc>:
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80009a4:	4b05      	ldr	r3, [pc, #20]	@ (80009bc <Init_Rtc+0x18>)
 80009a6:	22ca      	movs	r2, #202	@ 0xca
 80009a8:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80009aa:	2253      	movs	r2, #83	@ 0x53
 80009ac:	625a      	str	r2, [r3, #36]	@ 0x24
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80009ae:	689a      	ldr	r2, [r3, #8]
 80009b0:	f022 0207 	bic.w	r2, r2, #7
 80009b4:	609a      	str	r2, [r3, #8]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80009b6:	22ff      	movs	r2, #255	@ 0xff
 80009b8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);

  return;
}
 80009ba:	4770      	bx	lr
 80009bc:	40002800 	.word	0x40002800

080009c0 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
  UNUSED(status);
  return;
}
 80009c0:	4770      	bx	lr
	...

080009c4 <Config_HSE>:
{
 80009c4:	b508      	push	{r3, lr}
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 80009c6:	2000      	movs	r0, #0
 80009c8:	f002 fb44 	bl	8003054 <OTP_Read>
  if (p_otp)
 80009cc:	b168      	cbz	r0, 80009ea <Config_HSE+0x26>
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 80009ce:	7981      	ldrb	r1, [r0, #6]
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 80009d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80009d4:	4b05      	ldr	r3, [pc, #20]	@ (80009ec <Config_HSE+0x28>)
 80009d6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 80009da:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 80009de:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80009e2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80009e6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
}
 80009ea:	bd08      	pop	{r3, pc}
 80009ec:	cafecafe 	.word	0xcafecafe

080009f0 <SystemPower_Config>:
{
 80009f0:	b508      	push	{r3, lr}
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80009f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80009f6:	6893      	ldr	r3, [r2, #8]
 80009f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80009fc:	6093      	str	r3, [r2, #8]
  UTIL_LPM_Init();
 80009fe:	f002 fc91 	bl	8003324 <UTIL_LPM_Init>
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000a02:	4a05      	ldr	r2, [pc, #20]	@ (8000a18 <SystemPower_Config+0x28>)
 8000a04:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8000a08:	f023 0307 	bic.w	r3, r3, #7
 8000a0c:	f043 0304 	orr.w	r3, r3, #4
 8000a10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
}
 8000a14:	bd08      	pop	{r3, pc}
 8000a16:	bf00      	nop
 8000a18:	58000400 	.word	0x58000400

08000a1c <appe_Tl_Init>:
{
 8000a1c:	b500      	push	{lr}
 8000a1e:	b089      	sub	sp, #36	@ 0x24
  TL_Init();
 8000a20:	f008 f9ea 	bl	8008df8 <TL_Init>
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8000a24:	4a0e      	ldr	r2, [pc, #56]	@ (8000a60 <appe_Tl_Init+0x44>)
 8000a26:	2100      	movs	r1, #0
 8000a28:	2004      	movs	r0, #4
 8000a2a:	f002 fda9 	bl	8003580 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8000a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a64 <appe_Tl_Init+0x48>)
 8000a30:	9300      	str	r3, [sp, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8000a32:	4b0d      	ldr	r3, [pc, #52]	@ (8000a68 <appe_Tl_Init+0x4c>)
 8000a34:	9301      	str	r3, [sp, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000a36:	4669      	mov	r1, sp
 8000a38:	480c      	ldr	r0, [pc, #48]	@ (8000a6c <appe_Tl_Init+0x50>)
 8000a3a:	f002 fbdd 	bl	80031f8 <shci_init>
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8000a3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a70 <appe_Tl_Init+0x54>)
 8000a40:	9302      	str	r3, [sp, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8000a42:	4b0c      	ldr	r3, [pc, #48]	@ (8000a74 <appe_Tl_Init+0x58>)
 8000a44:	9303      	str	r3, [sp, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000a46:	4b0c      	ldr	r3, [pc, #48]	@ (8000a78 <appe_Tl_Init+0x5c>)
 8000a48:	9304      	str	r3, [sp, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000a4a:	f240 533c 	movw	r3, #1340	@ 0x53c
 8000a4e:	9305      	str	r3, [sp, #20]
  TL_MM_Init(&tl_mm_config);
 8000a50:	a802      	add	r0, sp, #8
 8000a52:	f008 faa5 	bl	8008fa0 <TL_MM_Init>
  TL_Enable();
 8000a56:	f008 f9cb 	bl	8008df0 <TL_Enable>
}
 8000a5a:	b009      	add	sp, #36	@ 0x24
 8000a5c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a60:	0800321d 	.word	0x0800321d
 8000a64:	20030410 	.word	0x20030410
 8000a68:	080009c1 	.word	0x080009c1
 8000a6c:	08000add 	.word	0x08000add
 8000a70:	200301f8 	.word	0x200301f8
 8000a74:	20030304 	.word	0x20030304
 8000a78:	2003051c 	.word	0x2003051c

08000a7c <APPE_SysEvtReadyProcessing>:
  }
  return;
}

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8000a7c:	b500      	push	{lr}
 8000a7e:	b085      	sub	sp, #20
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8000a80:	2300      	movs	r3, #0
 8000a82:	9300      	str	r3, [sp, #0]
 8000a84:	9301      	str	r3, [sp, #4]
 8000a86:	9302      	str	r3, [sp, #8]
 8000a88:	9303      	str	r3, [sp, #12]
  uint32_t RevisionID=0;
  uint32_t DeviceID=0;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000a8a:	6843      	ldr	r3, [r0, #4]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8000a8c:	7b5b      	ldrb	r3, [r3, #13]
 8000a8e:	b123      	cbz	r3, 8000a9a <APPE_SysEvtReadyProcessing+0x1e>
    (void)SHCI_C2_Config(&config_param);

    APP_BLE_Init();
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
  }
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d01e      	beq.n	8000ad2 <APPE_SysEvtReadyProcessing+0x56>
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
}
 8000a94:	b005      	add	sp, #20
 8000a96:	f85d fb04 	ldr.w	pc, [sp], #4
    APPD_EnableCPU2();
 8000a9a:	f7ff ff69 	bl	8000970 <APPD_EnableCPU2>
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8000a9e:	230f      	movs	r3, #15
 8000aa0:	f88d 3000 	strb.w	r3, [sp]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8000aa4:	237f      	movs	r3, #127	@ 0x7f
 8000aa6:	f88d 3002 	strb.w	r3, [sp, #2]
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8000aaa:	4a0b      	ldr	r2, [pc, #44]	@ (8000ad8 <APPE_SysEvtReadyProcessing+0x5c>)
 8000aac:	6813      	ldr	r3, [r2, #0]
    config_param.RevisionID = (uint16_t)RevisionID;
 8000aae:	0c1b      	lsrs	r3, r3, #16
 8000ab0:	f8ad 300c 	strh.w	r3, [sp, #12]
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8000ab4:	6813      	ldr	r3, [r2, #0]
    config_param.DeviceID = (uint16_t)DeviceID;
 8000ab6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000aba:	f8ad 300e 	strh.w	r3, [sp, #14]
    (void)SHCI_C2_Config(&config_param);
 8000abe:	4668      	mov	r0, sp
 8000ac0:	f002 fafa 	bl	80030b8 <SHCI_C2_Config>
    APP_BLE_Init();
 8000ac4:	f7ff fe98 	bl	80007f8 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000ac8:	2100      	movs	r1, #0
 8000aca:	2001      	movs	r0, #1
 8000acc:	f002 fc34 	bl	8003338 <UTIL_LPM_SetOffMode>
 8000ad0:	e7e0      	b.n	8000a94 <APPE_SysEvtReadyProcessing+0x18>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	7003      	strb	r3, [r0, #0]
  return;
 8000ad6:	e7dd      	b.n	8000a94 <APPE_SysEvtReadyProcessing+0x18>
 8000ad8:	e0042000 	.word	0xe0042000

08000adc <APPE_SysUserEvtRx>:
  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000adc:	6843      	ldr	r3, [r0, #4]
  switch(p_sys_event->subevtcode)
 8000ade:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8000ae2:	f5b3 4f12 	cmp.w	r3, #37376	@ 0x9200
 8000ae6:	d000      	beq.n	8000aea <APPE_SysUserEvtRx+0xe>
 8000ae8:	4770      	bx	lr
{
 8000aea:	b510      	push	{r4, lr}
 8000aec:	b084      	sub	sp, #16
 8000aee:	4604      	mov	r4, r0
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8000af0:	4668      	mov	r0, sp
 8000af2:	f002 faef 	bl	80030d4 <SHCI_GetWirelessFwInfo>
    APPE_SysEvtReadyProcessing(pPayload);
 8000af6:	4620      	mov	r0, r4
 8000af8:	f7ff ffc0 	bl	8000a7c <APPE_SysEvtReadyProcessing>
}
 8000afc:	b004      	add	sp, #16
 8000afe:	bd10      	pop	{r4, pc}

08000b00 <MX_APPE_Config>:
{
 8000b00:	b508      	push	{r3, lr}
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000b02:	4b03      	ldr	r3, [pc, #12]	@ (8000b10 <MX_APPE_Config+0x10>)
 8000b04:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000b08:	611a      	str	r2, [r3, #16]
  Config_HSE();
 8000b0a:	f7ff ff5b 	bl	80009c4 <Config_HSE>
}
 8000b0e:	bd08      	pop	{r3, pc}
 8000b10:	58004000 	.word	0x58004000

08000b14 <Init_Exti>:
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000b14:	4a03      	ldr	r2, [pc, #12]	@ (8000b24 <Init_Exti+0x10>)
 8000b16:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8000b1a:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8000b1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8000b22:	4770      	bx	lr
 8000b24:	58000800 	.word	0x58000800

08000b28 <System_Init>:
{
 8000b28:	b508      	push	{r3, lr}
  Init_Exti();
 8000b2a:	f7ff fff3 	bl	8000b14 <Init_Exti>
  Init_Rtc();
 8000b2e:	f7ff ff39 	bl	80009a4 <Init_Rtc>
}
 8000b32:	bd08      	pop	{r3, pc}

08000b34 <MX_APPE_Init>:
{
 8000b34:	b508      	push	{r3, lr}
  System_Init();       /**< System initialization */
 8000b36:	f7ff fff7 	bl	8000b28 <System_Init>
  SystemPower_Config(); /**< Configure the system Power Mode */
 8000b3a:	f7ff ff59 	bl	80009f0 <SystemPower_Config>
  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8000b3e:	4903      	ldr	r1, [pc, #12]	@ (8000b4c <MX_APPE_Init+0x18>)
 8000b40:	2000      	movs	r0, #0
 8000b42:	f001 f8fd 	bl	8001d40 <HW_TS_Init>
  appe_Tl_Init();	/* Initialize all transport layers */
 8000b46:	f7ff ff69 	bl	8000a1c <appe_Tl_Init>
}
 8000b4a:	bd08      	pop	{r3, pc}
 8000b4c:	2000052c 	.word	0x2000052c

08000b50 <MX_APPE_Process>:
    __WFI();
  }
}

void MX_APPE_Process(void)
{
 8000b50:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8000b52:	f04f 30ff 	mov.w	r0, #4294967295
 8000b56:	f002 fc4b 	bl	80033f0 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8000b5a:	bd08      	pop	{r3, pc}

08000b5c <UTIL_SEQ_Idle>:
{
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
}
 8000b5c:	4770      	bx	lr

08000b5e <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8000b5e:	b508      	push	{r3, lr}
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8000b60:	2100      	movs	r1, #0
 8000b62:	2004      	movs	r0, #4
 8000b64:	f002 fbfe 	bl	8003364 <UTIL_SEQ_SetTask>
  return;
}
 8000b68:	bd08      	pop	{r3, pc}

08000b6a <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8000b6a:	b508      	push	{r3, lr}
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8000b6c:	2002      	movs	r0, #2
 8000b6e:	f002 fc27 	bl	80033c0 <UTIL_SEQ_SetEvt>
  return;
}
 8000b72:	bd08      	pop	{r3, pc}

08000b74 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8000b74:	b508      	push	{r3, lr}
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8000b76:	2002      	movs	r0, #2
 8000b78:	f002 fcd6 	bl	8003528 <UTIL_SEQ_WaitEvt>
  return;
}
 8000b7c:	bd08      	pop	{r3, pc}

08000b7e <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8000b7e:	b510      	push	{r4, lr}
 8000b80:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8000b82:	2400      	movs	r4, #0
 8000b84:	f88d 4007 	strb.w	r4, [sp, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000b88:	2218      	movs	r2, #24
 8000b8a:	4621      	mov	r1, r4
 8000b8c:	a802      	add	r0, sp, #8
 8000b8e:	f002 fa5d 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 8000b92:	233f      	movs	r3, #63	@ 0x3f
 8000b94:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = 0x081;
 8000b98:	2381      	movs	r3, #129	@ 0x81
 8000b9a:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 8000b9e:	f10d 0307 	add.w	r3, sp, #7
 8000ba2:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	9307      	str	r3, [sp, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000ba8:	4621      	mov	r1, r4
 8000baa:	a802      	add	r0, sp, #8
 8000bac:	f000 fcfe 	bl	80015ac <hci_send_req>
 8000bb0:	42a0      	cmp	r0, r4
 8000bb2:	db03      	blt.n	8000bbc <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000bb4:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000bb8:	b008      	add	sp, #32
 8000bba:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 8000bbc:	20ff      	movs	r0, #255	@ 0xff
 8000bbe:	e7fb      	b.n	8000bb8 <aci_gap_set_non_discoverable+0x3a>

08000bc0 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8000bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bc4:	b0cb      	sub	sp, #300	@ 0x12c
 8000bc6:	469c      	mov	ip, r3
 8000bc8:	f89d 6154 	ldrb.w	r6, [sp, #340]	@ 0x154
 8000bcc:	f89d 515c 	ldrb.w	r5, [sp, #348]	@ 0x15c
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8000bd0:	f106 0a08 	add.w	sl, r6, #8
 8000bd4:	ac04      	add	r4, sp, #16
 8000bd6:	eb04 0b0a 	add.w	fp, r4, sl
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8000bda:	1977      	adds	r7, r6, r5
 8000bdc:	3709      	adds	r7, #9
 8000bde:	19e3      	adds	r3, r4, r7
 8000be0:	9301      	str	r3, [sp, #4]
  tBleStatus status = 0;
 8000be2:	f10d 090f 	add.w	r9, sp, #15
 8000be6:	f04f 0800 	mov.w	r8, #0
 8000bea:	f88d 800f 	strb.w	r8, [sp, #15]
  int index_input = 0;
  cp0->Advertising_Type = Advertising_Type;
 8000bee:	f88d 0010 	strb.w	r0, [sp, #16]
  index_input += 1;
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8000bf2:	f8ad 1011 	strh.w	r1, [sp, #17]
  index_input += 2;
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8000bf6:	f8ad 2013 	strh.w	r2, [sp, #19]
  index_input += 2;
  cp0->Own_Address_Type = Own_Address_Type;
 8000bfa:	f88d c015 	strb.w	ip, [sp, #21]
  index_input += 1;
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8000bfe:	f89d 3150 	ldrb.w	r3, [sp, #336]	@ 0x150
 8000c02:	f88d 3016 	strb.w	r3, [sp, #22]
  index_input += 1;
  cp0->Local_Name_Length = Local_Name_Length;
 8000c06:	f88d 6017 	strb.w	r6, [sp, #23]
  index_input += 1;
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8000c0a:	4632      	mov	r2, r6
 8000c0c:	9956      	ldr	r1, [sp, #344]	@ 0x158
 8000c0e:	a806      	add	r0, sp, #24
 8000c10:	f002 fa18 	bl	8003044 <Osal_MemCpy>
    index_input += Local_Name_Length;
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8000c14:	f804 500a 	strb.w	r5, [r4, sl]
    }
    index_input += 1;
 8000c18:	3609      	adds	r6, #9
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8000c1a:	462a      	mov	r2, r5
 8000c1c:	9958      	ldr	r1, [sp, #352]	@ 0x160
 8000c1e:	f10b 0001 	add.w	r0, fp, #1
 8000c22:	f002 fa0f 	bl	8003044 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8000c26:	4435      	add	r5, r6
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 8000c28:	f8bd 3164 	ldrh.w	r3, [sp, #356]	@ 0x164
 8000c2c:	53e3      	strh	r3, [r4, r7]
    }
    index_input += 2;
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 8000c2e:	f8bd 3168 	ldrh.w	r3, [sp, #360]	@ 0x168
 8000c32:	9a01      	ldr	r2, [sp, #4]
 8000c34:	8053      	strh	r3, [r2, #2]
    }
    index_input += 2;
 8000c36:	3504      	adds	r5, #4
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000c38:	2218      	movs	r2, #24
 8000c3a:	4641      	mov	r1, r8
 8000c3c:	a844      	add	r0, sp, #272	@ 0x110
 8000c3e:	f002 fa05 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 8000c42:	233f      	movs	r3, #63	@ 0x3f
 8000c44:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
  rq.ocf = 0x083;
 8000c48:	2383      	movs	r3, #131	@ 0x83
 8000c4a:	f8ad 3112 	strh.w	r3, [sp, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8000c4e:	9446      	str	r4, [sp, #280]	@ 0x118
  rq.clen = index_input;
 8000c50:	9547      	str	r5, [sp, #284]	@ 0x11c
  rq.rparam = &status;
 8000c52:	f8cd 9120 	str.w	r9, [sp, #288]	@ 0x120
  rq.rlen = 1;
 8000c56:	2301      	movs	r3, #1
 8000c58:	9349      	str	r3, [sp, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000c5a:	4641      	mov	r1, r8
 8000c5c:	a844      	add	r0, sp, #272	@ 0x110
 8000c5e:	f000 fca5 	bl	80015ac <hci_send_req>
 8000c62:	4540      	cmp	r0, r8
 8000c64:	db04      	blt.n	8000c70 <aci_gap_set_discoverable+0xb0>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000c66:	f89d 000f 	ldrb.w	r0, [sp, #15]
}
 8000c6a:	b04b      	add	sp, #300	@ 0x12c
 8000c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return BLE_STATUS_TIMEOUT;
 8000c70:	20ff      	movs	r0, #255	@ 0xff
 8000c72:	e7fa      	b.n	8000c6a <aci_gap_set_discoverable+0xaa>

08000c74 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8000c74:	b570      	push	{r4, r5, r6, lr}
 8000c76:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8000c78:	f10d 0507 	add.w	r5, sp, #7
 8000c7c:	2400      	movs	r4, #0
 8000c7e:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->IO_Capability = IO_Capability;
 8000c82:	ae02      	add	r6, sp, #8
 8000c84:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000c88:	2218      	movs	r2, #24
 8000c8a:	4621      	mov	r1, r4
 8000c8c:	a842      	add	r0, sp, #264	@ 0x108
 8000c8e:	f002 f9dd 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 8000c92:	233f      	movs	r3, #63	@ 0x3f
 8000c94:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x085;
 8000c98:	2385      	movs	r3, #133	@ 0x85
 8000c9a:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000c9e:	9644      	str	r6, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8000ca4:	9546      	str	r5, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8000ca6:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000ca8:	4621      	mov	r1, r4
 8000caa:	a842      	add	r0, sp, #264	@ 0x108
 8000cac:	f000 fc7e 	bl	80015ac <hci_send_req>
 8000cb0:	42a0      	cmp	r0, r4
 8000cb2:	db03      	blt.n	8000cbc <aci_gap_set_io_capability+0x48>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000cb4:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000cb8:	b048      	add	sp, #288	@ 0x120
 8000cba:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8000cbc:	20ff      	movs	r0, #255	@ 0xff
 8000cbe:	e7fb      	b.n	8000cb8 <aci_gap_set_io_capability+0x44>

08000cc0 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8000cc0:	b570      	push	{r4, r5, r6, lr}
 8000cc2:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8000cc4:	f10d 0607 	add.w	r6, sp, #7
 8000cc8:	2500      	movs	r5, #0
 8000cca:	f88d 5007 	strb.w	r5, [sp, #7]
  int index_input = 0;
  cp0->Bonding_Mode = Bonding_Mode;
 8000cce:	ac02      	add	r4, sp, #8
 8000cd0:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  cp0->MITM_Mode = MITM_Mode;
 8000cd4:	f88d 1009 	strb.w	r1, [sp, #9]
  index_input += 1;
  cp0->SC_Support = SC_Support;
 8000cd8:	f88d 200a 	strb.w	r2, [sp, #10]
  index_input += 1;
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8000cdc:	f88d 300b 	strb.w	r3, [sp, #11]
  index_input += 1;
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8000ce0:	f89d 3130 	ldrb.w	r3, [sp, #304]	@ 0x130
 8000ce4:	f88d 300c 	strb.w	r3, [sp, #12]
  index_input += 1;
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8000ce8:	f89d 3134 	ldrb.w	r3, [sp, #308]	@ 0x134
 8000cec:	f88d 300d 	strb.w	r3, [sp, #13]
  index_input += 1;
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8000cf0:	f89d 3138 	ldrb.w	r3, [sp, #312]	@ 0x138
 8000cf4:	f88d 300e 	strb.w	r3, [sp, #14]
  index_input += 1;
  cp0->Fixed_Pin = Fixed_Pin;
 8000cf8:	9b4f      	ldr	r3, [sp, #316]	@ 0x13c
 8000cfa:	f8cd 300f 	str.w	r3, [sp, #15]
  index_input += 4;
  cp0->Identity_Address_Type = Identity_Address_Type;
 8000cfe:	f89d 3140 	ldrb.w	r3, [sp, #320]	@ 0x140
 8000d02:	f88d 3013 	strb.w	r3, [sp, #19]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000d06:	2218      	movs	r2, #24
 8000d08:	4629      	mov	r1, r5
 8000d0a:	a842      	add	r0, sp, #264	@ 0x108
 8000d0c:	f002 f99e 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 8000d10:	233f      	movs	r3, #63	@ 0x3f
 8000d12:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x086;
 8000d16:	2386      	movs	r3, #134	@ 0x86
 8000d18:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000d1c:	9444      	str	r4, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000d1e:	230c      	movs	r3, #12
 8000d20:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8000d22:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8000d24:	2301      	movs	r3, #1
 8000d26:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000d28:	4629      	mov	r1, r5
 8000d2a:	a842      	add	r0, sp, #264	@ 0x108
 8000d2c:	f000 fc3e 	bl	80015ac <hci_send_req>
 8000d30:	42a8      	cmp	r0, r5
 8000d32:	db03      	blt.n	8000d3c <aci_gap_set_authentication_requirement+0x7c>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000d34:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000d38:	b048      	add	sp, #288	@ 0x120
 8000d3a:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8000d3c:	20ff      	movs	r0, #255	@ 0xff
 8000d3e:	e7fb      	b.n	8000d38 <aci_gap_set_authentication_requirement+0x78>

08000d40 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8000d40:	b570      	push	{r4, r5, r6, lr}
 8000d42:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8000d44:	f10d 0607 	add.w	r6, sp, #7
 8000d48:	2400      	movs	r4, #0
 8000d4a:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->Connection_Handle = Connection_Handle;
 8000d4e:	ad02      	add	r5, sp, #8
 8000d50:	f8ad 0008 	strh.w	r0, [sp, #8]
  index_input += 2;
  cp0->Pass_Key = Pass_Key;
 8000d54:	f8cd 100a 	str.w	r1, [sp, #10]
  index_input += 4;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000d58:	2218      	movs	r2, #24
 8000d5a:	4621      	mov	r1, r4
 8000d5c:	a842      	add	r0, sp, #264	@ 0x108
 8000d5e:	f002 f975 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 8000d62:	233f      	movs	r3, #63	@ 0x3f
 8000d64:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x088;
 8000d68:	2388      	movs	r3, #136	@ 0x88
 8000d6a:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000d6e:	9544      	str	r5, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000d70:	2306      	movs	r3, #6
 8000d72:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8000d74:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8000d76:	2301      	movs	r3, #1
 8000d78:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000d7a:	4621      	mov	r1, r4
 8000d7c:	a842      	add	r0, sp, #264	@ 0x108
 8000d7e:	f000 fc15 	bl	80015ac <hci_send_req>
 8000d82:	42a0      	cmp	r0, r4
 8000d84:	db03      	blt.n	8000d8e <aci_gap_pass_key_resp+0x4e>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000d86:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000d8a:	b048      	add	sp, #288	@ 0x120
 8000d8c:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8000d8e:	20ff      	movs	r0, #255	@ 0xff
 8000d90:	e7fb      	b.n	8000d8a <aci_gap_pass_key_resp+0x4a>

08000d92 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8000d92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d96:	b0c8      	sub	sp, #288	@ 0x120
 8000d98:	4607      	mov	r7, r0
 8000d9a:	460e      	mov	r6, r1
 8000d9c:	4615      	mov	r5, r2
 8000d9e:	4698      	mov	r8, r3
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8000da0:	2207      	movs	r2, #7
 8000da2:	2100      	movs	r1, #0
 8000da4:	4668      	mov	r0, sp
 8000da6:	f002 f951 	bl	800304c <Osal_MemSet>
  int index_input = 0;
  cp0->Role = Role;
 8000daa:	ac02      	add	r4, sp, #8
 8000dac:	f88d 7008 	strb.w	r7, [sp, #8]
  index_input += 1;
  cp0->privacy_enabled = privacy_enabled;
 8000db0:	f88d 6009 	strb.w	r6, [sp, #9]
  index_input += 1;
  cp0->device_name_char_len = device_name_char_len;
 8000db4:	f88d 500a 	strb.w	r5, [sp, #10]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000db8:	2218      	movs	r2, #24
 8000dba:	2100      	movs	r1, #0
 8000dbc:	a842      	add	r0, sp, #264	@ 0x108
 8000dbe:	f002 f945 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 8000dc2:	233f      	movs	r3, #63	@ 0x3f
 8000dc4:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x08a;
 8000dc8:	238a      	movs	r3, #138	@ 0x8a
 8000dca:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000dce:	9444      	str	r4, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000dd0:	2303      	movs	r3, #3
 8000dd2:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &resp;
 8000dd4:	f8cd d118 	str.w	sp, [sp, #280]	@ 0x118
  rq.rlen = sizeof(resp);
 8000dd8:	2307      	movs	r3, #7
 8000dda:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000ddc:	2100      	movs	r1, #0
 8000dde:	a842      	add	r0, sp, #264	@ 0x108
 8000de0:	f000 fbe4 	bl	80015ac <hci_send_req>
 8000de4:	2800      	cmp	r0, #0
 8000de6:	db11      	blt.n	8000e0c <aci_gap_init+0x7a>
    return BLE_STATUS_TIMEOUT;
  if ( resp.Status )
 8000de8:	f89d 0000 	ldrb.w	r0, [sp]
 8000dec:	b958      	cbnz	r0, 8000e06 <aci_gap_init+0x74>
    return resp.Status;
  *Service_Handle = resp.Service_Handle;
 8000dee:	f8bd 3001 	ldrh.w	r3, [sp, #1]
 8000df2:	f8a8 3000 	strh.w	r3, [r8]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8000df6:	f8bd 2003 	ldrh.w	r2, [sp, #3]
 8000dfa:	9b4e      	ldr	r3, [sp, #312]	@ 0x138
 8000dfc:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8000dfe:	f8bd 2005 	ldrh.w	r2, [sp, #5]
 8000e02:	9b4f      	ldr	r3, [sp, #316]	@ 0x13c
 8000e04:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
}
 8000e06:	b048      	add	sp, #288	@ 0x120
 8000e08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return BLE_STATUS_TIMEOUT;
 8000e0c:	20ff      	movs	r0, #255	@ 0xff
 8000e0e:	e7fa      	b.n	8000e06 <aci_gap_init+0x74>

08000e10 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8000e10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e12:	b0c9      	sub	sp, #292	@ 0x124
 8000e14:	4604      	mov	r4, r0
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8000e16:	f10d 0607 	add.w	r6, sp, #7
 8000e1a:	2500      	movs	r5, #0
 8000e1c:	f88d 5007 	strb.w	r5, [sp, #7]
  int index_input = 0;
  cp0->AdvDataLen = AdvDataLen;
 8000e20:	af02      	add	r7, sp, #8
 8000e22:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8000e26:	4602      	mov	r2, r0
 8000e28:	f10d 0009 	add.w	r0, sp, #9
 8000e2c:	f002 f90a 	bl	8003044 <Osal_MemCpy>
  index_input += AdvDataLen;
 8000e30:	3401      	adds	r4, #1
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000e32:	2218      	movs	r2, #24
 8000e34:	4629      	mov	r1, r5
 8000e36:	a842      	add	r0, sp, #264	@ 0x108
 8000e38:	f002 f908 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 8000e3c:	233f      	movs	r3, #63	@ 0x3f
 8000e3e:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x08e;
 8000e42:	238e      	movs	r3, #142	@ 0x8e
 8000e44:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000e48:	9744      	str	r7, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000e4a:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8000e4c:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000e52:	4629      	mov	r1, r5
 8000e54:	a842      	add	r0, sp, #264	@ 0x108
 8000e56:	f000 fba9 	bl	80015ac <hci_send_req>
 8000e5a:	42a8      	cmp	r0, r5
 8000e5c:	db03      	blt.n	8000e66 <aci_gap_update_adv_data+0x56>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000e5e:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000e62:	b049      	add	sp, #292	@ 0x124
 8000e64:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_TIMEOUT;
 8000e66:	20ff      	movs	r0, #255	@ 0xff
 8000e68:	e7fb      	b.n	8000e62 <aci_gap_update_adv_data+0x52>

08000e6a <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8000e6a:	b510      	push	{r4, lr}
 8000e6c:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8000e6e:	2400      	movs	r4, #0
 8000e70:	f88d 4007 	strb.w	r4, [sp, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000e74:	2218      	movs	r2, #24
 8000e76:	4621      	mov	r1, r4
 8000e78:	a802      	add	r0, sp, #8
 8000e7a:	f002 f8e7 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 8000e7e:	233f      	movs	r3, #63	@ 0x3f
 8000e80:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = 0x092;
 8000e84:	2392      	movs	r3, #146	@ 0x92
 8000e86:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 8000e8a:	f10d 0307 	add.w	r3, sp, #7
 8000e8e:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 8000e90:	2301      	movs	r3, #1
 8000e92:	9307      	str	r3, [sp, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000e94:	4621      	mov	r1, r4
 8000e96:	a802      	add	r0, sp, #8
 8000e98:	f000 fb88 	bl	80015ac <hci_send_req>
 8000e9c:	42a0      	cmp	r0, r4
 8000e9e:	db03      	blt.n	8000ea8 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000ea0:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000ea4:	b008      	add	sp, #32
 8000ea6:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 8000ea8:	20ff      	movs	r0, #255	@ 0xff
 8000eaa:	e7fb      	b.n	8000ea4 <aci_gap_configure_filter_accept_list+0x3a>

08000eac <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8000eac:	b570      	push	{r4, r5, r6, lr}
 8000eae:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8000eb0:	f10d 0607 	add.w	r6, sp, #7
 8000eb4:	2400      	movs	r4, #0
 8000eb6:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->Connection_Handle = Connection_Handle;
 8000eba:	ad02      	add	r5, sp, #8
 8000ebc:	f8ad 0008 	strh.w	r0, [sp, #8]
  index_input += 2;
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8000ec0:	f88d 100a 	strb.w	r1, [sp, #10]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000ec4:	2218      	movs	r2, #24
 8000ec6:	4621      	mov	r1, r4
 8000ec8:	a842      	add	r0, sp, #264	@ 0x108
 8000eca:	f002 f8bf 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 8000ece:	233f      	movs	r3, #63	@ 0x3f
 8000ed0:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x0a5;
 8000ed4:	23a5      	movs	r3, #165	@ 0xa5
 8000ed6:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000eda:	9544      	str	r5, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000edc:	2303      	movs	r3, #3
 8000ede:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8000ee0:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000ee6:	4621      	mov	r1, r4
 8000ee8:	a842      	add	r0, sp, #264	@ 0x108
 8000eea:	f000 fb5f 	bl	80015ac <hci_send_req>
 8000eee:	42a0      	cmp	r0, r4
 8000ef0:	db03      	blt.n	8000efa <aci_gap_numeric_comparison_value_confirm_yesno+0x4e>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000ef2:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000ef6:	b048      	add	sp, #288	@ 0x120
 8000ef8:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8000efa:	20ff      	movs	r0, #255	@ 0xff
 8000efc:	e7fb      	b.n	8000ef6 <aci_gap_numeric_comparison_value_confirm_yesno+0x4a>

08000efe <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 8000efe:	b510      	push	{r4, lr}
 8000f00:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8000f02:	2400      	movs	r4, #0
 8000f04:	f88d 4007 	strb.w	r4, [sp, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000f08:	2218      	movs	r2, #24
 8000f0a:	4621      	mov	r1, r4
 8000f0c:	a802      	add	r0, sp, #8
 8000f0e:	f002 f89d 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 8000f12:	233f      	movs	r3, #63	@ 0x3f
 8000f14:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = 0x101;
 8000f18:	f240 1301 	movw	r3, #257	@ 0x101
 8000f1c:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 8000f20:	f10d 0307 	add.w	r3, sp, #7
 8000f24:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 8000f26:	2301      	movs	r3, #1
 8000f28:	9307      	str	r3, [sp, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000f2a:	4621      	mov	r1, r4
 8000f2c:	a802      	add	r0, sp, #8
 8000f2e:	f000 fb3d 	bl	80015ac <hci_send_req>
 8000f32:	42a0      	cmp	r0, r4
 8000f34:	db03      	blt.n	8000f3e <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000f36:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000f3a:	b008      	add	sp, #32
 8000f3c:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 8000f3e:	20ff      	movs	r0, #255	@ 0xff
 8000f40:	e7fb      	b.n	8000f3a <aci_gatt_init+0x3c>

08000f42 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8000f42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f46:	b0c8      	sub	sp, #288	@ 0x120
 8000f48:	4604      	mov	r4, r0
 8000f4a:	4688      	mov	r8, r1
 8000f4c:	4617      	mov	r7, r2
 8000f4e:	461e      	mov	r6, r3
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8000f50:	2801      	cmp	r0, #1
 8000f52:	d013      	beq.n	8000f7c <aci_gatt_add_service+0x3a>
 8000f54:	2802      	cmp	r0, #2
 8000f56:	d00f      	beq.n	8000f78 <aci_gatt_add_service+0x36>
 8000f58:	2501      	movs	r5, #1
 8000f5a:	ab02      	add	r3, sp, #8
 8000f5c:	441d      	add	r5, r3
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8000f5e:	2203      	movs	r2, #3
 8000f60:	2100      	movs	r1, #0
 8000f62:	a801      	add	r0, sp, #4
 8000f64:	f002 f872 	bl	800304c <Osal_MemSet>
  int index_input = 0;
  cp0->Service_UUID_Type = Service_UUID_Type;
 8000f68:	f88d 4008 	strb.w	r4, [sp, #8]
  index_input += 1;
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8000f6c:	2c01      	cmp	r4, #1
 8000f6e:	d007      	beq.n	8000f80 <aci_gatt_add_service+0x3e>
 8000f70:	2c02      	cmp	r4, #2
 8000f72:	d132      	bne.n	8000fda <aci_gatt_add_service+0x98>
    {
      case 1: size = 2; break;
      case 2: size = 16; break;
 8000f74:	2410      	movs	r4, #16
 8000f76:	e004      	b.n	8000f82 <aci_gatt_add_service+0x40>
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8000f78:	2511      	movs	r5, #17
 8000f7a:	e7ee      	b.n	8000f5a <aci_gatt_add_service+0x18>
 8000f7c:	2503      	movs	r5, #3
 8000f7e:	e7ec      	b.n	8000f5a <aci_gatt_add_service+0x18>
    switch ( Service_UUID_Type )
 8000f80:	2402      	movs	r4, #2
      default: return BLE_STATUS_ERROR;
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8000f82:	4622      	mov	r2, r4
 8000f84:	4641      	mov	r1, r8
 8000f86:	f10d 0009 	add.w	r0, sp, #9
 8000f8a:	f002 f85b 	bl	8003044 <Osal_MemCpy>
    index_input += size;
    {
      cp1->Service_Type = Service_Type;
 8000f8e:	702f      	strb	r7, [r5, #0]
    }
    index_input += 1;
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8000f90:	706e      	strb	r6, [r5, #1]
    }
    index_input += 1;
 8000f92:	3403      	adds	r4, #3
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000f94:	2218      	movs	r2, #24
 8000f96:	2100      	movs	r1, #0
 8000f98:	a842      	add	r0, sp, #264	@ 0x108
 8000f9a:	f002 f857 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 8000f9e:	233f      	movs	r3, #63	@ 0x3f
 8000fa0:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x102;
 8000fa4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000fa8:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000fac:	ab02      	add	r3, sp, #8
 8000fae:	9344      	str	r3, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000fb0:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &resp;
 8000fb2:	ab01      	add	r3, sp, #4
 8000fb4:	9346      	str	r3, [sp, #280]	@ 0x118
  rq.rlen = sizeof(resp);
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000fba:	2100      	movs	r1, #0
 8000fbc:	a842      	add	r0, sp, #264	@ 0x108
 8000fbe:	f000 faf5 	bl	80015ac <hci_send_req>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	db0b      	blt.n	8000fde <aci_gatt_add_service+0x9c>
    return BLE_STATUS_TIMEOUT;
  if ( resp.Status )
 8000fc6:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8000fca:	b918      	cbnz	r0, 8000fd4 <aci_gatt_add_service+0x92>
    return resp.Status;
  *Service_Handle = resp.Service_Handle;
 8000fcc:	f8bd 2005 	ldrh.w	r2, [sp, #5]
 8000fd0:	9b4e      	ldr	r3, [sp, #312]	@ 0x138
 8000fd2:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
}
 8000fd4:	b048      	add	sp, #288	@ 0x120
 8000fd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch ( Service_UUID_Type )
 8000fda:	2097      	movs	r0, #151	@ 0x97
 8000fdc:	e7fa      	b.n	8000fd4 <aci_gatt_add_service+0x92>
    return BLE_STATUS_TIMEOUT;
 8000fde:	20ff      	movs	r0, #255	@ 0xff
 8000fe0:	e7f8      	b.n	8000fd4 <aci_gatt_add_service+0x92>

08000fe2 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8000fe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fe6:	b0c8      	sub	sp, #288	@ 0x120
 8000fe8:	4606      	mov	r6, r0
 8000fea:	460c      	mov	r4, r1
 8000fec:	4690      	mov	r8, r2
 8000fee:	461f      	mov	r7, r3
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8000ff0:	2901      	cmp	r1, #1
 8000ff2:	d015      	beq.n	8001020 <aci_gatt_add_char+0x3e>
 8000ff4:	2902      	cmp	r1, #2
 8000ff6:	d011      	beq.n	800101c <aci_gatt_add_char+0x3a>
 8000ff8:	2503      	movs	r5, #3
 8000ffa:	ab02      	add	r3, sp, #8
 8000ffc:	441d      	add	r5, r3
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8000ffe:	2203      	movs	r2, #3
 8001000:	2100      	movs	r1, #0
 8001002:	a801      	add	r0, sp, #4
 8001004:	f002 f822 	bl	800304c <Osal_MemSet>
  int index_input = 0;
  cp0->Service_Handle = Service_Handle;
 8001008:	f8ad 6008 	strh.w	r6, [sp, #8]
  index_input += 2;
  cp0->Char_UUID_Type = Char_UUID_Type;
 800100c:	f88d 400a 	strb.w	r4, [sp, #10]
  index_input += 1;
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 8001010:	2c01      	cmp	r4, #1
 8001012:	d007      	beq.n	8001024 <aci_gatt_add_char+0x42>
 8001014:	2c02      	cmp	r4, #2
 8001016:	d140      	bne.n	800109a <aci_gatt_add_char+0xb8>
    {
      case 1: size = 2; break;
      case 2: size = 16; break;
 8001018:	2410      	movs	r4, #16
 800101a:	e004      	b.n	8001026 <aci_gatt_add_char+0x44>
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800101c:	2513      	movs	r5, #19
 800101e:	e7ec      	b.n	8000ffa <aci_gatt_add_char+0x18>
 8001020:	2505      	movs	r5, #5
 8001022:	e7ea      	b.n	8000ffa <aci_gatt_add_char+0x18>
    switch ( Char_UUID_Type )
 8001024:	2402      	movs	r4, #2
      default: return BLE_STATUS_ERROR;
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8001026:	4622      	mov	r2, r4
 8001028:	4641      	mov	r1, r8
 800102a:	f10d 000b 	add.w	r0, sp, #11
 800102e:	f002 f809 	bl	8003044 <Osal_MemCpy>
    index_input += size;
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8001032:	802f      	strh	r7, [r5, #0]
    }
    index_input += 2;
    {
      cp1->Char_Properties = Char_Properties;
 8001034:	f89d 3138 	ldrb.w	r3, [sp, #312]	@ 0x138
 8001038:	70ab      	strb	r3, [r5, #2]
    }
    index_input += 1;
    {
      cp1->Security_Permissions = Security_Permissions;
 800103a:	f89d 313c 	ldrb.w	r3, [sp, #316]	@ 0x13c
 800103e:	70eb      	strb	r3, [r5, #3]
    }
    index_input += 1;
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8001040:	f89d 3140 	ldrb.w	r3, [sp, #320]	@ 0x140
 8001044:	712b      	strb	r3, [r5, #4]
    }
    index_input += 1;
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8001046:	f89d 3144 	ldrb.w	r3, [sp, #324]	@ 0x144
 800104a:	716b      	strb	r3, [r5, #5]
    }
    index_input += 1;
    {
      cp1->Is_Variable = Is_Variable;
 800104c:	f89d 3148 	ldrb.w	r3, [sp, #328]	@ 0x148
 8001050:	71ab      	strb	r3, [r5, #6]
    }
    index_input += 1;
 8001052:	340a      	adds	r4, #10
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8001054:	2218      	movs	r2, #24
 8001056:	2100      	movs	r1, #0
 8001058:	a842      	add	r0, sp, #264	@ 0x108
 800105a:	f001 fff7 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 800105e:	233f      	movs	r3, #63	@ 0x3f
 8001060:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x104;
 8001064:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001068:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 800106c:	ab02      	add	r3, sp, #8
 800106e:	9344      	str	r3, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8001070:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &resp;
 8001072:	ab01      	add	r3, sp, #4
 8001074:	9346      	str	r3, [sp, #280]	@ 0x118
  rq.rlen = sizeof(resp);
 8001076:	2303      	movs	r3, #3
 8001078:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800107a:	2100      	movs	r1, #0
 800107c:	a842      	add	r0, sp, #264	@ 0x108
 800107e:	f000 fa95 	bl	80015ac <hci_send_req>
 8001082:	2800      	cmp	r0, #0
 8001084:	db0b      	blt.n	800109e <aci_gatt_add_char+0xbc>
    return BLE_STATUS_TIMEOUT;
  if ( resp.Status )
 8001086:	f89d 0004 	ldrb.w	r0, [sp, #4]
 800108a:	b918      	cbnz	r0, 8001094 <aci_gatt_add_char+0xb2>
    return resp.Status;
  *Char_Handle = resp.Char_Handle;
 800108c:	f8bd 2005 	ldrh.w	r2, [sp, #5]
 8001090:	9b53      	ldr	r3, [sp, #332]	@ 0x14c
 8001092:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
}
 8001094:	b048      	add	sp, #288	@ 0x120
 8001096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch ( Char_UUID_Type )
 800109a:	2097      	movs	r0, #151	@ 0x97
 800109c:	e7fa      	b.n	8001094 <aci_gatt_add_char+0xb2>
    return BLE_STATUS_TIMEOUT;
 800109e:	20ff      	movs	r0, #255	@ 0xff
 80010a0:	e7f8      	b.n	8001094 <aci_gatt_add_char+0xb2>

080010a2 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 80010a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010a4:	b0c9      	sub	sp, #292	@ 0x124
 80010a6:	461c      	mov	r4, r3
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 80010a8:	f10d 0707 	add.w	r7, sp, #7
 80010ac:	2600      	movs	r6, #0
 80010ae:	f88d 6007 	strb.w	r6, [sp, #7]
  int index_input = 0;
  cp0->Service_Handle = Service_Handle;
 80010b2:	ad02      	add	r5, sp, #8
 80010b4:	f8ad 0008 	strh.w	r0, [sp, #8]
  index_input += 2;
  cp0->Char_Handle = Char_Handle;
 80010b8:	f8ad 100a 	strh.w	r1, [sp, #10]
  index_input += 2;
  cp0->Val_Offset = Val_Offset;
 80010bc:	f88d 200c 	strb.w	r2, [sp, #12]
  index_input += 1;
  cp0->Char_Value_Length = Char_Value_Length;
 80010c0:	f88d 300d 	strb.w	r3, [sp, #13]
  index_input += 1;
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 80010c4:	461a      	mov	r2, r3
 80010c6:	994e      	ldr	r1, [sp, #312]	@ 0x138
 80010c8:	f10d 000e 	add.w	r0, sp, #14
 80010cc:	f001 ffba 	bl	8003044 <Osal_MemCpy>
  index_input += Char_Value_Length;
 80010d0:	3406      	adds	r4, #6
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80010d2:	2218      	movs	r2, #24
 80010d4:	4631      	mov	r1, r6
 80010d6:	a842      	add	r0, sp, #264	@ 0x108
 80010d8:	f001 ffb8 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 80010dc:	233f      	movs	r3, #63	@ 0x3f
 80010de:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x106;
 80010e2:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80010e6:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 80010ea:	9544      	str	r5, [sp, #272]	@ 0x110
  rq.clen = index_input;
 80010ec:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &status;
 80010ee:	9746      	str	r7, [sp, #280]	@ 0x118
  rq.rlen = 1;
 80010f0:	2301      	movs	r3, #1
 80010f2:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 80010f4:	4631      	mov	r1, r6
 80010f6:	a842      	add	r0, sp, #264	@ 0x108
 80010f8:	f000 fa58 	bl	80015ac <hci_send_req>
 80010fc:	42b0      	cmp	r0, r6
 80010fe:	db03      	blt.n	8001108 <aci_gatt_update_char_value+0x66>
    return BLE_STATUS_TIMEOUT;
  return status;
 8001100:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001104:	b049      	add	sp, #292	@ 0x124
 8001106:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_TIMEOUT;
 8001108:	20ff      	movs	r0, #255	@ 0xff
 800110a:	e7fb      	b.n	8001104 <aci_gatt_update_char_value+0x62>

0800110c <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 800110c:	b570      	push	{r4, r5, r6, lr}
 800110e:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8001110:	f10d 0507 	add.w	r5, sp, #7
 8001114:	2400      	movs	r4, #0
 8001116:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->Connection_Handle = Connection_Handle;
 800111a:	ae02      	add	r6, sp, #8
 800111c:	f8ad 0008 	strh.w	r0, [sp, #8]
  index_input += 2;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8001120:	2218      	movs	r2, #24
 8001122:	4621      	mov	r1, r4
 8001124:	a842      	add	r0, sp, #264	@ 0x108
 8001126:	f001 ff91 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 800112a:	233f      	movs	r3, #63	@ 0x3f
 800112c:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x125;
 8001130:	f240 1325 	movw	r3, #293	@ 0x125
 8001134:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8001138:	9644      	str	r6, [sp, #272]	@ 0x110
  rq.clen = index_input;
 800113a:	2302      	movs	r3, #2
 800113c:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 800113e:	9546      	str	r5, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8001140:	2301      	movs	r3, #1
 8001142:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001144:	4621      	mov	r1, r4
 8001146:	a842      	add	r0, sp, #264	@ 0x108
 8001148:	f000 fa30 	bl	80015ac <hci_send_req>
 800114c:	42a0      	cmp	r0, r4
 800114e:	db03      	blt.n	8001158 <aci_gatt_confirm_indication+0x4c>
    return BLE_STATUS_TIMEOUT;
  return status;
 8001150:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001154:	b048      	add	sp, #288	@ 0x120
 8001156:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8001158:	20ff      	movs	r0, #255	@ 0xff
 800115a:	e7fb      	b.n	8001154 <aci_gatt_confirm_indication+0x48>

0800115c <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800115c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800115e:	b0c9      	sub	sp, #292	@ 0x124
 8001160:	460c      	mov	r4, r1
 8001162:	4611      	mov	r1, r2
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8001164:	f10d 0707 	add.w	r7, sp, #7
 8001168:	2500      	movs	r5, #0
 800116a:	f88d 5007 	strb.w	r5, [sp, #7]
  int index_input = 0;
  cp0->Offset = Offset;
 800116e:	ae02      	add	r6, sp, #8
 8001170:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  cp0->Length = Length;
 8001174:	f88d 4009 	strb.w	r4, [sp, #9]
  index_input += 1;
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8001178:	4622      	mov	r2, r4
 800117a:	f10d 000a 	add.w	r0, sp, #10
 800117e:	f001 ff61 	bl	8003044 <Osal_MemCpy>
  index_input += Length;
 8001182:	3402      	adds	r4, #2
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8001184:	2218      	movs	r2, #24
 8001186:	4629      	mov	r1, r5
 8001188:	a842      	add	r0, sp, #264	@ 0x108
 800118a:	f001 ff5f 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 800118e:	233f      	movs	r3, #63	@ 0x3f
 8001190:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x00c;
 8001194:	230c      	movs	r3, #12
 8001196:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 800119a:	9644      	str	r6, [sp, #272]	@ 0x110
  rq.clen = index_input;
 800119c:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &status;
 800119e:	9746      	str	r7, [sp, #280]	@ 0x118
  rq.rlen = 1;
 80011a0:	2301      	movs	r3, #1
 80011a2:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 80011a4:	4629      	mov	r1, r5
 80011a6:	a842      	add	r0, sp, #264	@ 0x108
 80011a8:	f000 fa00 	bl	80015ac <hci_send_req>
 80011ac:	42a8      	cmp	r0, r5
 80011ae:	db03      	blt.n	80011b8 <aci_hal_write_config_data+0x5c>
    return BLE_STATUS_TIMEOUT;
  return status;
 80011b0:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80011b4:	b049      	add	sp, #292	@ 0x124
 80011b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_TIMEOUT;
 80011b8:	20ff      	movs	r0, #255	@ 0xff
 80011ba:	e7fb      	b.n	80011b4 <aci_hal_write_config_data+0x58>

080011bc <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 80011bc:	b570      	push	{r4, r5, r6, lr}
 80011be:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 80011c0:	f10d 0607 	add.w	r6, sp, #7
 80011c4:	2400      	movs	r4, #0
 80011c6:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->En_High_Power = En_High_Power;
 80011ca:	ad02      	add	r5, sp, #8
 80011cc:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  cp0->PA_Level = PA_Level;
 80011d0:	f88d 1009 	strb.w	r1, [sp, #9]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80011d4:	2218      	movs	r2, #24
 80011d6:	4621      	mov	r1, r4
 80011d8:	a842      	add	r0, sp, #264	@ 0x108
 80011da:	f001 ff37 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 80011de:	233f      	movs	r3, #63	@ 0x3f
 80011e0:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x00f;
 80011e4:	230f      	movs	r3, #15
 80011e6:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 80011ea:	9544      	str	r5, [sp, #272]	@ 0x110
  rq.clen = index_input;
 80011ec:	2302      	movs	r3, #2
 80011ee:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 80011f0:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 80011f2:	2301      	movs	r3, #1
 80011f4:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 80011f6:	4621      	mov	r1, r4
 80011f8:	a842      	add	r0, sp, #264	@ 0x108
 80011fa:	f000 f9d7 	bl	80015ac <hci_send_req>
 80011fe:	42a0      	cmp	r0, r4
 8001200:	db03      	blt.n	800120a <aci_hal_set_tx_power_level+0x4e>
    return BLE_STATUS_TIMEOUT;
  return status;
 8001202:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001206:	b048      	add	sp, #288	@ 0x120
 8001208:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 800120a:	20ff      	movs	r0, #255	@ 0xff
 800120c:	e7fb      	b.n	8001206 <aci_hal_set_tx_power_level+0x4a>

0800120e <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 800120e:	b570      	push	{r4, r5, r6, lr}
 8001210:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8001212:	f10d 0507 	add.w	r5, sp, #7
 8001216:	2400      	movs	r4, #0
 8001218:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 800121c:	ae02      	add	r6, sp, #8
 800121e:	f8ad 0008 	strh.w	r0, [sp, #8]
  index_input += 2;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8001222:	2218      	movs	r2, #24
 8001224:	4621      	mov	r1, r4
 8001226:	a842      	add	r0, sp, #264	@ 0x108
 8001228:	f001 ff10 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x3f;
 800122c:	233f      	movs	r3, #63	@ 0x3f
 800122e:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x018;
 8001232:	2318      	movs	r3, #24
 8001234:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8001238:	9644      	str	r6, [sp, #272]	@ 0x110
  rq.clen = index_input;
 800123a:	2302      	movs	r3, #2
 800123c:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 800123e:	9546      	str	r5, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8001240:	2301      	movs	r3, #1
 8001242:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001244:	4621      	mov	r1, r4
 8001246:	a842      	add	r0, sp, #264	@ 0x108
 8001248:	f000 f9b0 	bl	80015ac <hci_send_req>
 800124c:	42a0      	cmp	r0, r4
 800124e:	db03      	blt.n	8001258 <aci_hal_set_radio_activity_mask+0x4a>
    return BLE_STATUS_TIMEOUT;
  return status;
 8001250:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001254:	b048      	add	sp, #288	@ 0x120
 8001256:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8001258:	20ff      	movs	r0, #255	@ 0xff
 800125a:	e7fb      	b.n	8001254 <aci_hal_set_radio_activity_mask+0x46>

0800125c <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800125c:	b510      	push	{r4, lr}
 800125e:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8001260:	2400      	movs	r4, #0
 8001262:	f88d 4007 	strb.w	r4, [sp, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8001266:	2218      	movs	r2, #24
 8001268:	4621      	mov	r1, r4
 800126a:	a802      	add	r0, sp, #8
 800126c:	f001 feee 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x03;
 8001270:	2303      	movs	r3, #3
 8001272:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = 0x003;
 8001276:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 800127a:	f10d 0307 	add.w	r3, sp, #7
 800127e:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 8001280:	2301      	movs	r3, #1
 8001282:	9307      	str	r3, [sp, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001284:	4621      	mov	r1, r4
 8001286:	a802      	add	r0, sp, #8
 8001288:	f000 f990 	bl	80015ac <hci_send_req>
 800128c:	42a0      	cmp	r0, r4
 800128e:	db03      	blt.n	8001298 <hci_reset+0x3c>
    return BLE_STATUS_TIMEOUT;
  return status;
 8001290:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001294:	b008      	add	sp, #32
 8001296:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 8001298:	20ff      	movs	r0, #255	@ 0xff
 800129a:	e7fb      	b.n	8001294 <hci_reset+0x38>

0800129c <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800129c:	b570      	push	{r4, r5, r6, lr}
 800129e:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 80012a0:	f10d 0607 	add.w	r6, sp, #7
 80012a4:	2500      	movs	r5, #0
 80012a6:	f88d 5007 	strb.w	r5, [sp, #7]
  int index_input = 0;
  cp0->ALL_PHYS = ALL_PHYS;
 80012aa:	ac02      	add	r4, sp, #8
 80012ac:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  cp0->TX_PHYS = TX_PHYS;
 80012b0:	f88d 1009 	strb.w	r1, [sp, #9]
  index_input += 1;
  cp0->RX_PHYS = RX_PHYS;
 80012b4:	f88d 200a 	strb.w	r2, [sp, #10]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80012b8:	2218      	movs	r2, #24
 80012ba:	4629      	mov	r1, r5
 80012bc:	a842      	add	r0, sp, #264	@ 0x108
 80012be:	f001 fec5 	bl	800304c <Osal_MemSet>
  rq.ogf = 0x08;
 80012c2:	2308      	movs	r3, #8
 80012c4:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x031;
 80012c8:	2331      	movs	r3, #49	@ 0x31
 80012ca:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 80012ce:	9444      	str	r4, [sp, #272]	@ 0x110
  rq.clen = index_input;
 80012d0:	2303      	movs	r3, #3
 80012d2:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 80012d4:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 80012d6:	2301      	movs	r3, #1
 80012d8:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 80012da:	4629      	mov	r1, r5
 80012dc:	a842      	add	r0, sp, #264	@ 0x108
 80012de:	f000 f965 	bl	80015ac <hci_send_req>
 80012e2:	42a8      	cmp	r0, r5
 80012e4:	db03      	blt.n	80012ee <hci_le_set_default_phy+0x52>
    return BLE_STATUS_TIMEOUT;
  return status;
 80012e6:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80012ea:	b048      	add	sp, #288	@ 0x120
 80012ec:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 80012ee:	20ff      	movs	r0, #255	@ 0xff
 80012f0:	e7fb      	b.n	80012ea <hci_le_set_default_phy+0x4e>

080012f2 <Custom_STM_App_Notification>:
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
}
 80012f2:	4770      	bx	lr

080012f4 <Custom_APP_Notification>:
  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
}
 80012f4:	4770      	bx	lr

080012f6 <Custom_APP_Init>:
{
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
}
 80012f6:	4770      	bx	lr

080012f8 <Custom_STM_Event_Handler>:
  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);

  switch (event_pckt->evt)
 80012f8:	7843      	ldrb	r3, [r0, #1]
 80012fa:	2bff      	cmp	r3, #255	@ 0xff
 80012fc:	d001      	beq.n	8001302 <Custom_STM_Event_Handler+0xa>
  return_value = SVCCTL_EvtNotAck;
 80012fe:	2000      	movs	r0, #0
 8001300:	4770      	bx	lr
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
      switch (blecore_evt->ecode)
 8001302:	f8b0 3003 	ldrh.w	r3, [r0, #3]
 8001306:	f640 4213 	movw	r2, #3091	@ 0xc13
 800130a:	4293      	cmp	r3, r2
 800130c:	d010      	beq.n	8001330 <Custom_STM_Event_Handler+0x38>
 800130e:	f640 421b 	movw	r2, #3099	@ 0xc1b
 8001312:	4293      	cmp	r3, r2
 8001314:	d015      	beq.n	8001342 <Custom_STM_Event_Handler+0x4a>
 8001316:	f640 4201 	movw	r2, #3073	@ 0xc01
 800131a:	4293      	cmp	r3, r2
 800131c:	d121      	bne.n	8001362 <Custom_STM_Event_Handler+0x6a>
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
          if (attribute_modified->Attr_Handle == (CustomContext.CustomCharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800131e:	f8b0 2007 	ldrh.w	r2, [r0, #7]
 8001322:	4b13      	ldr	r3, [pc, #76]	@ (8001370 <Custom_STM_Event_Handler+0x78>)
 8001324:	885b      	ldrh	r3, [r3, #2]
 8001326:	3301      	adds	r3, #1
 8001328:	429a      	cmp	r2, r3
 800132a:	d01c      	beq.n	8001366 <Custom_STM_Event_Handler+0x6e>
  return_value = SVCCTL_EvtNotAck;
 800132c:	2000      	movs	r0, #0
 800132e:	4770      	bx	lr
        case ACI_GATT_WRITE_PERMIT_REQ_VSEVT_CODE:
          /* USER CODE BEGIN EVT_BLUE_GATT_WRITE_PERMIT_REQ_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_WRITE_PERMIT_REQ_BEGIN */
          write_perm_req = (aci_gatt_write_permit_req_event_rp0*)blecore_evt->data;
          if (write_perm_req->Attribute_Handle == (CustomContext.CustomCharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 8001330:	f8b0 2007 	ldrh.w	r2, [r0, #7]
 8001334:	4b0e      	ldr	r3, [pc, #56]	@ (8001370 <Custom_STM_Event_Handler+0x78>)
 8001336:	885b      	ldrh	r3, [r3, #2]
 8001338:	3301      	adds	r3, #1
 800133a:	429a      	cmp	r2, r3
 800133c:	d015      	beq.n	800136a <Custom_STM_Event_Handler+0x72>
  return_value = SVCCTL_EvtNotAck;
 800133e:	2000      	movs	r0, #0
 8001340:	4770      	bx	lr
{
 8001342:	b500      	push	{lr}
 8001344:	b087      	sub	sp, #28
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 8001346:	2301      	movs	r3, #1
 8001348:	f88d 3004 	strb.w	r3, [sp, #4]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 800134c:	f8b0 3005 	ldrh.w	r3, [r0, #5]
 8001350:	f8ad 3014 	strh.w	r3, [sp, #20]
          Custom_STM_App_Notification(&Notification);
 8001354:	a801      	add	r0, sp, #4
 8001356:	f7ff ffcc 	bl	80012f2 <Custom_STM_App_Notification>
  return_value = SVCCTL_EvtNotAck;
 800135a:	2000      	movs	r0, #0
  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
}/* end Custom_STM_Event_Handler */
 800135c:	b007      	add	sp, #28
 800135e:	f85d fb04 	ldr.w	pc, [sp], #4
      switch (blecore_evt->ecode)
 8001362:	2000      	movs	r0, #0
 8001364:	4770      	bx	lr
            return_value = SVCCTL_EvtAckFlowEnable;
 8001366:	2001      	movs	r0, #1
 8001368:	4770      	bx	lr
            return_value = SVCCTL_EvtAckFlowEnable;
 800136a:	2001      	movs	r0, #1
}/* end Custom_STM_Event_Handler */
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	200002c0 	.word	0x200002c0

08001374 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 8001374:	b530      	push	{r4, r5, lr}
 8001376:	b08b      	sub	sp, #44	@ 0x2c
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 8001378:	483a      	ldr	r0, [pc, #232]	@ (8001464 <SVCCTL_InitCustomSvc+0xf0>)
 800137a:	f007 fc6b 	bl	8008c54 <SVCCTL_RegisterSvcHandler>
  /* USER CODE BEGIN SVCCTL_InitService1 */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService1 */

  COPY_LINEASERVICE_UUID(uuid.Char_UUID_128);
 800137e:	238f      	movs	r3, #143	@ 0x8f
 8001380:	f88d 3018 	strb.w	r3, [sp, #24]
 8001384:	23e5      	movs	r3, #229	@ 0xe5
 8001386:	f88d 3019 	strb.w	r3, [sp, #25]
 800138a:	23b3      	movs	r3, #179	@ 0xb3
 800138c:	f88d 301a 	strb.w	r3, [sp, #26]
 8001390:	23d5      	movs	r3, #213	@ 0xd5
 8001392:	f88d 301b 	strb.w	r3, [sp, #27]
 8001396:	232e      	movs	r3, #46	@ 0x2e
 8001398:	f88d 301c 	strb.w	r3, [sp, #28]
 800139c:	237f      	movs	r3, #127	@ 0x7f
 800139e:	f88d 301d 	strb.w	r3, [sp, #29]
 80013a2:	234a      	movs	r3, #74	@ 0x4a
 80013a4:	f88d 301e 	strb.w	r3, [sp, #30]
 80013a8:	2398      	movs	r3, #152	@ 0x98
 80013aa:	f88d 301f 	strb.w	r3, [sp, #31]
 80013ae:	232a      	movs	r3, #42	@ 0x2a
 80013b0:	f88d 3020 	strb.w	r3, [sp, #32]
 80013b4:	2348      	movs	r3, #72	@ 0x48
 80013b6:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21
 80013ba:	237a      	movs	r3, #122	@ 0x7a
 80013bc:	f88d 3022 	strb.w	r3, [sp, #34]	@ 0x22
 80013c0:	23cc      	movs	r3, #204	@ 0xcc
 80013c2:	f88d 3023 	strb.w	r3, [sp, #35]	@ 0x23
 80013c6:	2400      	movs	r4, #0
 80013c8:	f88d 4024 	strb.w	r4, [sp, #36]	@ 0x24
 80013cc:	f88d 4025 	strb.w	r4, [sp, #37]	@ 0x25
 80013d0:	f88d 4026 	strb.w	r4, [sp, #38]	@ 0x26
 80013d4:	f88d 4027 	strb.w	r4, [sp, #39]	@ 0x27
  ret = aci_gatt_add_service(UUID_TYPE_128,
 80013d8:	4d23      	ldr	r5, [pc, #140]	@ (8001468 <SVCCTL_InitCustomSvc+0xf4>)
 80013da:	9500      	str	r5, [sp, #0]
 80013dc:	2303      	movs	r3, #3
 80013de:	2201      	movs	r2, #1
 80013e0:	a906      	add	r1, sp, #24
 80013e2:	2002      	movs	r0, #2
 80013e4:	f7ff fdad 	bl	8000f42 <aci_gatt_add_service>
  }

  /**
   *  charWrite
   */
  COPY_CHARWRITE_UUID(uuid.Char_UUID_128);
 80013e8:	2319      	movs	r3, #25
 80013ea:	f88d 3018 	strb.w	r3, [sp, #24]
 80013ee:	23ed      	movs	r3, #237	@ 0xed
 80013f0:	f88d 3019 	strb.w	r3, [sp, #25]
 80013f4:	2282      	movs	r2, #130	@ 0x82
 80013f6:	f88d 201a 	strb.w	r2, [sp, #26]
 80013fa:	22ae      	movs	r2, #174	@ 0xae
 80013fc:	f88d 201b 	strb.w	r2, [sp, #27]
 8001400:	f88d 301c 	strb.w	r3, [sp, #28]
 8001404:	2321      	movs	r3, #33	@ 0x21
 8001406:	f88d 301d 	strb.w	r3, [sp, #29]
 800140a:	234c      	movs	r3, #76	@ 0x4c
 800140c:	f88d 301e 	strb.w	r3, [sp, #30]
 8001410:	239d      	movs	r3, #157	@ 0x9d
 8001412:	f88d 301f 	strb.w	r3, [sp, #31]
 8001416:	2341      	movs	r3, #65	@ 0x41
 8001418:	f88d 3020 	strb.w	r3, [sp, #32]
 800141c:	2345      	movs	r3, #69	@ 0x45
 800141e:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21
 8001422:	2322      	movs	r3, #34	@ 0x22
 8001424:	f88d 3022 	strb.w	r3, [sp, #34]	@ 0x22
 8001428:	238e      	movs	r3, #142	@ 0x8e
 800142a:	f88d 3023 	strb.w	r3, [sp, #35]	@ 0x23
 800142e:	f88d 4024 	strb.w	r4, [sp, #36]	@ 0x24
 8001432:	f88d 4025 	strb.w	r4, [sp, #37]	@ 0x25
 8001436:	f88d 4026 	strb.w	r4, [sp, #38]	@ 0x26
 800143a:	f88d 4027 	strb.w	r4, [sp, #39]	@ 0x27
  ret = aci_gatt_add_char(CustomContext.CustomLinsrvHdle,
 800143e:	f835 0b02 	ldrh.w	r0, [r5], #2
 8001442:	9505      	str	r5, [sp, #20]
 8001444:	9404      	str	r4, [sp, #16]
 8001446:	2310      	movs	r3, #16
 8001448:	9303      	str	r3, [sp, #12]
 800144a:	2307      	movs	r3, #7
 800144c:	9302      	str	r3, [sp, #8]
 800144e:	9401      	str	r4, [sp, #4]
 8001450:	2308      	movs	r3, #8
 8001452:	9300      	str	r3, [sp, #0]
 8001454:	4b05      	ldr	r3, [pc, #20]	@ (800146c <SVCCTL_InitCustomSvc+0xf8>)
 8001456:	881b      	ldrh	r3, [r3, #0]
 8001458:	aa06      	add	r2, sp, #24
 800145a:	2102      	movs	r1, #2
 800145c:	f7ff fdc1 	bl	8000fe2 <aci_gatt_add_char>
  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
}
 8001460:	b00b      	add	sp, #44	@ 0x2c
 8001462:	bd30      	pop	{r4, r5, pc}
 8001464:	080012f9 	.word	0x080012f9
 8001468:	200002c0 	.word	0x200002c0
 800146c:	20000010 	.word	0x20000010

08001470 <NotifyCmdStatus>:

  return;
}

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8001470:	b508      	push	{r3, lr}
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8001472:	b920      	cbnz	r0, 800147e <NotifyCmdStatus+0xe>
  {
    if(StatusNotCallBackFunction != 0)
 8001474:	4b05      	ldr	r3, [pc, #20]	@ (800148c <NotifyCmdStatus+0x1c>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	b103      	cbz	r3, 800147c <NotifyCmdStatus+0xc>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800147a:	4798      	blx	r3
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
}
 800147c:	bd08      	pop	{r3, pc}
    if(StatusNotCallBackFunction != 0)
 800147e:	4b03      	ldr	r3, [pc, #12]	@ (800148c <NotifyCmdStatus+0x1c>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d0fa      	beq.n	800147c <NotifyCmdStatus+0xc>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8001486:	2001      	movs	r0, #1
 8001488:	4798      	blx	r3
  return;
 800148a:	e7f7      	b.n	800147c <NotifyCmdStatus+0xc>
 800148c:	200002c8 	.word	0x200002c8

08001490 <TlInit>:
{
 8001490:	b510      	push	{r4, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	4604      	mov	r4, r0
  LST_init_head (&HciCmdEventQueue);
 8001496:	480a      	ldr	r0, [pc, #40]	@ (80014c0 <TlInit+0x30>)
 8001498:	f007 fb58 	bl	8008b4c <LST_init_head>
  pCmdBuffer = p_cmdbuffer;
 800149c:	4b09      	ldr	r3, [pc, #36]	@ (80014c4 <TlInit+0x34>)
 800149e:	601c      	str	r4, [r3, #0]
  LST_init_head (&HciAsynchEventQueue);
 80014a0:	4809      	ldr	r0, [pc, #36]	@ (80014c8 <TlInit+0x38>)
 80014a2:	f007 fb53 	bl	8008b4c <LST_init_head>
  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 80014a6:	4b09      	ldr	r3, [pc, #36]	@ (80014cc <TlInit+0x3c>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	701a      	strb	r2, [r3, #0]
  if (hciContext.io.Init)
 80014ac:	4b08      	ldr	r3, [pc, #32]	@ (80014d0 <TlInit+0x40>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	b123      	cbz	r3, 80014bc <TlInit+0x2c>
    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 80014b2:	9402      	str	r4, [sp, #8]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 80014b4:	4a07      	ldr	r2, [pc, #28]	@ (80014d4 <TlInit+0x44>)
 80014b6:	9200      	str	r2, [sp, #0]
    hciContext.io.Init(&Conf);
 80014b8:	4668      	mov	r0, sp
 80014ba:	4798      	blx	r3
}
 80014bc:	b004      	add	sp, #16
 80014be:	bd10      	pop	{r4, pc}
 80014c0:	200002cc 	.word	0x200002cc
 80014c4:	200001cc 	.word	0x200001cc
 80014c8:	200001d0 	.word	0x200001d0
 80014cc:	200001c8 	.word	0x200001c8
 80014d0:	200002d4 	.word	0x200002d4
 80014d4:	08001659 	.word	0x08001659

080014d8 <SendCmd>:
{
 80014d8:	b510      	push	{r4, lr}
 80014da:	460b      	mov	r3, r1
 80014dc:	4611      	mov	r1, r2
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 80014de:	4a08      	ldr	r2, [pc, #32]	@ (8001500 <SendCmd+0x28>)
 80014e0:	6814      	ldr	r4, [r2, #0]
 80014e2:	f8a4 0009 	strh.w	r0, [r4, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 80014e6:	72e3      	strb	r3, [r4, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 80014e8:	461a      	mov	r2, r3
 80014ea:	f104 000c 	add.w	r0, r4, #12
 80014ee:	f009 f91c 	bl	800a72a <memcpy>
  hciContext.io.Send(0,0);
 80014f2:	4b04      	ldr	r3, [pc, #16]	@ (8001504 <SendCmd+0x2c>)
 80014f4:	691b      	ldr	r3, [r3, #16]
 80014f6:	2100      	movs	r1, #0
 80014f8:	4608      	mov	r0, r1
 80014fa:	4798      	blx	r3
}
 80014fc:	bd10      	pop	{r4, pc}
 80014fe:	bf00      	nop
 8001500:	200001cc 	.word	0x200001cc
 8001504:	200002d4 	.word	0x200002d4

08001508 <hci_init>:
{
 8001508:	b510      	push	{r4, lr}
 800150a:	460c      	mov	r4, r1
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800150c:	684a      	ldr	r2, [r1, #4]
 800150e:	4b05      	ldr	r3, [pc, #20]	@ (8001524 <hci_init+0x1c>)
 8001510:	601a      	str	r2, [r3, #0]
  hciContext.UserEvtRx = UserEvtRx;
 8001512:	4b05      	ldr	r3, [pc, #20]	@ (8001528 <hci_init+0x20>)
 8001514:	61d8      	str	r0, [r3, #28]
  hci_register_io_bus (&hciContext.io);
 8001516:	4618      	mov	r0, r3
 8001518:	f000 f8b8 	bl	800168c <hci_register_io_bus>
  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800151c:	6820      	ldr	r0, [r4, #0]
 800151e:	f7ff ffb7 	bl	8001490 <TlInit>
}
 8001522:	bd10      	pop	{r4, pc}
 8001524:	200002c8 	.word	0x200002c8
 8001528:	200002d4 	.word	0x200002d4

0800152c <hci_user_evt_proc>:
{
 800152c:	b500      	push	{lr}
 800152e:	b085      	sub	sp, #20
  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8001530:	481b      	ldr	r0, [pc, #108]	@ (80015a0 <hci_user_evt_proc+0x74>)
 8001532:	f007 fb0e 	bl	8008b52 <LST_is_empty>
 8001536:	b910      	cbnz	r0, 800153e <hci_user_evt_proc+0x12>
 8001538:	4b1a      	ldr	r3, [pc, #104]	@ (80015a4 <hci_user_evt_proc+0x78>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	b94b      	cbnz	r3, 8001552 <hci_user_evt_proc+0x26>
  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800153e:	4818      	ldr	r0, [pc, #96]	@ (80015a0 <hci_user_evt_proc+0x74>)
 8001540:	f007 fb07 	bl	8008b52 <LST_is_empty>
 8001544:	b910      	cbnz	r0, 800154c <hci_user_evt_proc+0x20>
 8001546:	4b17      	ldr	r3, [pc, #92]	@ (80015a4 <hci_user_evt_proc+0x78>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	bb23      	cbnz	r3, 8001596 <hci_user_evt_proc+0x6a>
}
 800154c:	b005      	add	sp, #20
 800154e:	f85d fb04 	ldr.w	pc, [sp], #4
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8001552:	a903      	add	r1, sp, #12
 8001554:	4812      	ldr	r0, [pc, #72]	@ (80015a0 <hci_user_evt_proc+0x74>)
 8001556:	f007 fb2c 	bl	8008bb2 <LST_remove_head>
    if (hciContext.UserEvtRx != NULL)
 800155a:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <hci_user_evt_proc+0x7c>)
 800155c:	69db      	ldr	r3, [r3, #28]
 800155e:	b18b      	cbz	r3, 8001584 <hci_user_evt_proc+0x58>
      UserEvtRxParam.pckt = phcievtbuffer;
 8001560:	9a03      	ldr	r2, [sp, #12]
 8001562:	9202      	str	r2, [sp, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 8001564:	2201      	movs	r2, #1
 8001566:	f88d 2004 	strb.w	r2, [sp, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800156a:	a801      	add	r0, sp, #4
 800156c:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800156e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8001572:	4b0c      	ldr	r3, [pc, #48]	@ (80015a4 <hci_user_evt_proc+0x78>)
 8001574:	701a      	strb	r2, [r3, #0]
    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 8001576:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <hci_user_evt_proc+0x78>)
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	b13b      	cbz	r3, 800158c <hci_user_evt_proc+0x60>
      TL_MM_EvtDone( phcievtbuffer );
 800157c:	9803      	ldr	r0, [sp, #12]
 800157e:	f007 fd33 	bl	8008fe8 <TL_MM_EvtDone>
 8001582:	e7dc      	b.n	800153e <hci_user_evt_proc+0x12>
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8001584:	4b07      	ldr	r3, [pc, #28]	@ (80015a4 <hci_user_evt_proc+0x78>)
 8001586:	2201      	movs	r2, #1
 8001588:	701a      	strb	r2, [r3, #0]
 800158a:	e7f4      	b.n	8001576 <hci_user_evt_proc+0x4a>
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800158c:	9903      	ldr	r1, [sp, #12]
 800158e:	4804      	ldr	r0, [pc, #16]	@ (80015a0 <hci_user_evt_proc+0x74>)
 8001590:	f007 faeb 	bl	8008b6a <LST_insert_head>
 8001594:	e7d3      	b.n	800153e <hci_user_evt_proc+0x12>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8001596:	4802      	ldr	r0, [pc, #8]	@ (80015a0 <hci_user_evt_proc+0x74>)
 8001598:	f7ff f9da 	bl	8000950 <hci_notify_asynch_evt>
  return;
 800159c:	e7d6      	b.n	800154c <hci_user_evt_proc+0x20>
 800159e:	bf00      	nop
 80015a0:	200001d0 	.word	0x200001d0
 80015a4:	200001c8 	.word	0x200001c8
 80015a8:	200002d4 	.word	0x200002d4

080015ac <hci_send_req>:
{
 80015ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ae:	b083      	sub	sp, #12
 80015b0:	4607      	mov	r7, r0
  NotifyCmdStatus(HCI_TL_CmdBusy);
 80015b2:	2000      	movs	r0, #0
 80015b4:	f7ff ff5c 	bl	8001470 <NotifyCmdStatus>
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 80015b8:	887d      	ldrh	r5, [r7, #2]
 80015ba:	883b      	ldrh	r3, [r7, #0]
 80015bc:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80015c0:	ea45 2583 	orr.w	r5, r5, r3, lsl #10
 80015c4:	b2ad      	uxth	r5, r5
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 80015c6:	4b22      	ldr	r3, [pc, #136]	@ (8001650 <hci_send_req+0xa4>)
 80015c8:	2201      	movs	r2, #1
 80015ca:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 80015cc:	68ba      	ldr	r2, [r7, #8]
 80015ce:	7b39      	ldrb	r1, [r7, #12]
 80015d0:	4628      	mov	r0, r5
 80015d2:	f7ff ff81 	bl	80014d8 <SendCmd>
  local_cmd_status = HCI_TL_CmdBusy;
 80015d6:	2600      	movs	r6, #0
  while(local_cmd_status == HCI_TL_CmdBusy)
 80015d8:	2e00      	cmp	r6, #0
 80015da:	d133      	bne.n	8001644 <hci_send_req+0x98>
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 80015dc:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 80015e0:	f7ff f9c1 	bl	8000966 <hci_cmd_resp_wait>
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 80015e4:	e005      	b.n	80015f2 <hci_send_req+0x46>
        if(pcommand_status_event->cmdcode == opcode)
 80015e6:	f8b4 300d 	ldrh.w	r3, [r4, #13]
 80015ea:	42ab      	cmp	r3, r5
 80015ec:	d016      	beq.n	800161c <hci_send_req+0x70>
        if(pcommand_status_event->numcmd != 0)
 80015ee:	7b23      	ldrb	r3, [r4, #12]
 80015f0:	bb33      	cbnz	r3, 8001640 <hci_send_req+0x94>
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 80015f2:	4818      	ldr	r0, [pc, #96]	@ (8001654 <hci_send_req+0xa8>)
 80015f4:	f007 faad 	bl	8008b52 <LST_is_empty>
 80015f8:	2800      	cmp	r0, #0
 80015fa:	d1ed      	bne.n	80015d8 <hci_send_req+0x2c>
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 80015fc:	a901      	add	r1, sp, #4
 80015fe:	4815      	ldr	r0, [pc, #84]	@ (8001654 <hci_send_req+0xa8>)
 8001600:	f007 fad7 	bl	8008bb2 <LST_remove_head>
      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8001604:	9c01      	ldr	r4, [sp, #4]
 8001606:	7a63      	ldrb	r3, [r4, #9]
 8001608:	2b0f      	cmp	r3, #15
 800160a:	d0ec      	beq.n	80015e6 <hci_send_req+0x3a>
        if(pcommand_complete_event->cmdcode == opcode)
 800160c:	89a3      	ldrh	r3, [r4, #12]
 800160e:	42ab      	cmp	r3, r5
 8001610:	d008      	beq.n	8001624 <hci_send_req+0x78>
        if(pcommand_complete_event->numcmd != 0)
 8001612:	7ae3      	ldrb	r3, [r4, #11]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d0ec      	beq.n	80015f2 <hci_send_req+0x46>
          local_cmd_status = HCI_TL_CmdAvailable;
 8001618:	2601      	movs	r6, #1
 800161a:	e7ea      	b.n	80015f2 <hci_send_req+0x46>
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	7ae2      	ldrb	r2, [r4, #11]
 8001620:	701a      	strb	r2, [r3, #0]
 8001622:	e7e4      	b.n	80015ee <hci_send_req+0x42>
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 8001624:	7aa2      	ldrb	r2, [r4, #10]
 8001626:	3a03      	subs	r2, #3
 8001628:	b2d2      	uxtb	r2, r2
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	429a      	cmp	r2, r3
 800162e:	bfa8      	it	ge
 8001630:	461a      	movge	r2, r3
 8001632:	617a      	str	r2, [r7, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8001634:	f104 010e 	add.w	r1, r4, #14
 8001638:	6938      	ldr	r0, [r7, #16]
 800163a:	f009 f876 	bl	800a72a <memcpy>
 800163e:	e7e8      	b.n	8001612 <hci_send_req+0x66>
          local_cmd_status = HCI_TL_CmdAvailable;
 8001640:	2601      	movs	r6, #1
 8001642:	e7d6      	b.n	80015f2 <hci_send_req+0x46>
  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8001644:	2001      	movs	r0, #1
 8001646:	f7ff ff13 	bl	8001470 <NotifyCmdStatus>
}
 800164a:	2000      	movs	r0, #0
 800164c:	b003      	add	sp, #12
 800164e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001650:	200002c4 	.word	0x200002c4
 8001654:	200002cc 	.word	0x200002cc

08001658 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8001658:	b510      	push	{r4, lr}
 800165a:	4601      	mov	r1, r0
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800165c:	7a43      	ldrb	r3, [r0, #9]
 800165e:	3b0e      	subs	r3, #14
 8001660:	b2db      	uxtb	r3, r3
 8001662:	2b01      	cmp	r3, #1
 8001664:	d907      	bls.n	8001676 <TlEvtReceived+0x1e>
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8001666:	4c07      	ldr	r4, [pc, #28]	@ (8001684 <TlEvtReceived+0x2c>)
 8001668:	4620      	mov	r0, r4
 800166a:	f007 fa8a 	bl	8008b82 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800166e:	4620      	mov	r0, r4
 8001670:	f7ff f96e 	bl	8000950 <hci_notify_asynch_evt>
  }

  return;
}
 8001674:	bd10      	pop	{r4, pc}
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8001676:	4804      	ldr	r0, [pc, #16]	@ (8001688 <TlEvtReceived+0x30>)
 8001678:	f007 fa83 	bl	8008b82 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800167c:	2000      	movs	r0, #0
 800167e:	f7ff f96d 	bl	800095c <hci_cmd_resp_release>
 8001682:	e7f7      	b.n	8001674 <TlEvtReceived+0x1c>
 8001684:	200001d0 	.word	0x200001d0
 8001688:	200002cc 	.word	0x200002cc

0800168c <hci_register_io_bus>:


void hci_register_io_bus(tHciIO* fops)
{
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800168c:	4b02      	ldr	r3, [pc, #8]	@ (8001698 <hci_register_io_bus+0xc>)
 800168e:	6003      	str	r3, [r0, #0]
  fops->Send    = TL_BLE_SendCmd;
 8001690:	4b02      	ldr	r3, [pc, #8]	@ (800169c <hci_register_io_bus+0x10>)
 8001692:	6103      	str	r3, [r0, #16]

  return;
}
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	08008e59 	.word	0x08008e59
 800169c:	08008ea1 	.word	0x08008ea1

080016a0 <HW_IPCC_MM_FreeBufHandler>:

  return;
}

static void HW_IPCC_MM_FreeBufHandler( void )
{
 80016a0:	b510      	push	{r4, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80016a2:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80016a6:	b672      	cpsid	i
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80016a8:	4c06      	ldr	r4, [pc, #24]	@ (80016c4 <HW_IPCC_MM_FreeBufHandler+0x24>)
 80016aa:	6863      	ldr	r3, [r4, #4]
 80016ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80016b0:	6063      	str	r3, [r4, #4]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80016b2:	f382 8810 	msr	PRIMASK, r2
  UTILS_ENTER_CRITICAL_SECTION();
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 80016b6:	4b04      	ldr	r3, [pc, #16]	@ (80016c8 <HW_IPCC_MM_FreeBufHandler+0x28>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4798      	blx	r3
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80016bc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80016c0:	60a3      	str	r3, [r4, #8]

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );

  return;
}
 80016c2:	bd10      	pop	{r4, pc}
 80016c4:	58000c00 	.word	0x58000c00
 80016c8:	200002f4 	.word	0x200002f4

080016cc <HW_IPCC_Enable>:
{
 80016cc:	b082      	sub	sp, #8
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 80016ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016d2:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80016d6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80016da:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 80016de:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 80016e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016e6:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80016e8:	9b01      	ldr	r3, [sp, #4]
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80016ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <HW_IPCC_Enable+0x48>)
 80016ec:	6a1a      	ldr	r2, [r3, #32]
 80016ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80016f2:	621a      	str	r2, [r3, #32]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 80016f4:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80016f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80016fc:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8001700:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8001702:	bf20      	wfe
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8001704:	4a04      	ldr	r2, [pc, #16]	@ (8001718 <HW_IPCC_Enable+0x4c>)
 8001706:	68d3      	ldr	r3, [r2, #12]
 8001708:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800170c:	60d3      	str	r3, [r2, #12]
}
 800170e:	b002      	add	sp, #8
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	58000800 	.word	0x58000800
 8001718:	58000400 	.word	0x58000400

0800171c <HW_IPCC_Init>:
{
 800171c:	b500      	push	{lr}
 800171e:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001720:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001724:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001726:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800172a:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800172c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800172e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001732:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001734:	9b01      	ldr	r3, [sp, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8001736:	4b09      	ldr	r3, [pc, #36]	@ (800175c <HW_IPCC_Init+0x40>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	f042 0201 	orr.w	r2, r2, #1
 800173e:	601a      	str	r2, [r3, #0]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001746:	601a      	str	r2, [r3, #0]
  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001748:	202c      	movs	r0, #44	@ 0x2c
 800174a:	f002 fc27 	bl	8003f9c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800174e:	202d      	movs	r0, #45	@ 0x2d
 8001750:	f002 fc24 	bl	8003f9c <HAL_NVIC_EnableIRQ>
}
 8001754:	b003      	add	sp, #12
 8001756:	f85d fb04 	ldr.w	pc, [sp], #4
 800175a:	bf00      	nop
 800175c:	58000c00 	.word	0x58000c00

08001760 <HW_IPCC_BLE_Init>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001760:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001764:	b672      	cpsid	i
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8001766:	4a04      	ldr	r2, [pc, #16]	@ (8001778 <HW_IPCC_BLE_Init+0x18>)
 8001768:	6853      	ldr	r3, [r2, #4]
 800176a:	f023 0301 	bic.w	r3, r3, #1
 800176e:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001770:	f381 8810 	msr	PRIMASK, r1
}
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	58000c00 	.word	0x58000c00

0800177c <HW_IPCC_BLE_SendCmd>:
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800177c:	4b02      	ldr	r3, [pc, #8]	@ (8001788 <HW_IPCC_BLE_SendCmd+0xc>)
 800177e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001782:	609a      	str	r2, [r3, #8]
}
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	58000c00 	.word	0x58000c00

0800178c <HW_IPCC_BLE_AclDataEvtHandler>:
{
 800178c:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800178e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001792:	b672      	cpsid	i
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8001794:	4a04      	ldr	r2, [pc, #16]	@ (80017a8 <HW_IPCC_BLE_AclDataEvtHandler+0x1c>)
 8001796:	6853      	ldr	r3, [r2, #4]
 8001798:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800179c:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800179e:	f381 8810 	msr	PRIMASK, r1
  HW_IPCC_BLE_AclDataAckNot();
 80017a2:	f007 fba3 	bl	8008eec <HW_IPCC_BLE_AclDataAckNot>
}
 80017a6:	bd08      	pop	{r3, pc}
 80017a8:	58000c00 	.word	0x58000c00

080017ac <HW_IPCC_BLE_EvtHandler>:
{
 80017ac:	b508      	push	{r3, lr}
  HW_IPCC_BLE_RxEvtNot();
 80017ae:	f007 fb85 	bl	8008ebc <HW_IPCC_BLE_RxEvtNot>
  WRITE_REG(IPCCx->C1SCR, Channel);
 80017b2:	4b02      	ldr	r3, [pc, #8]	@ (80017bc <HW_IPCC_BLE_EvtHandler+0x10>)
 80017b4:	2201      	movs	r2, #1
 80017b6:	609a      	str	r2, [r3, #8]
}
 80017b8:	bd08      	pop	{r3, pc}
 80017ba:	bf00      	nop
 80017bc:	58000c00 	.word	0x58000c00

080017c0 <HW_IPCC_SYS_Init>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80017c0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80017c4:	b672      	cpsid	i
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80017c6:	4a04      	ldr	r2, [pc, #16]	@ (80017d8 <HW_IPCC_SYS_Init+0x18>)
 80017c8:	6853      	ldr	r3, [r2, #4]
 80017ca:	f023 0302 	bic.w	r3, r3, #2
 80017ce:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80017d0:	f381 8810 	msr	PRIMASK, r1
}
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	58000c00 	.word	0x58000c00

080017dc <HW_IPCC_SYS_SendCmd>:
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80017dc:	4b06      	ldr	r3, [pc, #24]	@ (80017f8 <HW_IPCC_SYS_SendCmd+0x1c>)
 80017de:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80017e2:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80017e4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80017e8:	b672      	cpsid	i
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80017ea:	685a      	ldr	r2, [r3, #4]
 80017ec:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80017f0:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80017f2:	f381 8810 	msr	PRIMASK, r1
}
 80017f6:	4770      	bx	lr
 80017f8:	58000c00 	.word	0x58000c00

080017fc <HW_IPCC_SYS_CmdEvtHandler>:
{
 80017fc:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80017fe:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001802:	b672      	cpsid	i
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8001804:	4a04      	ldr	r2, [pc, #16]	@ (8001818 <HW_IPCC_SYS_CmdEvtHandler+0x1c>)
 8001806:	6853      	ldr	r3, [r2, #4]
 8001808:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800180c:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800180e:	f381 8810 	msr	PRIMASK, r1
  HW_IPCC_SYS_CmdEvtNot();
 8001812:	f007 fb9f 	bl	8008f54 <HW_IPCC_SYS_CmdEvtNot>
}
 8001816:	bd08      	pop	{r3, pc}
 8001818:	58000c00 	.word	0x58000c00

0800181c <HW_IPCC_Tx_Handler>:
{
 800181c:	b508      	push	{r3, lr}
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800181e:	4b14      	ldr	r3, [pc, #80]	@ (8001870 <HW_IPCC_Tx_Handler+0x54>)
 8001820:	68db      	ldr	r3, [r3, #12]
 8001822:	f013 0f02 	tst.w	r3, #2
 8001826:	d104      	bne.n	8001832 <HW_IPCC_Tx_Handler+0x16>
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8001828:	4b11      	ldr	r3, [pc, #68]	@ (8001870 <HW_IPCC_Tx_Handler+0x54>)
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001830:	d014      	beq.n	800185c <HW_IPCC_Tx_Handler+0x40>
 8001832:	4b0f      	ldr	r3, [pc, #60]	@ (8001870 <HW_IPCC_Tx_Handler+0x54>)
 8001834:	68db      	ldr	r3, [r3, #12]
 8001836:	f013 0f08 	tst.w	r3, #8
 800183a:	d104      	bne.n	8001846 <HW_IPCC_Tx_Handler+0x2a>
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800183c:	4b0c      	ldr	r3, [pc, #48]	@ (8001870 <HW_IPCC_Tx_Handler+0x54>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8001844:	d00d      	beq.n	8001862 <HW_IPCC_Tx_Handler+0x46>
 8001846:	4b0a      	ldr	r3, [pc, #40]	@ (8001870 <HW_IPCC_Tx_Handler+0x54>)
 8001848:	68db      	ldr	r3, [r3, #12]
 800184a:	f013 0f20 	tst.w	r3, #32
 800184e:	d104      	bne.n	800185a <HW_IPCC_Tx_Handler+0x3e>
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8001850:	4b07      	ldr	r3, [pc, #28]	@ (8001870 <HW_IPCC_Tx_Handler+0x54>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8001858:	d006      	beq.n	8001868 <HW_IPCC_Tx_Handler+0x4c>
}
 800185a:	bd08      	pop	{r3, pc}
    HW_IPCC_SYS_CmdEvtHandler();
 800185c:	f7ff ffce 	bl	80017fc <HW_IPCC_SYS_CmdEvtHandler>
 8001860:	e7fb      	b.n	800185a <HW_IPCC_Tx_Handler+0x3e>
    HW_IPCC_MM_FreeBufHandler();
 8001862:	f7ff ff1d 	bl	80016a0 <HW_IPCC_MM_FreeBufHandler>
 8001866:	e7f8      	b.n	800185a <HW_IPCC_Tx_Handler+0x3e>
    HW_IPCC_BLE_AclDataEvtHandler();
 8001868:	f7ff ff90 	bl	800178c <HW_IPCC_BLE_AclDataEvtHandler>
  return;
 800186c:	e7f5      	b.n	800185a <HW_IPCC_Tx_Handler+0x3e>
 800186e:	bf00      	nop
 8001870:	58000c00 	.word	0x58000c00

08001874 <HW_IPCC_SYS_EvtHandler>:
{
 8001874:	b508      	push	{r3, lr}
  HW_IPCC_SYS_EvtNot();
 8001876:	f007 fb7b 	bl	8008f70 <HW_IPCC_SYS_EvtNot>
  WRITE_REG(IPCCx->C1SCR, Channel);
 800187a:	4b02      	ldr	r3, [pc, #8]	@ (8001884 <HW_IPCC_SYS_EvtHandler+0x10>)
 800187c:	2202      	movs	r2, #2
 800187e:	609a      	str	r2, [r3, #8]
}
 8001880:	bd08      	pop	{r3, pc}
 8001882:	bf00      	nop
 8001884:	58000c00 	.word	0x58000c00

08001888 <HW_IPCC_MM_SendFreeBuf>:
{
 8001888:	b508      	push	{r3, lr}
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800188a:	4b0c      	ldr	r3, [pc, #48]	@ (80018bc <HW_IPCC_MM_SendFreeBuf+0x34>)
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	f013 0f08 	tst.w	r3, #8
 8001892:	d105      	bne.n	80018a0 <HW_IPCC_MM_SendFreeBuf+0x18>
    cb();
 8001894:	4780      	blx	r0
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8001896:	4b09      	ldr	r3, [pc, #36]	@ (80018bc <HW_IPCC_MM_SendFreeBuf+0x34>)
 8001898:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800189c:	609a      	str	r2, [r3, #8]
}
 800189e:	bd08      	pop	{r3, pc}
    FreeBufCb = cb;
 80018a0:	4b07      	ldr	r3, [pc, #28]	@ (80018c0 <HW_IPCC_MM_SendFreeBuf+0x38>)
 80018a2:	6018      	str	r0, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80018a4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80018a8:	b672      	cpsid	i
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80018aa:	4a04      	ldr	r2, [pc, #16]	@ (80018bc <HW_IPCC_MM_SendFreeBuf+0x34>)
 80018ac:	6853      	ldr	r3, [r2, #4]
 80018ae:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80018b2:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80018b4:	f381 8810 	msr	PRIMASK, r1
}
 80018b8:	e7f1      	b.n	800189e <HW_IPCC_MM_SendFreeBuf+0x16>
 80018ba:	bf00      	nop
 80018bc:	58000c00 	.word	0x58000c00
 80018c0:	200002f4 	.word	0x200002f4

080018c4 <HW_IPCC_TRACES_Init>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80018c4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80018c8:	b672      	cpsid	i
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80018ca:	4a04      	ldr	r2, [pc, #16]	@ (80018dc <HW_IPCC_TRACES_Init+0x18>)
 80018cc:	6853      	ldr	r3, [r2, #4]
 80018ce:	f023 0308 	bic.w	r3, r3, #8
 80018d2:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80018d4:	f381 8810 	msr	PRIMASK, r1
  UTILS_ENTER_CRITICAL_SECTION();
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
  UTILS_EXIT_CRITICAL_SECTION();

  return;
}
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	58000c00 	.word	0x58000c00

080018e0 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 80018e0:	b508      	push	{r3, lr}
  HW_IPCC_TRACES_EvtNot();
 80018e2:	f007 fba1 	bl	8009028 <HW_IPCC_TRACES_EvtNot>
  WRITE_REG(IPCCx->C1SCR, Channel);
 80018e6:	4b02      	ldr	r3, [pc, #8]	@ (80018f0 <HW_IPCC_TRACES_EvtHandler+0x10>)
 80018e8:	2208      	movs	r2, #8
 80018ea:	609a      	str	r2, [r3, #8]

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );

  return;
}
 80018ec:	bd08      	pop	{r3, pc}
 80018ee:	bf00      	nop
 80018f0:	58000c00 	.word	0x58000c00

080018f4 <HW_IPCC_Rx_Handler>:
{
 80018f4:	b508      	push	{r3, lr}
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 80018f6:	4b14      	ldr	r3, [pc, #80]	@ (8001948 <HW_IPCC_Rx_Handler+0x54>)
 80018f8:	69db      	ldr	r3, [r3, #28]
 80018fa:	f013 0f02 	tst.w	r3, #2
 80018fe:	d10a      	bne.n	8001916 <HW_IPCC_Rx_Handler+0x22>
 8001900:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <HW_IPCC_Rx_Handler+0x54>)
 8001902:	69db      	ldr	r3, [r3, #28]
 8001904:	f013 0f01 	tst.w	r3, #1
 8001908:	d10d      	bne.n	8001926 <HW_IPCC_Rx_Handler+0x32>
 800190a:	4b0f      	ldr	r3, [pc, #60]	@ (8001948 <HW_IPCC_Rx_Handler+0x54>)
 800190c:	69db      	ldr	r3, [r3, #28]
 800190e:	f013 0f08 	tst.w	r3, #8
 8001912:	d110      	bne.n	8001936 <HW_IPCC_Rx_Handler+0x42>
}
 8001914:	bd08      	pop	{r3, pc}
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8001916:	4b0c      	ldr	r3, [pc, #48]	@ (8001948 <HW_IPCC_Rx_Handler+0x54>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f013 0f02 	tst.w	r3, #2
 800191e:	d1ef      	bne.n	8001900 <HW_IPCC_Rx_Handler+0xc>
      HW_IPCC_SYS_EvtHandler();
 8001920:	f7ff ffa8 	bl	8001874 <HW_IPCC_SYS_EvtHandler>
 8001924:	e7f6      	b.n	8001914 <HW_IPCC_Rx_Handler+0x20>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8001926:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <HW_IPCC_Rx_Handler+0x54>)
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f013 0f01 	tst.w	r3, #1
 800192e:	d1ec      	bne.n	800190a <HW_IPCC_Rx_Handler+0x16>
    HW_IPCC_BLE_EvtHandler();
 8001930:	f7ff ff3c 	bl	80017ac <HW_IPCC_BLE_EvtHandler>
 8001934:	e7ee      	b.n	8001914 <HW_IPCC_Rx_Handler+0x20>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8001936:	4b04      	ldr	r3, [pc, #16]	@ (8001948 <HW_IPCC_Rx_Handler+0x54>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f013 0f08 	tst.w	r3, #8
 800193e:	d1e9      	bne.n	8001914 <HW_IPCC_Rx_Handler+0x20>
    HW_IPCC_TRACES_EvtHandler();
 8001940:	f7ff ffce 	bl	80018e0 <HW_IPCC_TRACES_EvtHandler>
  return;
 8001944:	e7e6      	b.n	8001914 <HW_IPCC_Rx_Handler+0x20>
 8001946:	bf00      	nop
 8001948:	58000c00 	.word	0x58000c00

0800194c <ReadRtcSsrValue>:
static uint32_t ReadRtcSsrValue(void)
{
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800194c:	4a06      	ldr	r2, [pc, #24]	@ (8001968 <ReadRtcSsrValue+0x1c>)
 800194e:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8001950:	b29b      	uxth	r3, r3

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001952:	6a90      	ldr	r0, [r2, #40]	@ 0x28
 8001954:	b280      	uxth	r0, r0

  while(first_read != second_read)
 8001956:	e003      	b.n	8001960 <ReadRtcSsrValue+0x14>
  {
    first_read = second_read;

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001958:	4b03      	ldr	r3, [pc, #12]	@ (8001968 <ReadRtcSsrValue+0x1c>)
 800195a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
    first_read = second_read;
 800195c:	4603      	mov	r3, r0
    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800195e:	b290      	uxth	r0, r2
  while(first_read != second_read)
 8001960:	4283      	cmp	r3, r0
 8001962:	d1f9      	bne.n	8001958 <ReadRtcSsrValue+0xc>
  }

  return second_read;
}
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	40002800 	.word	0x40002800

0800196c <LinkTimerAfter>:
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 800196c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8001970:	4b0d      	ldr	r3, [pc, #52]	@ (80019a8 <LinkTimerAfter+0x3c>)
 8001972:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001976:	7d5b      	ldrb	r3, [r3, #21]
 8001978:	b2db      	uxtb	r3, r3

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800197a:	2b06      	cmp	r3, #6
 800197c:	d005      	beq.n	800198a <LinkTimerAfter+0x1e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 800197e:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 8001982:	4a09      	ldr	r2, [pc, #36]	@ (80019a8 <LinkTimerAfter+0x3c>)
 8001984:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8001988:	7510      	strb	r0, [r2, #20]
  }
  aTimerContext[TimerID].NextID = next_id;
 800198a:	4a07      	ldr	r2, [pc, #28]	@ (80019a8 <LinkTimerAfter+0x3c>)
 800198c:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 8001990:	eb02 0ccc 	add.w	ip, r2, ip, lsl #3
 8001994:	f88c 3015 	strb.w	r3, [ip, #21]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001998:	f88c 1014 	strb.w	r1, [ip, #20]
  aTimerContext[RefTimerID].NextID = TimerID;
 800199c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80019a0:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80019a4:	7550      	strb	r0, [r2, #21]

  return;
}
 80019a6:	4770      	bx	lr
 80019a8:	20000308 	.word	0x20000308

080019ac <LinkTimerBefore>:
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 80019ac:	4b17      	ldr	r3, [pc, #92]	@ (8001a0c <LinkTimerBefore+0x60>)
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	428b      	cmp	r3, r1
 80019b4:	d01d      	beq.n	80019f2 <LinkTimerBefore+0x46>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 80019b6:	4b16      	ldr	r3, [pc, #88]	@ (8001a10 <LinkTimerBefore+0x64>)
 80019b8:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80019bc:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80019c0:	7d12      	ldrb	r2, [r2, #20]
 80019c2:	fa5f fc82 	uxtb.w	ip, r2

    aTimerContext[previous_id].NextID = TimerID;
 80019c6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80019ca:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80019ce:	7550      	strb	r0, [r2, #21]
    aTimerContext[TimerID].NextID = RefTimerID;
 80019d0:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 80019d4:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80019d8:	7551      	strb	r1, [r2, #21]
    aTimerContext[TimerID].PreviousID = previous_id ;
 80019da:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 80019de:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80019e2:	f882 c014 	strb.w	ip, [r2, #20]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80019e6:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80019ea:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80019ee:	7518      	strb	r0, [r3, #20]
 80019f0:	4770      	bx	lr
  }
  else
  {
    aTimerContext[TimerID].NextID = RefTimerID;
 80019f2:	4b07      	ldr	r3, [pc, #28]	@ (8001a10 <LinkTimerBefore+0x64>)
 80019f4:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 80019f8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80019fc:	7551      	strb	r1, [r2, #21]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80019fe:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8001a02:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8001a06:	7518      	strb	r0, [r3, #20]
  }

  return;
}
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	20000305 	.word	0x20000305
 8001a10:	20000308 	.word	0x20000308

08001a14 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001a14:	b410      	push	{r4}
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001a16:	4b23      	ldr	r3, [pc, #140]	@ (8001aa4 <UnlinkTimer+0x90>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	4283      	cmp	r3, r0
 8001a1e:	d02c      	beq.n	8001a7a <UnlinkTimer+0x66>
    PreviousRunningTimerID = CurrentRunningTimerID;
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001a20:	4c21      	ldr	r4, [pc, #132]	@ (8001aa8 <UnlinkTimer+0x94>)
 8001a22:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8001a26:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8001a2a:	f892 c014 	ldrb.w	ip, [r2, #20]
    next_id = aTimerContext[TimerID].NextID;
 8001a2e:	7d53      	ldrb	r3, [r2, #21]
 8001a30:	b2db      	uxtb	r3, r3

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001a32:	7d52      	ldrb	r2, [r2, #21]
 8001a34:	b2d2      	uxtb	r2, r2
 8001a36:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8001a3a:	eb04 04cc 	add.w	r4, r4, ip, lsl #3
 8001a3e:	7562      	strb	r2, [r4, #21]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001a40:	2b06      	cmp	r3, #6
 8001a42:	d00b      	beq.n	8001a5c <UnlinkTimer+0x48>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001a44:	4a18      	ldr	r2, [pc, #96]	@ (8001aa8 <UnlinkTimer+0x94>)
 8001a46:	eb00 0440 	add.w	r4, r0, r0, lsl #1
 8001a4a:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 8001a4e:	7d24      	ldrb	r4, [r4, #20]
 8001a50:	b2e4      	uxtb	r4, r4
 8001a52:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001a56:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8001a5a:	7514      	strb	r4, [r2, #20]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001a5c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001a60:	4b11      	ldr	r3, [pc, #68]	@ (8001aa8 <UnlinkTimer+0x94>)
 8001a62:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8001a66:	2201      	movs	r2, #1
 8001a68:	731a      	strb	r2, [r3, #12]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa4 <UnlinkTimer+0x90>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	2b06      	cmp	r3, #6
 8001a72:	d010      	beq.n	8001a96 <UnlinkTimer+0x82>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
  }

  return;
}
 8001a74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a78:	4770      	bx	lr
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001a7a:	4c0a      	ldr	r4, [pc, #40]	@ (8001aa4 <UnlinkTimer+0x90>)
 8001a7c:	7823      	ldrb	r3, [r4, #0]
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	4a0a      	ldr	r2, [pc, #40]	@ (8001aac <UnlinkTimer+0x98>)
 8001a82:	7013      	strb	r3, [r2, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001a84:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8001a88:	4b07      	ldr	r3, [pc, #28]	@ (8001aa8 <UnlinkTimer+0x94>)
 8001a8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001a8e:	7d5b      	ldrb	r3, [r3, #21]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	7023      	strb	r3, [r4, #0]
 8001a94:	e7e2      	b.n	8001a5c <UnlinkTimer+0x48>
  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001a96:	2900      	cmp	r1, #0
 8001a98:	d1ec      	bne.n	8001a74 <UnlinkTimer+0x60>
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001a9a:	4b05      	ldr	r3, [pc, #20]	@ (8001ab0 <UnlinkTimer+0x9c>)
 8001a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa0:	601a      	str	r2, [r3, #0]
  return;
 8001aa2:	e7e7      	b.n	8001a74 <UnlinkTimer+0x60>
 8001aa4:	20000305 	.word	0x20000305
 8001aa8:	20000308 	.word	0x20000308
 8001aac:	20000304 	.word	0x20000304
 8001ab0:	20000300 	.word	0x20000300

08001ab4 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001ab4:	b508      	push	{r3, lr}
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001ab6:	4b10      	ldr	r3, [pc, #64]	@ (8001af8 <ReturnTimeElapsed+0x44>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001abe:	d102      	bne.n	8001ac6 <ReturnTimeElapsed+0x12>
    return_value = return_value*AsynchPrescalerUserConfig;
    return_value = return_value >> WakeupTimerDivider;
  }
  else
  {
    return_value = 0;
 8001ac0:	2000      	movs	r0, #0
  }

  return (uint16_t)return_value;
}
 8001ac2:	b280      	uxth	r0, r0
 8001ac4:	bd08      	pop	{r3, pc}
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001ac6:	f7ff ff41 	bl	800194c <ReadRtcSsrValue>
    if (SSRValueOnLastSetup >= return_value)
 8001aca:	4b0b      	ldr	r3, [pc, #44]	@ (8001af8 <ReturnTimeElapsed+0x44>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4283      	cmp	r3, r0
 8001ad0:	d30a      	bcc.n	8001ae8 <ReturnTimeElapsed+0x34>
      return_value = SSRValueOnLastSetup - return_value;
 8001ad2:	4b09      	ldr	r3, [pc, #36]	@ (8001af8 <ReturnTimeElapsed+0x44>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	1a1b      	subs	r3, r3, r0
    return_value = return_value*AsynchPrescalerUserConfig;
 8001ad8:	4a08      	ldr	r2, [pc, #32]	@ (8001afc <ReturnTimeElapsed+0x48>)
 8001ada:	7810      	ldrb	r0, [r2, #0]
 8001adc:	fb03 f000 	mul.w	r0, r3, r0
    return_value = return_value >> WakeupTimerDivider;
 8001ae0:	4b07      	ldr	r3, [pc, #28]	@ (8001b00 <ReturnTimeElapsed+0x4c>)
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	40d8      	lsrs	r0, r3
 8001ae6:	e7ec      	b.n	8001ac2 <ReturnTimeElapsed+0xe>
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001ae8:	4b06      	ldr	r3, [pc, #24]	@ (8001b04 <ReturnTimeElapsed+0x50>)
 8001aea:	881a      	ldrh	r2, [r3, #0]
 8001aec:	1a12      	subs	r2, r2, r0
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001aee:	4b02      	ldr	r3, [pc, #8]	@ (8001af8 <ReturnTimeElapsed+0x44>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4413      	add	r3, r2
 8001af4:	e7f0      	b.n	8001ad8 <ReturnTimeElapsed+0x24>
 8001af6:	bf00      	nop
 8001af8:	20000300 	.word	0x20000300
 8001afc:	200002fc 	.word	0x200002fc
 8001b00:	200002fd 	.word	0x200002fd
 8001b04:	200002fa 	.word	0x200002fa

08001b08 <linkTimer>:
{
 8001b08:	b570      	push	{r4, r5, r6, lr}
 8001b0a:	4604      	mov	r4, r0
  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b0c:	4b31      	ldr	r3, [pc, #196]	@ (8001bd4 <linkTimer+0xcc>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	2b06      	cmp	r3, #6
 8001b14:	d113      	bne.n	8001b3e <linkTimer+0x36>
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001b16:	4a2f      	ldr	r2, [pc, #188]	@ (8001bd4 <linkTimer+0xcc>)
 8001b18:	7813      	ldrb	r3, [r2, #0]
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	492e      	ldr	r1, [pc, #184]	@ (8001bd8 <linkTimer+0xd0>)
 8001b1e:	700b      	strb	r3, [r1, #0]
    CurrentRunningTimerID = TimerID;
 8001b20:	7010      	strb	r0, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001b22:	eb00 0440 	add.w	r4, r0, r0, lsl #1
 8001b26:	4b2d      	ldr	r3, [pc, #180]	@ (8001bdc <linkTimer+0xd4>)
 8001b28:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8001b2c:	2306      	movs	r3, #6
 8001b2e:	7563      	strb	r3, [r4, #21]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001b30:	4b2b      	ldr	r3, [pc, #172]	@ (8001be0 <linkTimer+0xd8>)
 8001b32:	f04f 32ff 	mov.w	r2, #4294967295
 8001b36:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001b38:	2500      	movs	r5, #0
}
 8001b3a:	4628      	mov	r0, r5
 8001b3c:	bd70      	pop	{r4, r5, r6, pc}
    time_elapsed = ReturnTimeElapsed();
 8001b3e:	f7ff ffb9 	bl	8001ab4 <ReturnTimeElapsed>
 8001b42:	4605      	mov	r5, r0
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001b44:	4b25      	ldr	r3, [pc, #148]	@ (8001bdc <linkTimer+0xd4>)
 8001b46:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8001b4a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8001b4e:	6891      	ldr	r1, [r2, #8]
 8001b50:	4401      	add	r1, r0
 8001b52:	6091      	str	r1, [r2, #8]
    time_left = aTimerContext[TimerID].CountLeft;
 8001b54:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8001b58:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8001b5c:	6890      	ldr	r0, [r2, #8]
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001b5e:	4a1d      	ldr	r2, [pc, #116]	@ (8001bd4 <linkTimer+0xcc>)
 8001b60:	7812      	ldrb	r2, [r2, #0]
 8001b62:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001b66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	4283      	cmp	r3, r0
 8001b6e:	d825      	bhi.n	8001bbc <linkTimer+0xb4>
      timer_id_lookup = CurrentRunningTimerID;
 8001b70:	4b18      	ldr	r3, [pc, #96]	@ (8001bd4 <linkTimer+0xcc>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	b2d9      	uxtb	r1, r3
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001b76:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001b7a:	4a18      	ldr	r2, [pc, #96]	@ (8001bdc <linkTimer+0xd4>)
 8001b7c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8001b80:	7d5b      	ldrb	r3, [r3, #21]
 8001b82:	b2db      	uxtb	r3, r3
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001b84:	e00c      	b.n	8001ba0 <linkTimer+0x98>
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001b86:	4a15      	ldr	r2, [pc, #84]	@ (8001bdc <linkTimer+0xd4>)
 8001b88:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8001b8c:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8001b90:	7d4b      	ldrb	r3, [r1, #21]
 8001b92:	b2d9      	uxtb	r1, r3
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001b94:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001b98:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8001b9c:	7d53      	ldrb	r3, [r2, #21]
 8001b9e:	b2db      	uxtb	r3, r3
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001ba0:	2b06      	cmp	r3, #6
 8001ba2:	d007      	beq.n	8001bb4 <linkTimer+0xac>
 8001ba4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8001bdc <linkTimer+0xd4>)
 8001baa:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	4283      	cmp	r3, r0
 8001bb2:	d9e8      	bls.n	8001b86 <linkTimer+0x7e>
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001bb4:	4620      	mov	r0, r4
 8001bb6:	f7ff fed9 	bl	800196c <LinkTimerAfter>
 8001bba:	e7be      	b.n	8001b3a <linkTimer+0x32>
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001bbc:	4e05      	ldr	r6, [pc, #20]	@ (8001bd4 <linkTimer+0xcc>)
 8001bbe:	7831      	ldrb	r1, [r6, #0]
 8001bc0:	4620      	mov	r0, r4
 8001bc2:	f7ff fef3 	bl	80019ac <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001bc6:	7833      	ldrb	r3, [r6, #0]
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	4a03      	ldr	r2, [pc, #12]	@ (8001bd8 <linkTimer+0xd0>)
 8001bcc:	7013      	strb	r3, [r2, #0]
      CurrentRunningTimerID = TimerID;
 8001bce:	7034      	strb	r4, [r6, #0]
 8001bd0:	e7b3      	b.n	8001b3a <linkTimer+0x32>
 8001bd2:	bf00      	nop
 8001bd4:	20000305 	.word	0x20000305
 8001bd8:	20000304 	.word	0x20000304
 8001bdc:	20000308 	.word	0x20000308
 8001be0:	20000300 	.word	0x20000300

08001be4 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001be4:	b510      	push	{r4, lr}
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001be6:	b348      	cbz	r0, 8001c3c <RestartWakeupCounter+0x58>
 8001be8:	4604      	mov	r4, r0
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
  }
  else
  {
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001bea:	2801      	cmp	r0, #1
 8001bec:	d92e      	bls.n	8001c4c <RestartWakeupCounter+0x68>
    {
      Value -= 1;
 8001bee:	3c01      	subs	r4, #1
 8001bf0:	b2a4      	uxth	r4, r4
    }

    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001bf2:	4b19      	ldr	r3, [pc, #100]	@ (8001c58 <RestartWakeupCounter+0x74>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	68da      	ldr	r2, [r3, #12]
 8001bf8:	f012 0f04 	tst.w	r2, #4
 8001bfc:	d0f9      	beq.n	8001bf2 <RestartWakeupCounter+0xe>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001bfe:	68da      	ldr	r2, [r3, #12]
 8001c00:	b2d2      	uxtb	r2, r2
 8001c02:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001c06:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001c08:	4b14      	ldr	r3, [pc, #80]	@ (8001c5c <RestartWakeupCounter+0x78>)
 8001c0a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001c0e:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001c10:	2003      	movs	r0, #3
 8001c12:	f002 f9ed 	bl	8003ff0 <HAL_NVIC_ClearPendingIRQ>

    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001c16:	4a12      	ldr	r2, [pc, #72]	@ (8001c60 <RestartWakeupCounter+0x7c>)
 8001c18:	6953      	ldr	r3, [r2, #20]
 8001c1a:	f36f 030f 	bfc	r3, #0, #16
 8001c1e:	431c      	orrs	r4, r3
 8001c20:	6154      	str	r4, [r2, #20]

    /**
     * Update the value here after the WUTWF polling that may take some time
     */
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001c22:	f7ff fe93 	bl	800194c <ReadRtcSsrValue>
 8001c26:	4b0f      	ldr	r3, [pc, #60]	@ (8001c64 <RestartWakeupCounter+0x80>)
 8001c28:	6018      	str	r0, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c58 <RestartWakeupCounter+0x74>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	6893      	ldr	r3, [r2, #8]
 8001c30:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c34:	6093      	str	r3, [r2, #8]

    HW_TS_RTC_CountUpdated_AppNot();
 8001c36:	f3af 8000 	nop.w
  }

  return ;
}
 8001c3a:	bd10      	pop	{r4, pc}
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001c3c:	f7ff fe86 	bl	800194c <ReadRtcSsrValue>
 8001c40:	4b08      	ldr	r3, [pc, #32]	@ (8001c64 <RestartWakeupCounter+0x80>)
 8001c42:	6018      	str	r0, [r3, #0]
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001c44:	2003      	movs	r0, #3
 8001c46:	f002 f9c5 	bl	8003fd4 <HAL_NVIC_SetPendingIRQ>
 8001c4a:	e7f6      	b.n	8001c3a <RestartWakeupCounter+0x56>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001c4c:	4b06      	ldr	r3, [pc, #24]	@ (8001c68 <RestartWakeupCounter+0x84>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d1cc      	bne.n	8001bee <RestartWakeupCounter+0xa>
 8001c54:	e7cd      	b.n	8001bf2 <RestartWakeupCounter+0xe>
 8001c56:	bf00      	nop
 8001c58:	2000052c 	.word	0x2000052c
 8001c5c:	58000800 	.word	0x58000800
 8001c60:	40002800 	.word	0x40002800
 8001c64:	20000300 	.word	0x20000300
 8001c68:	200002fd 	.word	0x200002fd

08001c6c <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001c6c:	b538      	push	{r3, r4, r5, lr}

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001c6e:	4b2e      	ldr	r3, [pc, #184]	@ (8001d28 <RescheduleTimerList+0xbc>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001c76:	d005      	beq.n	8001c84 <RescheduleTimerList+0x18>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001c78:	4b2c      	ldr	r3, [pc, #176]	@ (8001d2c <RescheduleTimerList+0xc0>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	f013 0f04 	tst.w	r3, #4
 8001c82:	d1f9      	bne.n	8001c78 <RescheduleTimerList+0xc>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001c84:	4b29      	ldr	r3, [pc, #164]	@ (8001d2c <RescheduleTimerList+0xc0>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	6893      	ldr	r3, [r2, #8]
 8001c8a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001c8e:	6093      	str	r3, [r2, #8]

  localTimerID = CurrentRunningTimerID;
 8001c90:	4b27      	ldr	r3, [pc, #156]	@ (8001d30 <RescheduleTimerList+0xc4>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	b2dc      	uxtb	r4, r3

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001c96:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001c9a:	4a26      	ldr	r2, [pc, #152]	@ (8001d34 <RescheduleTimerList+0xc8>)
 8001c9c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8001ca0:	689d      	ldr	r5, [r3, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001ca2:	f7ff ff07 	bl	8001ab4 <ReturnTimeElapsed>
 8001ca6:	4684      	mov	ip, r0

  if(timecountleft < time_elapsed )
 8001ca8:	42a8      	cmp	r0, r5
 8001caa:	d904      	bls.n	8001cb6 <RescheduleTimerList+0x4a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001cac:	4b22      	ldr	r3, [pc, #136]	@ (8001d38 <RescheduleTimerList+0xcc>)
 8001cae:	2201      	movs	r2, #1
 8001cb0:	701a      	strb	r2, [r3, #0]
    wakeup_timer_value = 0;
 8001cb2:	2000      	movs	r0, #0
 8001cb4:	e024      	b.n	8001d00 <RescheduleTimerList+0x94>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001cb6:	4b21      	ldr	r3, [pc, #132]	@ (8001d3c <RescheduleTimerList+0xd0>)
 8001cb8:	881b      	ldrh	r3, [r3, #0]
 8001cba:	fa10 f383 	uxtah	r3, r0, r3
 8001cbe:	42ab      	cmp	r3, r5
 8001cc0:	d206      	bcs.n	8001cd0 <RescheduleTimerList+0x64>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001cc2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d3c <RescheduleTimerList+0xd0>)
 8001cc4:	8818      	ldrh	r0, [r3, #0]
 8001cc6:	b280      	uxth	r0, r0

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d38 <RescheduleTimerList+0xcc>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	701a      	strb	r2, [r3, #0]
 8001cce:	e017      	b.n	8001d00 <RescheduleTimerList+0x94>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001cd0:	b2a8      	uxth	r0, r5
 8001cd2:	eba0 000c 	sub.w	r0, r0, ip
 8001cd6:	b280      	uxth	r0, r0
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001cd8:	4b17      	ldr	r3, [pc, #92]	@ (8001d38 <RescheduleTimerList+0xcc>)
 8001cda:	2201      	movs	r2, #1
 8001cdc:	701a      	strb	r2, [r3, #0]
 8001cde:	e00f      	b.n	8001d00 <RescheduleTimerList+0x94>
    {
      aTimerContext[localTimerID].CountLeft = 0;
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001ce0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001ce4:	4a13      	ldr	r2, [pc, #76]	@ (8001d34 <RescheduleTimerList+0xc8>)
 8001ce6:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 8001cea:	68a2      	ldr	r2, [r4, #8]
 8001cec:	eba2 020c 	sub.w	r2, r2, ip
 8001cf0:	60a2      	str	r2, [r4, #8]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001cf2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001cf6:	4a0f      	ldr	r2, [pc, #60]	@ (8001d34 <RescheduleTimerList+0xc8>)
 8001cf8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8001cfc:	7d5c      	ldrb	r4, [r3, #21]
 8001cfe:	b2e4      	uxtb	r4, r4
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001d00:	2c06      	cmp	r4, #6
 8001d02:	d00e      	beq.n	8001d22 <RescheduleTimerList+0xb6>
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001d04:	4623      	mov	r3, r4
 8001d06:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d34 <RescheduleTimerList+0xc8>)
 8001d0c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8001d10:	6892      	ldr	r2, [r2, #8]
 8001d12:	4594      	cmp	ip, r2
 8001d14:	d9e4      	bls.n	8001ce0 <RescheduleTimerList+0x74>
      aTimerContext[localTimerID].CountLeft = 0;
 8001d16:	4a07      	ldr	r2, [pc, #28]	@ (8001d34 <RescheduleTimerList+0xc8>)
 8001d18:	eb02 04c1 	add.w	r4, r2, r1, lsl #3
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	60a2      	str	r2, [r4, #8]
 8001d20:	e7e7      	b.n	8001cf2 <RescheduleTimerList+0x86>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001d22:	f7ff ff5f 	bl	8001be4 <RestartWakeupCounter>

  return ;
}
 8001d26:	bd38      	pop	{r3, r4, r5, pc}
 8001d28:	40002800 	.word	0x40002800
 8001d2c:	2000052c 	.word	0x2000052c
 8001d30:	20000305 	.word	0x20000305
 8001d34:	20000308 	.word	0x20000308
 8001d38:	200002fe 	.word	0x200002fe
 8001d3c:	200002f8 	.word	0x200002f8

08001d40 <HW_TS_Init>:

  return;
}

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8001d40:	b510      	push	{r4, lr}
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001d42:	4b48      	ldr	r3, [pc, #288]	@ (8001e64 <HW_TS_Init+0x124>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	22ca      	movs	r2, #202	@ 0xca
 8001d48:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d4a:	2253      	movs	r2, #83	@ 0x53
 8001d4c:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001d4e:	4b46      	ldr	r3, [pc, #280]	@ (8001e68 <HW_TS_Init+0x128>)
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	f042 0220 	orr.w	r2, r2, #32
 8001d56:	609a      	str	r2, [r3, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8001d58:	689a      	ldr	r2, [r3, #8]
 8001d5a:	f002 0207 	and.w	r2, r2, #7
 8001d5e:	f1c2 0204 	rsb	r2, r2, #4
 8001d62:	b2d2      	uxtb	r2, r2
 8001d64:	4941      	ldr	r1, [pc, #260]	@ (8001e6c <HW_TS_Init+0x12c>)
 8001d66:	700a      	strb	r2, [r1, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8001d68:	691b      	ldr	r3, [r3, #16]
 8001d6a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d6e:	f44f 01fe 	mov.w	r1, #8323072	@ 0x7f0000
 8001d72:	fa91 f1a1 	rbit	r1, r1
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001d76:	2900      	cmp	r1, #0
 8001d78:	d031      	beq.n	8001dde <HW_TS_Init+0x9e>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8001d7a:	fab1 f181 	clz	r1, r1
 8001d7e:	40cb      	lsrs	r3, r1
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	3301      	adds	r3, #1
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	493a      	ldr	r1, [pc, #232]	@ (8001e70 <HW_TS_Init+0x130>)
 8001d88:	700b      	strb	r3, [r1, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8001d8a:	4937      	ldr	r1, [pc, #220]	@ (8001e68 <HW_TS_Init+0x128>)
 8001d8c:	6909      	ldr	r1, [r1, #16]
 8001d8e:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8001d92:	3101      	adds	r1, #1
 8001d94:	4c37      	ldr	r4, [pc, #220]	@ (8001e74 <HW_TS_Init+0x134>)
 8001d96:	8021      	strh	r1, [r4, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8001d98:	3901      	subs	r1, #1
 8001d9a:	fb01 f303 	mul.w	r3, r1, r3
 8001d9e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001da2:	40d3      	lsrs	r3, r2

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8001da4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d91a      	bls.n	8001de2 <HW_TS_Init+0xa2>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8001dac:	4b32      	ldr	r3, [pc, #200]	@ (8001e78 <HW_TS_Init+0x138>)
 8001dae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001db2:	801a      	strh	r2, [r3, #0]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001db4:	4b31      	ldr	r3, [pc, #196]	@ (8001e7c <HW_TS_Init+0x13c>)
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8001dbc:	601a      	str	r2, [r3, #0]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001dbe:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001dc2:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8001dc6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);

  if(TimerInitMode == hw_ts_InitMode_Full)
 8001dca:	2800      	cmp	r0, #0
 8001dcc:	d13f      	bne.n	8001e4e <HW_TS_Init+0x10e>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001dce:	4b2c      	ldr	r3, [pc, #176]	@ (8001e80 <HW_TS_Init+0x140>)
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001dd4:	4b2b      	ldr	r3, [pc, #172]	@ (8001e84 <HW_TS_Init+0x144>)
 8001dd6:	f04f 32ff 	mov.w	r2, #4294967295
 8001dda:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001ddc:	e00e      	b.n	8001dfc <HW_TS_Init+0xbc>
    return 32U;
 8001dde:	2120      	movs	r1, #32
 8001de0:	e7cd      	b.n	8001d7e <HW_TS_Init+0x3e>
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	4a24      	ldr	r2, [pc, #144]	@ (8001e78 <HW_TS_Init+0x138>)
 8001de6:	8013      	strh	r3, [r2, #0]
 8001de8:	e7e4      	b.n	8001db4 <HW_TS_Init+0x74>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8001dea:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8001dee:	4b26      	ldr	r3, [pc, #152]	@ (8001e88 <HW_TS_Init+0x148>)
 8001df0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001df4:	2200      	movs	r2, #0
 8001df6:	731a      	strb	r2, [r3, #12]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001df8:	3001      	adds	r0, #1
 8001dfa:	b2c0      	uxtb	r0, r0
 8001dfc:	2805      	cmp	r0, #5
 8001dfe:	d9f4      	bls.n	8001dea <HW_TS_Init+0xaa>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001e00:	4b22      	ldr	r3, [pc, #136]	@ (8001e8c <HW_TS_Init+0x14c>)
 8001e02:	2206      	movs	r2, #6
 8001e04:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8001e06:	4c17      	ldr	r4, [pc, #92]	@ (8001e64 <HW_TS_Init+0x124>)
 8001e08:	6822      	ldr	r2, [r4, #0]
 8001e0a:	6893      	ldr	r3, [r2, #8]
 8001e0c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001e10:	6093      	str	r3, [r2, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8001e12:	68d3      	ldr	r3, [r2, #12]
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	f463 6390 	orn	r3, r3, #1152	@ 0x480
 8001e1a:	60d3      	str	r3, [r2, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8001e1c:	4b17      	ldr	r3, [pc, #92]	@ (8001e7c <HW_TS_Init+0x13c>)
 8001e1e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001e22:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001e24:	2003      	movs	r0, #3
 8001e26:	f002 f8e3 	bl	8003ff0 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001e2a:	6822      	ldr	r2, [r4, #0]
 8001e2c:	6893      	ldr	r3, [r2, #8]
 8001e2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e32:	6093      	str	r3, [r2, #8]
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001e34:	4b0b      	ldr	r3, [pc, #44]	@ (8001e64 <HW_TS_Init+0x124>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	22ff      	movs	r2, #255	@ 0xff
 8001e3a:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	2103      	movs	r1, #3
 8001e40:	4608      	mov	r0, r1
 8001e42:	f002 f89b 	bl	8003f7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001e46:	2003      	movs	r0, #3
 8001e48:	f002 f8a8 	bl	8003f9c <HAL_NVIC_EnableIRQ>

  return;
}
 8001e4c:	bd10      	pop	{r4, pc}
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8001e4e:	4b05      	ldr	r3, [pc, #20]	@ (8001e64 <HW_TS_Init+0x124>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001e58:	d0ec      	beq.n	8001e34 <HW_TS_Init+0xf4>
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001e5a:	2003      	movs	r0, #3
 8001e5c:	f002 f8ba 	bl	8003fd4 <HAL_NVIC_SetPendingIRQ>
 8001e60:	e7e8      	b.n	8001e34 <HW_TS_Init+0xf4>
 8001e62:	bf00      	nop
 8001e64:	2000052c 	.word	0x2000052c
 8001e68:	40002800 	.word	0x40002800
 8001e6c:	200002fd 	.word	0x200002fd
 8001e70:	200002fc 	.word	0x200002fc
 8001e74:	200002fa 	.word	0x200002fa
 8001e78:	200002f8 	.word	0x200002f8
 8001e7c:	58000800 	.word	0x58000800
 8001e80:	200002fe 	.word	0x200002fe
 8001e84:	20000300 	.word	0x20000300
 8001e88:	20000308 	.word	0x20000308
 8001e8c:	20000305 	.word	0x20000305

08001e90 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8001e90:	b538      	push	{r3, r4, r5, lr}
 8001e92:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e94:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001e98:	b672      	cpsid	i
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001e9a:	2003      	movs	r0, #3
 8001e9c:	f002 f882 	bl	8003fa4 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001ea0:	4b25      	ldr	r3, [pc, #148]	@ (8001f38 <HW_TS_Stop+0xa8>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	22ca      	movs	r2, #202	@ 0xca
 8001ea6:	625a      	str	r2, [r3, #36]	@ 0x24
 8001ea8:	2253      	movs	r2, #83	@ 0x53
 8001eaa:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001eac:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8001eb0:	4b22      	ldr	r3, [pc, #136]	@ (8001f3c <HW_TS_Stop+0xac>)
 8001eb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001eb6:	7b1b      	ldrb	r3, [r3, #12]
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d009      	beq.n	8001ed2 <HW_TS_Stop+0x42>
      RescheduleTimerList();
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8001f38 <HW_TS_Stop+0xa8>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	22ff      	movs	r2, #255	@ 0xff
 8001ec4:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001ec6:	2003      	movs	r0, #3
 8001ec8:	f002 f868 	bl	8003f9c <HAL_NVIC_EnableIRQ>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ecc:	f385 8810 	msr	PRIMASK, r5
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
}
 8001ed0:	bd38      	pop	{r3, r4, r5, pc}
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	4620      	mov	r0, r4
 8001ed6:	f7ff fd9d 	bl	8001a14 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8001eda:	4b19      	ldr	r3, [pc, #100]	@ (8001f40 <HW_TS_Stop+0xb0>)
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	b2db      	uxtb	r3, r3
    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001ee0:	2b06      	cmp	r3, #6
 8001ee2:	d007      	beq.n	8001ef4 <HW_TS_Stop+0x64>
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001ee4:	4a17      	ldr	r2, [pc, #92]	@ (8001f44 <HW_TS_Stop+0xb4>)
 8001ee6:	7812      	ldrb	r2, [r2, #0]
 8001ee8:	b2d2      	uxtb	r2, r2
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d0e7      	beq.n	8001ebe <HW_TS_Stop+0x2e>
      RescheduleTimerList();
 8001eee:	f7ff febd 	bl	8001c6c <RescheduleTimerList>
 8001ef2:	e7e4      	b.n	8001ebe <HW_TS_Stop+0x2e>
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001ef4:	4b14      	ldr	r3, [pc, #80]	@ (8001f48 <HW_TS_Stop+0xb8>)
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001efc:	d005      	beq.n	8001f0a <HW_TS_Stop+0x7a>
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001efe:	4b0e      	ldr	r3, [pc, #56]	@ (8001f38 <HW_TS_Stop+0xa8>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	f013 0f04 	tst.w	r3, #4
 8001f08:	d1f9      	bne.n	8001efe <HW_TS_Stop+0x6e>
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f38 <HW_TS_Stop+0xa8>)
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	6893      	ldr	r3, [r2, #8]
 8001f10:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001f14:	6093      	str	r3, [r2, #8]
      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001f16:	68d3      	ldr	r3, [r2, #12]
 8001f18:	f013 0f04 	tst.w	r3, #4
 8001f1c:	d0fb      	beq.n	8001f16 <HW_TS_Stop+0x86>
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001f1e:	68d3      	ldr	r3, [r2, #12]
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	f463 6390 	orn	r3, r3, #1152	@ 0x480
 8001f26:	60d3      	str	r3, [r2, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001f28:	4b08      	ldr	r3, [pc, #32]	@ (8001f4c <HW_TS_Stop+0xbc>)
 8001f2a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001f2e:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001f30:	2003      	movs	r0, #3
 8001f32:	f002 f85d 	bl	8003ff0 <HAL_NVIC_ClearPendingIRQ>
 8001f36:	e7c2      	b.n	8001ebe <HW_TS_Stop+0x2e>
 8001f38:	2000052c 	.word	0x2000052c
 8001f3c:	20000308 	.word	0x20000308
 8001f40:	20000305 	.word	0x20000305
 8001f44:	20000304 	.word	0x20000304
 8001f48:	40002800 	.word	0x40002800
 8001f4c:	58000800 	.word	0x58000800

08001f50 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8001f50:	b570      	push	{r4, r5, r6, lr}
 8001f52:	4604      	mov	r4, r0
 8001f54:	460d      	mov	r5, r1

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001f56:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8001f5a:	4b21      	ldr	r3, [pc, #132]	@ (8001fe0 <HW_TS_Start+0x90>)
 8001f5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001f60:	7b1b      	ldrb	r3, [r3, #12]
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d035      	beq.n	8001fd4 <HW_TS_Start+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f68:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001f6c:	b672      	cpsid	i
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001f6e:	2003      	movs	r0, #3
 8001f70:	f002 f818 	bl	8003fa4 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001f74:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe4 <HW_TS_Start+0x94>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	22ca      	movs	r2, #202	@ 0xca
 8001f7a:	625a      	str	r2, [r3, #36]	@ 0x24
 8001f7c:	2253      	movs	r2, #83	@ 0x53
 8001f7e:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001f80:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8001f84:	4b16      	ldr	r3, [pc, #88]	@ (8001fe0 <HW_TS_Start+0x90>)
 8001f86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001f8a:	2202      	movs	r2, #2
 8001f8c:	731a      	strb	r2, [r3, #12]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8001f8e:	609d      	str	r5, [r3, #8]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8001f90:	605d      	str	r5, [r3, #4]

  time_elapsed =  linkTimer(timer_id);
 8001f92:	4620      	mov	r0, r4
 8001f94:	f7ff fdb8 	bl	8001b08 <linkTimer>

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8001f98:	4b13      	ldr	r3, [pc, #76]	@ (8001fe8 <HW_TS_Start+0x98>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	b2db      	uxtb	r3, r3

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001f9e:	4a13      	ldr	r2, [pc, #76]	@ (8001fec <HW_TS_Start+0x9c>)
 8001fa0:	7812      	ldrb	r2, [r2, #0]
 8001fa2:	b2d2      	uxtb	r2, r2
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d118      	bne.n	8001fda <HW_TS_Start+0x8a>
  {
    RescheduleTimerList();
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8001fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe0 <HW_TS_Start+0x90>)
 8001faa:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8001fae:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8001fb2:	6892      	ldr	r2, [r2, #8]
 8001fb4:	1a12      	subs	r2, r2, r0
 8001fb6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001fba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8001fbe:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001fc0:	4b08      	ldr	r3, [pc, #32]	@ (8001fe4 <HW_TS_Start+0x94>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	22ff      	movs	r2, #255	@ 0xff
 8001fc6:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001fc8:	2003      	movs	r0, #3
 8001fca:	f001 ffe7 	bl	8003f9c <HAL_NVIC_EnableIRQ>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fce:	f386 8810 	msr	PRIMASK, r6
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
}
 8001fd2:	bd70      	pop	{r4, r5, r6, pc}
    HW_TS_Stop( timer_id );
 8001fd4:	f7ff ff5c 	bl	8001e90 <HW_TS_Stop>
 8001fd8:	e7c6      	b.n	8001f68 <HW_TS_Start+0x18>
    RescheduleTimerList();
 8001fda:	f7ff fe47 	bl	8001c6c <RescheduleTimerList>
 8001fde:	e7ef      	b.n	8001fc0 <HW_TS_Start+0x70>
 8001fe0:	20000308 	.word	0x20000308
 8001fe4:	2000052c 	.word	0x2000052c
 8001fe8:	20000305 	.word	0x20000305
 8001fec:	20000304 	.word	0x20000304

08001ff0 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8001ff0:	b508      	push	{r3, lr}
  pTimerCallBack();
 8001ff2:	4790      	blx	r2

  return;
}
 8001ff4:	bd08      	pop	{r3, pc}
	...

08001ff8 <HW_TS_RTC_Wakeup_Handler>:
{
 8001ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ffa:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001ffe:	b672      	cpsid	i
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002000:	4b31      	ldr	r3, [pc, #196]	@ (80020c8 <HW_TS_RTC_Wakeup_Handler+0xd0>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	22ca      	movs	r2, #202	@ 0xca
 8002006:	625a      	str	r2, [r3, #36]	@ 0x24
 8002008:	2253      	movs	r2, #83	@ 0x53
 800200a:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 800200c:	689a      	ldr	r2, [r3, #8]
 800200e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002012:	609a      	str	r2, [r3, #8]
  local_current_running_timer_id = CurrentRunningTimerID;
 8002014:	4a2d      	ldr	r2, [pc, #180]	@ (80020cc <HW_TS_RTC_Wakeup_Handler+0xd4>)
 8002016:	7814      	ldrb	r4, [r2, #0]
 8002018:	b2e4      	uxtb	r4, r4
  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 800201a:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800201e:	00d1      	lsls	r1, r2, #3
 8002020:	4a2b      	ldr	r2, [pc, #172]	@ (80020d0 <HW_TS_RTC_Wakeup_Handler+0xd8>)
 8002022:	440a      	add	r2, r1
 8002024:	7b12      	ldrb	r2, [r2, #12]
 8002026:	b2d2      	uxtb	r2, r2
 8002028:	2a02      	cmp	r2, #2
 800202a:	d013      	beq.n	8002054 <HW_TS_RTC_Wakeup_Handler+0x5c>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 800202c:	68da      	ldr	r2, [r3, #12]
 800202e:	f012 0f04 	tst.w	r2, #4
 8002032:	d0fb      	beq.n	800202c <HW_TS_RTC_Wakeup_Handler+0x34>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002034:	68da      	ldr	r2, [r3, #12]
 8002036:	b2d2      	uxtb	r2, r2
 8002038:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800203c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 800203e:	4b25      	ldr	r3, [pc, #148]	@ (80020d4 <HW_TS_RTC_Wakeup_Handler+0xdc>)
 8002040:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002044:	60da      	str	r2, [r3, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002046:	f385 8810 	msr	PRIMASK, r5
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800204a:	4b1f      	ldr	r3, [pc, #124]	@ (80020c8 <HW_TS_RTC_Wakeup_Handler+0xd0>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	22ff      	movs	r2, #255	@ 0xff
 8002050:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002054:	4a1e      	ldr	r2, [pc, #120]	@ (80020d0 <HW_TS_RTC_Wakeup_Handler+0xd8>)
 8002056:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 800205a:	00cb      	lsls	r3, r1, #3
 800205c:	18d1      	adds	r1, r2, r3
 800205e:	58d7      	ldr	r7, [r2, r3]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8002060:	690e      	ldr	r6, [r1, #16]
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002062:	4b1d      	ldr	r3, [pc, #116]	@ (80020d8 <HW_TS_RTC_Wakeup_Handler+0xe0>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	b353      	cbz	r3, 80020be <HW_TS_RTC_Wakeup_Handler+0xc6>
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8002068:	7b4b      	ldrb	r3, [r1, #13]
 800206a:	b2db      	uxtb	r3, r3
 800206c:	2b01      	cmp	r3, #1
 800206e:	d010      	beq.n	8002092 <HW_TS_RTC_Wakeup_Handler+0x9a>
 8002070:	f385 8810 	msr	PRIMASK, r5
        HW_TS_Stop(local_current_running_timer_id);
 8002074:	4620      	mov	r0, r4
 8002076:	f7ff ff0b 	bl	8001e90 <HW_TS_Stop>
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800207a:	4b13      	ldr	r3, [pc, #76]	@ (80020c8 <HW_TS_RTC_Wakeup_Handler+0xd0>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	22ca      	movs	r2, #202	@ 0xca
 8002080:	625a      	str	r2, [r3, #36]	@ 0x24
 8002082:	2253      	movs	r2, #83	@ 0x53
 8002084:	625a      	str	r2, [r3, #36]	@ 0x24
      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8002086:	463a      	mov	r2, r7
 8002088:	4621      	mov	r1, r4
 800208a:	4630      	mov	r0, r6
 800208c:	f7ff ffb0 	bl	8001ff0 <HW_TS_RTC_Int_AppNot>
 8002090:	e7db      	b.n	800204a <HW_TS_RTC_Wakeup_Handler+0x52>
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8002092:	2101      	movs	r1, #1
 8002094:	4620      	mov	r0, r4
 8002096:	f7ff fcbd 	bl	8001a14 <UnlinkTimer>
 800209a:	f385 8810 	msr	PRIMASK, r5
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 800209e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80020a2:	00da      	lsls	r2, r3, #3
 80020a4:	4b0a      	ldr	r3, [pc, #40]	@ (80020d0 <HW_TS_RTC_Wakeup_Handler+0xd8>)
 80020a6:	4413      	add	r3, r2
 80020a8:	6859      	ldr	r1, [r3, #4]
 80020aa:	4620      	mov	r0, r4
 80020ac:	f7ff ff50 	bl	8001f50 <HW_TS_Start>
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80020b0:	4b05      	ldr	r3, [pc, #20]	@ (80020c8 <HW_TS_RTC_Wakeup_Handler+0xd0>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	22ca      	movs	r2, #202	@ 0xca
 80020b6:	625a      	str	r2, [r3, #36]	@ 0x24
 80020b8:	2253      	movs	r2, #83	@ 0x53
 80020ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80020bc:	e7e3      	b.n	8002086 <HW_TS_RTC_Wakeup_Handler+0x8e>
      RescheduleTimerList();
 80020be:	f7ff fdd5 	bl	8001c6c <RescheduleTimerList>
 80020c2:	f385 8810 	msr	PRIMASK, r5
}
 80020c6:	e7c0      	b.n	800204a <HW_TS_RTC_Wakeup_Handler+0x52>
 80020c8:	2000052c 	.word	0x2000052c
 80020cc:	20000305 	.word	0x20000305
 80020d0:	20000308 	.word	0x20000308
 80020d4:	58000800 	.word	0x58000800
 80020d8:	200002fe 	.word	0x200002fe

080020dc <linea_scan_for_pen>:
    
    return pos;
}

// Scan for pen
static void linea_scan_for_pen() {
 80020dc:	b510      	push	{r4, lr}
    static uint8_t scan_step = 0;
    static bool scanning_x = true;
    
    // Select coil
    if(scanning_x) {
 80020de:	4b28      	ldr	r3, [pc, #160]	@ (8002180 <linea_scan_for_pen+0xa4>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	b1fb      	cbz	r3, 8002124 <linea_scan_for_pen+0x48>
        linea_coil_select(scan_step, true);
 80020e4:	4c27      	ldr	r4, [pc, #156]	@ (8002184 <linea_scan_for_pen+0xa8>)
 80020e6:	2101      	movs	r1, #1
 80020e8:	7820      	ldrb	r0, [r4, #0]
 80020ea:	f000 f959 	bl	80023a0 <linea_coil_select>
        linea_pos_x.idx = scan_step;
 80020ee:	7822      	ldrb	r2, [r4, #0]
 80020f0:	4b25      	ldr	r3, [pc, #148]	@ (8002188 <linea_scan_for_pen+0xac>)
 80020f2:	601a      	str	r2, [r3, #0]
        linea_coil_select(scan_step, false);
        linea_pos_y.idx = scan_step;
    }
    
    // Take sample
    uint16_t sample = linea_simple_take_sample(false, linea_fstep);
 80020f4:	4b25      	ldr	r3, [pc, #148]	@ (800218c <linea_scan_for_pen+0xb0>)
 80020f6:	7819      	ldrb	r1, [r3, #0]
 80020f8:	2000      	movs	r0, #0
 80020fa:	f000 fbed 	bl	80028d8 <linea_simple_take_sample>
 80020fe:	4604      	mov	r4, r0
    
    // Check if pen is detected (threshold-based detection)
    if(sample > 100) { // Adjust threshold as needed
 8002100:	2864      	cmp	r0, #100	@ 0x64
 8002102:	d818      	bhi.n	8002136 <linea_scan_for_pen+0x5a>
        linea_fsm = LINEA_FSM_LOCKED;
        return;
    }
    
    // Move to next step
    scan_step++;
 8002104:	4a1f      	ldr	r2, [pc, #124]	@ (8002184 <linea_scan_for_pen+0xa8>)
 8002106:	7813      	ldrb	r3, [r2, #0]
 8002108:	3301      	adds	r3, #1
 800210a:	b2db      	uxtb	r3, r3
 800210c:	7013      	strb	r3, [r2, #0]
    
    if(scanning_x && scan_step >= LINEA_N_X_COIL) {
 800210e:	4a1c      	ldr	r2, [pc, #112]	@ (8002180 <linea_scan_for_pen+0xa4>)
 8002110:	7812      	ldrb	r2, [r2, #0]
 8002112:	b352      	cbz	r2, 800216a <linea_scan_for_pen+0x8e>
 8002114:	2b21      	cmp	r3, #33	@ 0x21
 8002116:	d928      	bls.n	800216a <linea_scan_for_pen+0x8e>
        scanning_x = false;
 8002118:	2300      	movs	r3, #0
 800211a:	4a19      	ldr	r2, [pc, #100]	@ (8002180 <linea_scan_for_pen+0xa4>)
 800211c:	7013      	strb	r3, [r2, #0]
        scan_step = 0;
 800211e:	4a19      	ldr	r2, [pc, #100]	@ (8002184 <linea_scan_for_pen+0xa8>)
 8002120:	7013      	strb	r3, [r2, #0]
 8002122:	e01d      	b.n	8002160 <linea_scan_for_pen+0x84>
        linea_coil_select(scan_step, false);
 8002124:	4c17      	ldr	r4, [pc, #92]	@ (8002184 <linea_scan_for_pen+0xa8>)
 8002126:	2100      	movs	r1, #0
 8002128:	7820      	ldrb	r0, [r4, #0]
 800212a:	f000 f939 	bl	80023a0 <linea_coil_select>
        linea_pos_y.idx = scan_step;
 800212e:	7822      	ldrb	r2, [r4, #0]
 8002130:	4b17      	ldr	r3, [pc, #92]	@ (8002190 <linea_scan_for_pen+0xb4>)
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	e7de      	b.n	80020f4 <linea_scan_for_pen+0x18>
        LINEA_UsrLog("Pen detected! X:%d, Y:%d, Sample:%d", 
 8002136:	4817      	ldr	r0, [pc, #92]	@ (8002194 <linea_scan_for_pen+0xb8>)
 8002138:	f008 fa0e 	bl	800a558 <iprintf>
 800213c:	4b10      	ldr	r3, [pc, #64]	@ (8002180 <linea_scan_for_pen+0xa4>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	b17b      	cbz	r3, 8002162 <linea_scan_for_pen+0x86>
 8002142:	4a10      	ldr	r2, [pc, #64]	@ (8002184 <linea_scan_for_pen+0xa8>)
 8002144:	7811      	ldrb	r1, [r2, #0]
 8002146:	b973      	cbnz	r3, 8002166 <linea_scan_for_pen+0x8a>
 8002148:	4b0e      	ldr	r3, [pc, #56]	@ (8002184 <linea_scan_for_pen+0xa8>)
 800214a:	781a      	ldrb	r2, [r3, #0]
 800214c:	4623      	mov	r3, r4
 800214e:	4812      	ldr	r0, [pc, #72]	@ (8002198 <linea_scan_for_pen+0xbc>)
 8002150:	f008 fa02 	bl	800a558 <iprintf>
 8002154:	200a      	movs	r0, #10
 8002156:	f008 fa11 	bl	800a57c <putchar>
        linea_fsm = LINEA_FSM_LOCKED;
 800215a:	4b10      	ldr	r3, [pc, #64]	@ (800219c <linea_scan_for_pen+0xc0>)
 800215c:	2202      	movs	r2, #2
 800215e:	701a      	strb	r2, [r3, #0]
    } else if(!scanning_x && scan_step >= LINEA_N_Y_COIL) {
        scanning_x = true;
        scan_step = 0;
    }
}
 8002160:	bd10      	pop	{r4, pc}
        LINEA_UsrLog("Pen detected! X:%d, Y:%d, Sample:%d", 
 8002162:	2100      	movs	r1, #0
 8002164:	e7ef      	b.n	8002146 <linea_scan_for_pen+0x6a>
 8002166:	2200      	movs	r2, #0
 8002168:	e7f0      	b.n	800214c <linea_scan_for_pen+0x70>
    } else if(!scanning_x && scan_step >= LINEA_N_Y_COIL) {
 800216a:	2a00      	cmp	r2, #0
 800216c:	d1f8      	bne.n	8002160 <linea_scan_for_pen+0x84>
 800216e:	2b2c      	cmp	r3, #44	@ 0x2c
 8002170:	d9f6      	bls.n	8002160 <linea_scan_for_pen+0x84>
        scanning_x = true;
 8002172:	4b03      	ldr	r3, [pc, #12]	@ (8002180 <linea_scan_for_pen+0xa4>)
 8002174:	2201      	movs	r2, #1
 8002176:	701a      	strb	r2, [r3, #0]
        scan_step = 0;
 8002178:	4b02      	ldr	r3, [pc, #8]	@ (8002184 <linea_scan_for_pen+0xa8>)
 800217a:	2200      	movs	r2, #0
 800217c:	701a      	strb	r2, [r3, #0]
 800217e:	e7ef      	b.n	8002160 <linea_scan_for_pen+0x84>
 8002180:	20000012 	.word	0x20000012
 8002184:	20000398 	.word	0x20000398
 8002188:	20000014 	.word	0x20000014
 800218c:	200003a0 	.word	0x200003a0
 8002190:	200003a4 	.word	0x200003a4
 8002194:	0800b4cc 	.word	0x0800b4cc
 8002198:	0800b4d8 	.word	0x0800b4d8
 800219c:	200003b0 	.word	0x200003b0

080021a0 <linea_init>:
void linea_init() {
 80021a0:	b538      	push	{r3, r4, r5, lr}
    LINEA_UsrLog("Initializing Linea system...");
 80021a2:	4c14      	ldr	r4, [pc, #80]	@ (80021f4 <linea_init+0x54>)
 80021a4:	4620      	mov	r0, r4
 80021a6:	f008 f9d7 	bl	800a558 <iprintf>
 80021aa:	4813      	ldr	r0, [pc, #76]	@ (80021f8 <linea_init+0x58>)
 80021ac:	f008 f9d4 	bl	800a558 <iprintf>
 80021b0:	200a      	movs	r0, #10
 80021b2:	f008 f9e3 	bl	800a57c <putchar>
    linea_TIM_init();
 80021b6:	f000 faeb 	bl	8002790 <linea_TIM_init>
    linea_ADC_init();
 80021ba:	f000 fb0b 	bl	80027d4 <linea_ADC_init>
    linea_pos_x.idx = 0;
 80021be:	4b0f      	ldr	r3, [pc, #60]	@ (80021fc <linea_init+0x5c>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
    linea_pos_x.val = 0.0f;
 80021c4:	2100      	movs	r1, #0
 80021c6:	6059      	str	r1, [r3, #4]
    linea_pos_x.x_yn = true;
 80021c8:	2501      	movs	r5, #1
 80021ca:	721d      	strb	r5, [r3, #8]
    linea_pos_y.idx = 0;
 80021cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002200 <linea_init+0x60>)
 80021ce:	601a      	str	r2, [r3, #0]
    linea_pos_y.val = 0.0f;
 80021d0:	6059      	str	r1, [r3, #4]
    linea_pos_y.x_yn = false;
 80021d2:	721a      	strb	r2, [r3, #8]
    linea_set_freq(LINEA_TIM_F_CENTER);
 80021d4:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8002204 <linea_init+0x64>
 80021d8:	f000 fb0c 	bl	80027f4 <linea_set_freq>
    linea_fsm = LINEA_FSM_SEARCH;
 80021dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002208 <linea_init+0x68>)
 80021de:	701d      	strb	r5, [r3, #0]
    LINEA_UsrLog("Linea system initialized successfully");
 80021e0:	4620      	mov	r0, r4
 80021e2:	f008 f9b9 	bl	800a558 <iprintf>
 80021e6:	4809      	ldr	r0, [pc, #36]	@ (800220c <linea_init+0x6c>)
 80021e8:	f008 f9b6 	bl	800a558 <iprintf>
 80021ec:	200a      	movs	r0, #10
 80021ee:	f008 f9c5 	bl	800a57c <putchar>
}
 80021f2:	bd38      	pop	{r3, r4, r5, pc}
 80021f4:	0800b4cc 	.word	0x0800b4cc
 80021f8:	0800b4fc 	.word	0x0800b4fc
 80021fc:	20000014 	.word	0x20000014
 8002200:	200003a4 	.word	0x200003a4
 8002204:	48f42400 	.word	0x48f42400
 8002208:	200003b0 	.word	0x200003b0
 800220c:	0800b51c 	.word	0x0800b51c

08002210 <linea_get_position>:
linea_position_t linea_get_position(uint8_t fstep, int lastpos, bool x_yn) {
 8002210:	b538      	push	{r3, r4, r5, lr}
 8002212:	4604      	mov	r4, r0
 8002214:	460d      	mov	r5, r1
    if(x_yn) {
 8002216:	b31b      	cbz	r3, 8002260 <linea_get_position+0x50>
        pos = linea_pos_x;
 8002218:	4b14      	ldr	r3, [pc, #80]	@ (800226c <linea_get_position+0x5c>)
 800221a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800221e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    linea_fstep = fstep;
 8002222:	4b13      	ldr	r3, [pc, #76]	@ (8002270 <linea_get_position+0x60>)
 8002224:	701d      	strb	r5, [r3, #0]
    linea_freq = LINEA_TIM_F_MIN + (fstep * LINEA_TIM_F_STEP);
 8002226:	ee07 5a90 	vmov	s15, r5
 800222a:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800222e:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8002274 <linea_get_position+0x64>
 8002232:	ee20 0a27 	vmul.f32	s0, s0, s15
 8002236:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8002278 <linea_get_position+0x68>
 800223a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800223e:	4b0f      	ldr	r3, [pc, #60]	@ (800227c <linea_get_position+0x6c>)
 8002240:	ed83 0a00 	vstr	s0, [r3]
    linea_set_freq(linea_freq);
 8002244:	f000 fad6 	bl	80027f4 <linea_set_freq>
    uint16_t sample = linea_simple_take_sample(false, fstep);
 8002248:	4629      	mov	r1, r5
 800224a:	2000      	movs	r0, #0
 800224c:	f000 fb44 	bl	80028d8 <linea_simple_take_sample>
 8002250:	ee07 0a90 	vmov	s15, r0
    pos.val = (float)sample;
 8002254:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002258:	edc4 7a01 	vstr	s15, [r4, #4]
}
 800225c:	4620      	mov	r0, r4
 800225e:	bd38      	pop	{r3, r4, r5, pc}
        pos = linea_pos_y;
 8002260:	4b07      	ldr	r3, [pc, #28]	@ (8002280 <linea_get_position+0x70>)
 8002262:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002266:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800226a:	e7da      	b.n	8002222 <linea_get_position+0x12>
 800226c:	20000014 	.word	0x20000014
 8002270:	200003a0 	.word	0x200003a0
 8002274:	47435000 	.word	0x47435000
 8002278:	47c35000 	.word	0x47c35000
 800227c:	2000039c 	.word	0x2000039c
 8002280:	200003a4 	.word	0x200003a4

08002284 <linea_track_pen>:

// Track pen position
static void linea_track_pen() {
 8002284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002288:	ed2d 8b02 	vpush	{d8}
 800228c:	b08a      	sub	sp, #40	@ 0x28
    // Get current position
    linea_position_t x_pos = linea_get_position(linea_fstep, linea_pos_x.idx, true);
 800228e:	af07      	add	r7, sp, #28
 8002290:	4e30      	ldr	r6, [pc, #192]	@ (8002354 <linea_track_pen+0xd0>)
 8002292:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ 800236c <linea_track_pen+0xe8>
 8002296:	2301      	movs	r3, #1
 8002298:	6832      	ldr	r2, [r6, #0]
 800229a:	f898 1000 	ldrb.w	r1, [r8]
 800229e:	4638      	mov	r0, r7
 80022a0:	f7ff ffb6 	bl	8002210 <linea_get_position>
    linea_position_t y_pos = linea_get_position(linea_fstep, linea_pos_y.idx, false);
 80022a4:	ad04      	add	r5, sp, #16
 80022a6:	4c2c      	ldr	r4, [pc, #176]	@ (8002358 <linea_track_pen+0xd4>)
 80022a8:	2300      	movs	r3, #0
 80022aa:	6822      	ldr	r2, [r4, #0]
 80022ac:	f898 1000 	ldrb.w	r1, [r8]
 80022b0:	4628      	mov	r0, r5
 80022b2:	f7ff ffad 	bl	8002210 <linea_get_position>
    
    // Update stored positions
    linea_pos_x = x_pos;
 80022b6:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 80022ba:	e886 0007 	stmia.w	r6, {r0, r1, r2}
    linea_pos_y = y_pos;
 80022be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    
    // Create report
    linea_report_t report;
    report.xpos = (uint16_t)(x_pos.val * 10); // Scale as needed
 80022c6:	ed9d 8a08 	vldr	s16, [sp, #32]
 80022ca:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 80022ce:	ee28 7a27 	vmul.f32	s14, s16, s15
 80022d2:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80022d6:	ee17 3a10 	vmov	r3, s14
 80022da:	f8ad 3000 	strh.w	r3, [sp]
    report.ypos = (uint16_t)(y_pos.val * 10); // Scale as needed
 80022de:	eddd 8a05 	vldr	s17, [sp, #20]
 80022e2:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80022e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022ea:	ee17 3a90 	vmov	r3, s15
 80022ee:	f8ad 3002 	strh.w	r3, [sp, #2]
    report.tip = 1000; // Default pressure
 80022f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022f6:	f8ad 300a 	strh.w	r3, [sp, #10]
    report.xtilt = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	f8ad 3004 	strh.w	r3, [sp, #4]
    report.ytilt = 0;
 8002300:	f8ad 3006 	strh.w	r3, [sp, #6]
    report.rotate = 0;
 8002304:	f8ad 3008 	strh.w	r3, [sp, #8]
    report.tail = 0;
 8002308:	f8ad 300c 	strh.w	r3, [sp, #12]
    report.keys = 0;
 800230c:	f8ad 300e 	strh.w	r3, [sp, #14]
    
    // Transmit report
    linea_transmit(&report);
 8002310:	4668      	mov	r0, sp
 8002312:	f000 fb35 	bl	8002980 <linea_transmit>
    
    // Check if pen is still detected
    if(x_pos.val < 50 && y_pos.val < 50) { // Adjust threshold as needed
 8002316:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800235c <linea_track_pen+0xd8>
 800231a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800231e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002322:	d504      	bpl.n	800232e <linea_track_pen+0xaa>
 8002324:	eef4 8ae7 	vcmpe.f32	s17, s15
 8002328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800232c:	d404      	bmi.n	8002338 <linea_track_pen+0xb4>
        LINEA_UsrLog("Pen lost, returning to search mode");
        linea_fsm = LINEA_FSM_SEARCH;
    }
}
 800232e:	b00a      	add	sp, #40	@ 0x28
 8002330:	ecbd 8b02 	vpop	{d8}
 8002334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        LINEA_UsrLog("Pen lost, returning to search mode");
 8002338:	4809      	ldr	r0, [pc, #36]	@ (8002360 <linea_track_pen+0xdc>)
 800233a:	f008 f90d 	bl	800a558 <iprintf>
 800233e:	4809      	ldr	r0, [pc, #36]	@ (8002364 <linea_track_pen+0xe0>)
 8002340:	f008 f90a 	bl	800a558 <iprintf>
 8002344:	200a      	movs	r0, #10
 8002346:	f008 f919 	bl	800a57c <putchar>
        linea_fsm = LINEA_FSM_SEARCH;
 800234a:	4b07      	ldr	r3, [pc, #28]	@ (8002368 <linea_track_pen+0xe4>)
 800234c:	2201      	movs	r2, #1
 800234e:	701a      	strb	r2, [r3, #0]
}
 8002350:	e7ed      	b.n	800232e <linea_track_pen+0xaa>
 8002352:	bf00      	nop
 8002354:	20000014 	.word	0x20000014
 8002358:	200003a4 	.word	0x200003a4
 800235c:	42480000 	.word	0x42480000
 8002360:	0800b4cc 	.word	0x0800b4cc
 8002364:	0800b544 	.word	0x0800b544
 8002368:	200003b0 	.word	0x200003b0
 800236c:	200003a0 	.word	0x200003a0

08002370 <linea_cycle>:
void linea_cycle() {
 8002370:	b508      	push	{r3, lr}
    switch(linea_fsm) {
 8002372:	4b0a      	ldr	r3, [pc, #40]	@ (800239c <linea_cycle+0x2c>)
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d005      	beq.n	8002386 <linea_cycle+0x16>
 800237a:	2b02      	cmp	r3, #2
 800237c:	d006      	beq.n	800238c <linea_cycle+0x1c>
 800237e:	b943      	cbnz	r3, 8002392 <linea_cycle+0x22>
            linea_init();
 8002380:	f7ff ff0e 	bl	80021a0 <linea_init>
}
 8002384:	bd08      	pop	{r3, pc}
            linea_scan_for_pen();
 8002386:	f7ff fea9 	bl	80020dc <linea_scan_for_pen>
            break;
 800238a:	e7fb      	b.n	8002384 <linea_cycle+0x14>
            linea_track_pen();
 800238c:	f7ff ff7a 	bl	8002284 <linea_track_pen>
            break;
 8002390:	e7f8      	b.n	8002384 <linea_cycle+0x14>
            linea_fsm = LINEA_FSM_INIT;
 8002392:	4b02      	ldr	r3, [pc, #8]	@ (800239c <linea_cycle+0x2c>)
 8002394:	2200      	movs	r2, #0
 8002396:	701a      	strb	r2, [r3, #0]
}
 8002398:	e7f4      	b.n	8002384 <linea_cycle+0x14>
 800239a:	bf00      	nop
 800239c:	200003b0 	.word	0x200003b0

080023a0 <linea_coil_select>:
    E0N_Pin, E1N_Pin, E2N_Pin,
    E3N_Pin, E4N_Pin, E5N_Pin
};

// Coil selection function for STM32WB55 Linea board
void linea_coil_select(int id, bool x_yn){
 80023a0:	b510      	push	{r4, lr}
 80023a2:	b082      	sub	sp, #8
    uint8_t S = 0;
    GPIO_PinState ExN[LINEA_N_EXN];
    
    // Default state is high (disabled)
    for (int i = 0; i < LINEA_N_EXN; i++) {
 80023a4:	2300      	movs	r3, #0
 80023a6:	e006      	b.n	80023b6 <linea_coil_select+0x16>
        ExN[i] = GPIO_PIN_SET;
 80023a8:	f103 0208 	add.w	r2, r3, #8
 80023ac:	446a      	add	r2, sp
 80023ae:	2401      	movs	r4, #1
 80023b0:	f802 4c08 	strb.w	r4, [r2, #-8]
    for (int i = 0; i < LINEA_N_EXN; i++) {
 80023b4:	4423      	add	r3, r4
 80023b6:	2b05      	cmp	r3, #5
 80023b8:	d9f6      	bls.n	80023a8 <linea_coil_select+0x8>
    }

    if(x_yn) {
 80023ba:	2900      	cmp	r1, #0
 80023bc:	f000 80d5 	beq.w	800256a <linea_coil_select+0x1ca>
        // X Coils
        if(id >= LINEA_N_X_COIL) {
 80023c0:	2821      	cmp	r0, #33	@ 0x21
 80023c2:	f200 81df 	bhi.w	8002784 <linea_coil_select+0x3e4>
            LINEA_ErrLog("Invalid X Coil ID: %d", id);
            return;
        }
        
        // X coil mapping for STM32WB55 Linea board
        switch(id) {
 80023c6:	2821      	cmp	r0, #33	@ 0x21
 80023c8:	f200 81dc 	bhi.w	8002784 <linea_coil_select+0x3e4>
 80023cc:	e8df f000 	tbb	[pc, r0]
 80023d0:	36312c11 	.word	0x36312c11
 80023d4:	4a45403b 	.word	0x4a45403b
 80023d8:	5d58534f 	.word	0x5d58534f
 80023dc:	716c6762 	.word	0x716c6762
 80023e0:	847f7a76 	.word	0x847f7a76
 80023e4:	98938e89 	.word	0x98938e89
 80023e8:	aba6a19d 	.word	0xaba6a19d
 80023ec:	bfbab5b0 	.word	0xbfbab5b0
 80023f0:	c8c4      	.short	0xc8c4
            case 0:  ExN[0] = GPIO_PIN_RESET; S = 0; break; // U1
 80023f2:	2400      	movs	r4, #0
 80023f4:	f88d 4000 	strb.w	r4, [sp]
                return;
        }
    }
    
    // Set selection pins (S0, S1, S2)
    HAL_GPIO_WritePin(S0_GPIO_Port, S0_Pin, (S & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80023f8:	f004 0201 	and.w	r2, r4, #1
 80023fc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002400:	48b7      	ldr	r0, [pc, #732]	@ (80026e0 <linea_coil_select+0x340>)
 8002402:	f001 fedd 	bl	80041c0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, ((S >> 1) & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002406:	f3c4 0240 	ubfx	r2, r4, #1, #1
 800240a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800240e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002412:	f001 fed5 	bl	80041c0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, ((S >> 2) & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002416:	08a2      	lsrs	r2, r4, #2
 8002418:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800241c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002420:	f001 fece 	bl	80041c0 <HAL_GPIO_WritePin>
    
    // Set enable pins (ExN)
    for (int i = 0; i < LINEA_N_EXN; i++) {
 8002424:	2400      	movs	r4, #0
 8002426:	e1ab      	b.n	8002780 <linea_coil_select+0x3e0>
            case 1:  ExN[0] = GPIO_PIN_RESET; S = 1; break;
 8002428:	2300      	movs	r3, #0
 800242a:	f88d 3000 	strb.w	r3, [sp]
 800242e:	2401      	movs	r4, #1
 8002430:	e7e2      	b.n	80023f8 <linea_coil_select+0x58>
            case 2:  ExN[0] = GPIO_PIN_RESET; S = 2; break;
 8002432:	2300      	movs	r3, #0
 8002434:	f88d 3000 	strb.w	r3, [sp]
 8002438:	2402      	movs	r4, #2
 800243a:	e7dd      	b.n	80023f8 <linea_coil_select+0x58>
            case 3:  ExN[0] = GPIO_PIN_RESET; S = 3; break;
 800243c:	2300      	movs	r3, #0
 800243e:	f88d 3000 	strb.w	r3, [sp]
 8002442:	2403      	movs	r4, #3
 8002444:	e7d8      	b.n	80023f8 <linea_coil_select+0x58>
            case 4:  ExN[0] = GPIO_PIN_RESET; S = 4; break;
 8002446:	2300      	movs	r3, #0
 8002448:	f88d 3000 	strb.w	r3, [sp]
 800244c:	2404      	movs	r4, #4
 800244e:	e7d3      	b.n	80023f8 <linea_coil_select+0x58>
            case 5:  ExN[0] = GPIO_PIN_RESET; S = 5; break;
 8002450:	2300      	movs	r3, #0
 8002452:	f88d 3000 	strb.w	r3, [sp]
 8002456:	2405      	movs	r4, #5
 8002458:	e7ce      	b.n	80023f8 <linea_coil_select+0x58>
            case 6:  ExN[0] = GPIO_PIN_RESET; S = 6; break;
 800245a:	2300      	movs	r3, #0
 800245c:	f88d 3000 	strb.w	r3, [sp]
 8002460:	2406      	movs	r4, #6
 8002462:	e7c9      	b.n	80023f8 <linea_coil_select+0x58>
            case 7:  ExN[0] = GPIO_PIN_RESET; S = 7; break;
 8002464:	2300      	movs	r3, #0
 8002466:	f88d 3000 	strb.w	r3, [sp]
 800246a:	2407      	movs	r4, #7
 800246c:	e7c4      	b.n	80023f8 <linea_coil_select+0x58>
            case 8:  ExN[1] = GPIO_PIN_RESET; S = 0; break; // U2
 800246e:	2400      	movs	r4, #0
 8002470:	f88d 4001 	strb.w	r4, [sp, #1]
 8002474:	e7c0      	b.n	80023f8 <linea_coil_select+0x58>
            case 9:  ExN[1] = GPIO_PIN_RESET; S = 1; break;
 8002476:	2300      	movs	r3, #0
 8002478:	f88d 3001 	strb.w	r3, [sp, #1]
 800247c:	2401      	movs	r4, #1
 800247e:	e7bb      	b.n	80023f8 <linea_coil_select+0x58>
            case 10: ExN[1] = GPIO_PIN_RESET; S = 2; break;
 8002480:	2300      	movs	r3, #0
 8002482:	f88d 3001 	strb.w	r3, [sp, #1]
 8002486:	2402      	movs	r4, #2
 8002488:	e7b6      	b.n	80023f8 <linea_coil_select+0x58>
            case 11: ExN[1] = GPIO_PIN_RESET; S = 3; break;
 800248a:	2300      	movs	r3, #0
 800248c:	f88d 3001 	strb.w	r3, [sp, #1]
 8002490:	2403      	movs	r4, #3
 8002492:	e7b1      	b.n	80023f8 <linea_coil_select+0x58>
            case 12: ExN[1] = GPIO_PIN_RESET; S = 4; break;
 8002494:	2300      	movs	r3, #0
 8002496:	f88d 3001 	strb.w	r3, [sp, #1]
 800249a:	2404      	movs	r4, #4
 800249c:	e7ac      	b.n	80023f8 <linea_coil_select+0x58>
            case 13: ExN[1] = GPIO_PIN_RESET; S = 5; break;
 800249e:	2300      	movs	r3, #0
 80024a0:	f88d 3001 	strb.w	r3, [sp, #1]
 80024a4:	2405      	movs	r4, #5
 80024a6:	e7a7      	b.n	80023f8 <linea_coil_select+0x58>
            case 14: ExN[1] = GPIO_PIN_RESET; S = 6; break;
 80024a8:	2300      	movs	r3, #0
 80024aa:	f88d 3001 	strb.w	r3, [sp, #1]
 80024ae:	2406      	movs	r4, #6
 80024b0:	e7a2      	b.n	80023f8 <linea_coil_select+0x58>
            case 15: ExN[1] = GPIO_PIN_RESET; S = 7; break;
 80024b2:	2300      	movs	r3, #0
 80024b4:	f88d 3001 	strb.w	r3, [sp, #1]
 80024b8:	2407      	movs	r4, #7
 80024ba:	e79d      	b.n	80023f8 <linea_coil_select+0x58>
            case 16: ExN[2] = GPIO_PIN_RESET; S = 0; break; // U3
 80024bc:	2400      	movs	r4, #0
 80024be:	f88d 4002 	strb.w	r4, [sp, #2]
 80024c2:	e799      	b.n	80023f8 <linea_coil_select+0x58>
            case 17: ExN[2] = GPIO_PIN_RESET; S = 1; break;
 80024c4:	2300      	movs	r3, #0
 80024c6:	f88d 3002 	strb.w	r3, [sp, #2]
 80024ca:	2401      	movs	r4, #1
 80024cc:	e794      	b.n	80023f8 <linea_coil_select+0x58>
            case 18: ExN[2] = GPIO_PIN_RESET; S = 2; break;
 80024ce:	2300      	movs	r3, #0
 80024d0:	f88d 3002 	strb.w	r3, [sp, #2]
 80024d4:	2402      	movs	r4, #2
 80024d6:	e78f      	b.n	80023f8 <linea_coil_select+0x58>
            case 19: ExN[2] = GPIO_PIN_RESET; S = 3; break;
 80024d8:	2300      	movs	r3, #0
 80024da:	f88d 3002 	strb.w	r3, [sp, #2]
 80024de:	2403      	movs	r4, #3
 80024e0:	e78a      	b.n	80023f8 <linea_coil_select+0x58>
            case 20: ExN[2] = GPIO_PIN_RESET; S = 4; break;
 80024e2:	2300      	movs	r3, #0
 80024e4:	f88d 3002 	strb.w	r3, [sp, #2]
 80024e8:	2404      	movs	r4, #4
 80024ea:	e785      	b.n	80023f8 <linea_coil_select+0x58>
            case 21: ExN[2] = GPIO_PIN_RESET; S = 5; break;
 80024ec:	2300      	movs	r3, #0
 80024ee:	f88d 3002 	strb.w	r3, [sp, #2]
 80024f2:	2405      	movs	r4, #5
 80024f4:	e780      	b.n	80023f8 <linea_coil_select+0x58>
            case 22: ExN[2] = GPIO_PIN_RESET; S = 6; break;
 80024f6:	2300      	movs	r3, #0
 80024f8:	f88d 3002 	strb.w	r3, [sp, #2]
 80024fc:	2406      	movs	r4, #6
 80024fe:	e77b      	b.n	80023f8 <linea_coil_select+0x58>
            case 23: ExN[2] = GPIO_PIN_RESET; S = 7; break;
 8002500:	2300      	movs	r3, #0
 8002502:	f88d 3002 	strb.w	r3, [sp, #2]
 8002506:	2407      	movs	r4, #7
 8002508:	e776      	b.n	80023f8 <linea_coil_select+0x58>
            case 24: ExN[3] = GPIO_PIN_RESET; S = 0; break; // U4
 800250a:	2400      	movs	r4, #0
 800250c:	f88d 4003 	strb.w	r4, [sp, #3]
 8002510:	e772      	b.n	80023f8 <linea_coil_select+0x58>
            case 25: ExN[3] = GPIO_PIN_RESET; S = 1; break;
 8002512:	2300      	movs	r3, #0
 8002514:	f88d 3003 	strb.w	r3, [sp, #3]
 8002518:	2401      	movs	r4, #1
 800251a:	e76d      	b.n	80023f8 <linea_coil_select+0x58>
            case 26: ExN[3] = GPIO_PIN_RESET; S = 2; break;
 800251c:	2300      	movs	r3, #0
 800251e:	f88d 3003 	strb.w	r3, [sp, #3]
 8002522:	2402      	movs	r4, #2
 8002524:	e768      	b.n	80023f8 <linea_coil_select+0x58>
            case 27: ExN[3] = GPIO_PIN_RESET; S = 3; break;
 8002526:	2300      	movs	r3, #0
 8002528:	f88d 3003 	strb.w	r3, [sp, #3]
 800252c:	2403      	movs	r4, #3
 800252e:	e763      	b.n	80023f8 <linea_coil_select+0x58>
            case 28: ExN[3] = GPIO_PIN_RESET; S = 4; break;
 8002530:	2300      	movs	r3, #0
 8002532:	f88d 3003 	strb.w	r3, [sp, #3]
 8002536:	2404      	movs	r4, #4
 8002538:	e75e      	b.n	80023f8 <linea_coil_select+0x58>
            case 29: ExN[3] = GPIO_PIN_RESET; S = 5; break;
 800253a:	2300      	movs	r3, #0
 800253c:	f88d 3003 	strb.w	r3, [sp, #3]
 8002540:	2405      	movs	r4, #5
 8002542:	e759      	b.n	80023f8 <linea_coil_select+0x58>
            case 30: ExN[3] = GPIO_PIN_RESET; S = 6; break;
 8002544:	2300      	movs	r3, #0
 8002546:	f88d 3003 	strb.w	r3, [sp, #3]
 800254a:	2406      	movs	r4, #6
 800254c:	e754      	b.n	80023f8 <linea_coil_select+0x58>
            case 31: ExN[3] = GPIO_PIN_RESET; S = 7; break;
 800254e:	2300      	movs	r3, #0
 8002550:	f88d 3003 	strb.w	r3, [sp, #3]
 8002554:	2407      	movs	r4, #7
 8002556:	e74f      	b.n	80023f8 <linea_coil_select+0x58>
            case 32: ExN[4] = GPIO_PIN_RESET; S = 0; break; // U5
 8002558:	2400      	movs	r4, #0
 800255a:	f88d 4004 	strb.w	r4, [sp, #4]
 800255e:	e74b      	b.n	80023f8 <linea_coil_select+0x58>
            case 33: ExN[4] = GPIO_PIN_RESET; S = 1; break;
 8002560:	2300      	movs	r3, #0
 8002562:	f88d 3004 	strb.w	r3, [sp, #4]
 8002566:	2401      	movs	r4, #1
 8002568:	e746      	b.n	80023f8 <linea_coil_select+0x58>
        if(id >= LINEA_N_Y_COIL) {
 800256a:	282c      	cmp	r0, #44	@ 0x2c
 800256c:	f200 810a 	bhi.w	8002784 <linea_coil_select+0x3e4>
        switch (id) {
 8002570:	282c      	cmp	r0, #44	@ 0x2c
 8002572:	f200 8107 	bhi.w	8002784 <linea_coil_select+0x3e4>
 8002576:	e8df f000 	tbb	[pc, r0]
 800257a:	1c17      	.short	0x1c17
 800257c:	302b2621 	.word	0x302b2621
 8002580:	433e3935 	.word	0x433e3935
 8002584:	57524d48 	.word	0x57524d48
 8002588:	6a65605c 	.word	0x6a65605c
 800258c:	7e79746f 	.word	0x7e79746f
 8002590:	918c8783 	.word	0x918c8783
 8002594:	a5a09b96 	.word	0xa5a09b96
 8002598:	bab5aeaa 	.word	0xbab5aeaa
 800259c:	cec9c4bf 	.word	0xcec9c4bf
 80025a0:	e1dcd7d3 	.word	0xe1dcd7d3
 80025a4:	ebe6      	.short	0xebe6
 80025a6:	f0          	.byte	0xf0
 80025a7:	00          	.byte	0x00
            case 0:  ExN[0] = GPIO_PIN_RESET; S = 2; break; // U1
 80025a8:	2300      	movs	r3, #0
 80025aa:	f88d 3000 	strb.w	r3, [sp]
 80025ae:	2402      	movs	r4, #2
 80025b0:	e722      	b.n	80023f8 <linea_coil_select+0x58>
            case 1:  ExN[0] = GPIO_PIN_RESET; S = 3; break;
 80025b2:	2300      	movs	r3, #0
 80025b4:	f88d 3000 	strb.w	r3, [sp]
 80025b8:	2403      	movs	r4, #3
 80025ba:	e71d      	b.n	80023f8 <linea_coil_select+0x58>
            case 2:  ExN[0] = GPIO_PIN_RESET; S = 4; break;
 80025bc:	2300      	movs	r3, #0
 80025be:	f88d 3000 	strb.w	r3, [sp]
 80025c2:	2404      	movs	r4, #4
 80025c4:	e718      	b.n	80023f8 <linea_coil_select+0x58>
            case 3:  ExN[0] = GPIO_PIN_RESET; S = 5; break;
 80025c6:	2300      	movs	r3, #0
 80025c8:	f88d 3000 	strb.w	r3, [sp]
 80025cc:	2405      	movs	r4, #5
 80025ce:	e713      	b.n	80023f8 <linea_coil_select+0x58>
            case 4:  ExN[0] = GPIO_PIN_RESET; S = 6; break;
 80025d0:	2300      	movs	r3, #0
 80025d2:	f88d 3000 	strb.w	r3, [sp]
 80025d6:	2406      	movs	r4, #6
 80025d8:	e70e      	b.n	80023f8 <linea_coil_select+0x58>
            case 5:  ExN[0] = GPIO_PIN_RESET; S = 7; break;
 80025da:	2300      	movs	r3, #0
 80025dc:	f88d 3000 	strb.w	r3, [sp]
 80025e0:	2407      	movs	r4, #7
 80025e2:	e709      	b.n	80023f8 <linea_coil_select+0x58>
            case 6:  ExN[1] = GPIO_PIN_RESET; S = 0; break; // U2
 80025e4:	2400      	movs	r4, #0
 80025e6:	f88d 4001 	strb.w	r4, [sp, #1]
 80025ea:	e705      	b.n	80023f8 <linea_coil_select+0x58>
            case 7:  ExN[1] = GPIO_PIN_RESET; S = 1; break;
 80025ec:	2300      	movs	r3, #0
 80025ee:	f88d 3001 	strb.w	r3, [sp, #1]
 80025f2:	2401      	movs	r4, #1
 80025f4:	e700      	b.n	80023f8 <linea_coil_select+0x58>
            case 8:  ExN[1] = GPIO_PIN_RESET; S = 2; break;
 80025f6:	2300      	movs	r3, #0
 80025f8:	f88d 3001 	strb.w	r3, [sp, #1]
 80025fc:	2402      	movs	r4, #2
 80025fe:	e6fb      	b.n	80023f8 <linea_coil_select+0x58>
            case 9:  ExN[1] = GPIO_PIN_RESET; S = 3; break;
 8002600:	2300      	movs	r3, #0
 8002602:	f88d 3001 	strb.w	r3, [sp, #1]
 8002606:	2403      	movs	r4, #3
 8002608:	e6f6      	b.n	80023f8 <linea_coil_select+0x58>
            case 10: ExN[1] = GPIO_PIN_RESET; S = 4; break;
 800260a:	2300      	movs	r3, #0
 800260c:	f88d 3001 	strb.w	r3, [sp, #1]
 8002610:	2404      	movs	r4, #4
 8002612:	e6f1      	b.n	80023f8 <linea_coil_select+0x58>
            case 11: ExN[1] = GPIO_PIN_RESET; S = 5; break;
 8002614:	2300      	movs	r3, #0
 8002616:	f88d 3001 	strb.w	r3, [sp, #1]
 800261a:	2405      	movs	r4, #5
 800261c:	e6ec      	b.n	80023f8 <linea_coil_select+0x58>
            case 12: ExN[1] = GPIO_PIN_RESET; S = 6; break;
 800261e:	2300      	movs	r3, #0
 8002620:	f88d 3001 	strb.w	r3, [sp, #1]
 8002624:	2406      	movs	r4, #6
 8002626:	e6e7      	b.n	80023f8 <linea_coil_select+0x58>
            case 13: ExN[1] = GPIO_PIN_RESET; S = 7; break;
 8002628:	2300      	movs	r3, #0
 800262a:	f88d 3001 	strb.w	r3, [sp, #1]
 800262e:	2407      	movs	r4, #7
 8002630:	e6e2      	b.n	80023f8 <linea_coil_select+0x58>
            case 14: ExN[2] = GPIO_PIN_RESET; S = 0; break; // U3
 8002632:	2400      	movs	r4, #0
 8002634:	f88d 4002 	strb.w	r4, [sp, #2]
 8002638:	e6de      	b.n	80023f8 <linea_coil_select+0x58>
            case 15: ExN[2] = GPIO_PIN_RESET; S = 1; break;
 800263a:	2300      	movs	r3, #0
 800263c:	f88d 3002 	strb.w	r3, [sp, #2]
 8002640:	2401      	movs	r4, #1
 8002642:	e6d9      	b.n	80023f8 <linea_coil_select+0x58>
            case 16: ExN[2] = GPIO_PIN_RESET; S = 2; break;
 8002644:	2300      	movs	r3, #0
 8002646:	f88d 3002 	strb.w	r3, [sp, #2]
 800264a:	2402      	movs	r4, #2
 800264c:	e6d4      	b.n	80023f8 <linea_coil_select+0x58>
            case 17: ExN[2] = GPIO_PIN_RESET; S = 3; break;
 800264e:	2300      	movs	r3, #0
 8002650:	f88d 3002 	strb.w	r3, [sp, #2]
 8002654:	2403      	movs	r4, #3
 8002656:	e6cf      	b.n	80023f8 <linea_coil_select+0x58>
            case 18: ExN[2] = GPIO_PIN_RESET; S = 4; break;
 8002658:	2300      	movs	r3, #0
 800265a:	f88d 3002 	strb.w	r3, [sp, #2]
 800265e:	2404      	movs	r4, #4
 8002660:	e6ca      	b.n	80023f8 <linea_coil_select+0x58>
            case 19: ExN[2] = GPIO_PIN_RESET; S = 5; break;
 8002662:	2300      	movs	r3, #0
 8002664:	f88d 3002 	strb.w	r3, [sp, #2]
 8002668:	2405      	movs	r4, #5
 800266a:	e6c5      	b.n	80023f8 <linea_coil_select+0x58>
            case 20: ExN[2] = GPIO_PIN_RESET; S = 6; break;
 800266c:	2300      	movs	r3, #0
 800266e:	f88d 3002 	strb.w	r3, [sp, #2]
 8002672:	2406      	movs	r4, #6
 8002674:	e6c0      	b.n	80023f8 <linea_coil_select+0x58>
            case 21: ExN[2] = GPIO_PIN_RESET; S = 7; break;
 8002676:	2300      	movs	r3, #0
 8002678:	f88d 3002 	strb.w	r3, [sp, #2]
 800267c:	2407      	movs	r4, #7
 800267e:	e6bb      	b.n	80023f8 <linea_coil_select+0x58>
            case 22: ExN[3] = GPIO_PIN_RESET; S = 0; break; // U4
 8002680:	2400      	movs	r4, #0
 8002682:	f88d 4003 	strb.w	r4, [sp, #3]
 8002686:	e6b7      	b.n	80023f8 <linea_coil_select+0x58>
            case 23: ExN[3] = GPIO_PIN_RESET; S = 1; break;
 8002688:	2300      	movs	r3, #0
 800268a:	f88d 3003 	strb.w	r3, [sp, #3]
 800268e:	2401      	movs	r4, #1
 8002690:	e6b2      	b.n	80023f8 <linea_coil_select+0x58>
            case 24: ExN[3] = GPIO_PIN_RESET; S = 2; break;
 8002692:	2300      	movs	r3, #0
 8002694:	f88d 3003 	strb.w	r3, [sp, #3]
 8002698:	2402      	movs	r4, #2
 800269a:	e6ad      	b.n	80023f8 <linea_coil_select+0x58>
            case 25: ExN[3] = GPIO_PIN_RESET; S = 3; break;
 800269c:	2300      	movs	r3, #0
 800269e:	f88d 3003 	strb.w	r3, [sp, #3]
 80026a2:	2403      	movs	r4, #3
 80026a4:	e6a8      	b.n	80023f8 <linea_coil_select+0x58>
            case 26: ExN[3] = GPIO_PIN_RESET; S = 4; break;
 80026a6:	2300      	movs	r3, #0
 80026a8:	f88d 3003 	strb.w	r3, [sp, #3]
 80026ac:	2404      	movs	r4, #4
 80026ae:	e6a3      	b.n	80023f8 <linea_coil_select+0x58>
            case 27: ExN[3] = GPIO_PIN_RESET; S = 5; break;
 80026b0:	2300      	movs	r3, #0
 80026b2:	f88d 3003 	strb.w	r3, [sp, #3]
 80026b6:	2405      	movs	r4, #5
 80026b8:	e69e      	b.n	80023f8 <linea_coil_select+0x58>
            case 28: ExN[3] = GPIO_PIN_RESET; S = 6; break;
 80026ba:	2300      	movs	r3, #0
 80026bc:	f88d 3003 	strb.w	r3, [sp, #3]
 80026c0:	2406      	movs	r4, #6
 80026c2:	e699      	b.n	80023f8 <linea_coil_select+0x58>
            case 29: ExN[3] = GPIO_PIN_RESET; S = 7; break;
 80026c4:	2300      	movs	r3, #0
 80026c6:	f88d 3003 	strb.w	r3, [sp, #3]
 80026ca:	2407      	movs	r4, #7
 80026cc:	e694      	b.n	80023f8 <linea_coil_select+0x58>
            case 30: ExN[4] = GPIO_PIN_RESET; S = 0; break; // U5
 80026ce:	2400      	movs	r4, #0
 80026d0:	f88d 4004 	strb.w	r4, [sp, #4]
 80026d4:	e690      	b.n	80023f8 <linea_coil_select+0x58>
            case 31: ExN[4] = GPIO_PIN_RESET; S = 1; break;
 80026d6:	2300      	movs	r3, #0
 80026d8:	f88d 3004 	strb.w	r3, [sp, #4]
 80026dc:	2401      	movs	r4, #1
 80026de:	e68b      	b.n	80023f8 <linea_coil_select+0x58>
 80026e0:	48000800 	.word	0x48000800
            case 32: ExN[4] = GPIO_PIN_RESET; S = 2; break;
 80026e4:	2300      	movs	r3, #0
 80026e6:	f88d 3004 	strb.w	r3, [sp, #4]
 80026ea:	2402      	movs	r4, #2
 80026ec:	e684      	b.n	80023f8 <linea_coil_select+0x58>
            case 33: ExN[4] = GPIO_PIN_RESET; S = 3; break;
 80026ee:	2300      	movs	r3, #0
 80026f0:	f88d 3004 	strb.w	r3, [sp, #4]
 80026f4:	2403      	movs	r4, #3
 80026f6:	e67f      	b.n	80023f8 <linea_coil_select+0x58>
            case 34: ExN[4] = GPIO_PIN_RESET; S = 4; break;
 80026f8:	2300      	movs	r3, #0
 80026fa:	f88d 3004 	strb.w	r3, [sp, #4]
 80026fe:	2404      	movs	r4, #4
 8002700:	e67a      	b.n	80023f8 <linea_coil_select+0x58>
            case 35: ExN[4] = GPIO_PIN_RESET; S = 5; break;
 8002702:	2300      	movs	r3, #0
 8002704:	f88d 3004 	strb.w	r3, [sp, #4]
 8002708:	2405      	movs	r4, #5
 800270a:	e675      	b.n	80023f8 <linea_coil_select+0x58>
            case 36: ExN[4] = GPIO_PIN_RESET; S = 6; break;
 800270c:	2300      	movs	r3, #0
 800270e:	f88d 3004 	strb.w	r3, [sp, #4]
 8002712:	2406      	movs	r4, #6
 8002714:	e670      	b.n	80023f8 <linea_coil_select+0x58>
            case 37: ExN[4] = GPIO_PIN_RESET; S = 7; break;
 8002716:	2300      	movs	r3, #0
 8002718:	f88d 3004 	strb.w	r3, [sp, #4]
 800271c:	2407      	movs	r4, #7
 800271e:	e66b      	b.n	80023f8 <linea_coil_select+0x58>
            case 38: ExN[5] = GPIO_PIN_RESET; S = 0; break; // U6
 8002720:	2400      	movs	r4, #0
 8002722:	f88d 4005 	strb.w	r4, [sp, #5]
 8002726:	e667      	b.n	80023f8 <linea_coil_select+0x58>
            case 39: ExN[5] = GPIO_PIN_RESET; S = 1; break;
 8002728:	2300      	movs	r3, #0
 800272a:	f88d 3005 	strb.w	r3, [sp, #5]
 800272e:	2401      	movs	r4, #1
 8002730:	e662      	b.n	80023f8 <linea_coil_select+0x58>
            case 40: ExN[5] = GPIO_PIN_RESET; S = 2; break;
 8002732:	2300      	movs	r3, #0
 8002734:	f88d 3005 	strb.w	r3, [sp, #5]
 8002738:	2402      	movs	r4, #2
 800273a:	e65d      	b.n	80023f8 <linea_coil_select+0x58>
            case 41: ExN[5] = GPIO_PIN_RESET; S = 3; break;
 800273c:	2300      	movs	r3, #0
 800273e:	f88d 3005 	strb.w	r3, [sp, #5]
 8002742:	2403      	movs	r4, #3
 8002744:	e658      	b.n	80023f8 <linea_coil_select+0x58>
            case 42: ExN[5] = GPIO_PIN_RESET; S = 4; break;
 8002746:	2300      	movs	r3, #0
 8002748:	f88d 3005 	strb.w	r3, [sp, #5]
 800274c:	2404      	movs	r4, #4
 800274e:	e653      	b.n	80023f8 <linea_coil_select+0x58>
            case 43: ExN[5] = GPIO_PIN_RESET; S = 5; break;
 8002750:	2300      	movs	r3, #0
 8002752:	f88d 3005 	strb.w	r3, [sp, #5]
 8002756:	2405      	movs	r4, #5
 8002758:	e64e      	b.n	80023f8 <linea_coil_select+0x58>
            case 44: ExN[5] = GPIO_PIN_RESET; S = 6; break;
 800275a:	2300      	movs	r3, #0
 800275c:	f88d 3005 	strb.w	r3, [sp, #5]
 8002760:	2406      	movs	r4, #6
 8002762:	e649      	b.n	80023f8 <linea_coil_select+0x58>
        HAL_GPIO_WritePin(ExN_GPIO_Port[i], ExN_Pin[i], ExN[i]);
 8002764:	f104 0308 	add.w	r3, r4, #8
 8002768:	446b      	add	r3, sp
 800276a:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 800276e:	4b06      	ldr	r3, [pc, #24]	@ (8002788 <linea_coil_select+0x3e8>)
 8002770:	f833 1014 	ldrh.w	r1, [r3, r4, lsl #1]
 8002774:	4b05      	ldr	r3, [pc, #20]	@ (800278c <linea_coil_select+0x3ec>)
 8002776:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800277a:	f001 fd21 	bl	80041c0 <HAL_GPIO_WritePin>
    for (int i = 0; i < LINEA_N_EXN; i++) {
 800277e:	3401      	adds	r4, #1
 8002780:	2c05      	cmp	r4, #5
 8002782:	d9ef      	bls.n	8002764 <linea_coil_select+0x3c4>
    }
}
 8002784:	b002      	add	sp, #8
 8002786:	bd10      	pop	{r4, pc}
 8002788:	20000020 	.word	0x20000020
 800278c:	2000002c 	.word	0x2000002c

08002790 <linea_TIM_init>:

// Timer initialization for STM32WB55
void linea_TIM_init(){
 8002790:	b510      	push	{r4, lr}
    // Start TIM1 for pulse generation
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002792:	4c0d      	ldr	r4, [pc, #52]	@ (80027c8 <linea_TIM_init+0x38>)
 8002794:	2100      	movs	r1, #0
 8002796:	4620      	mov	r0, r4
 8002798:	f004 fe48 	bl	800742c <HAL_TIM_PWM_Start>
    
    // Set initial frequency
    float freq = LINEA_TIM_F_CENTER;
    uint16_t period = (uint16_t)(LINEA_TIM_FAST_CLK / freq);
    
    htim1.Instance->ARR = period;
 800279c:	6823      	ldr	r3, [r4, #0]
 800279e:	2280      	movs	r2, #128	@ 0x80
 80027a0:	62da      	str	r2, [r3, #44]	@ 0x2c
    htim1.Instance->CCR1 = period >> 1; // 50% duty cycle
 80027a2:	2240      	movs	r2, #64	@ 0x40
 80027a4:	635a      	str	r2, [r3, #52]	@ 0x34
    
    LINEA_UsrLog("TIM1 initialized with frequency: %f Hz", freq);
 80027a6:	4809      	ldr	r0, [pc, #36]	@ (80027cc <linea_TIM_init+0x3c>)
 80027a8:	f007 fed6 	bl	800a558 <iprintf>
 80027ac:	a304      	add	r3, pc, #16	@ (adr r3, 80027c0 <linea_TIM_init+0x30>)
 80027ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b2:	4807      	ldr	r0, [pc, #28]	@ (80027d0 <linea_TIM_init+0x40>)
 80027b4:	f007 fed0 	bl	800a558 <iprintf>
 80027b8:	200a      	movs	r0, #10
 80027ba:	f007 fedf 	bl	800a57c <putchar>
}
 80027be:	bd10      	pop	{r4, pc}
 80027c0:	00000000 	.word	0x00000000
 80027c4:	411e8480 	.word	0x411e8480
 80027c8:	200004e0 	.word	0x200004e0
 80027cc:	0800b4cc 	.word	0x0800b4cc
 80027d0:	0800b568 	.word	0x0800b568

080027d4 <linea_ADC_init>:
void linea_TIM_trigger(){
    htim1.Instance->CR1 |= TIM_CR1_CEN; // Enable TIM1
}

// ADC initialization
void linea_ADC_init(){
 80027d4:	b508      	push	{r3, lr}
    // ADC is already initialized in main.c
    LINEA_UsrLog("ADC initialized");
 80027d6:	4805      	ldr	r0, [pc, #20]	@ (80027ec <linea_ADC_init+0x18>)
 80027d8:	f007 febe 	bl	800a558 <iprintf>
 80027dc:	4804      	ldr	r0, [pc, #16]	@ (80027f0 <linea_ADC_init+0x1c>)
 80027de:	f007 febb 	bl	800a558 <iprintf>
 80027e2:	200a      	movs	r0, #10
 80027e4:	f007 feca 	bl	800a57c <putchar>
}
 80027e8:	bd08      	pop	{r3, pc}
 80027ea:	bf00      	nop
 80027ec:	0800b4cc 	.word	0x0800b4cc
 80027f0:	0800b590 	.word	0x0800b590

080027f4 <linea_set_freq>:

// Set frequency for TIM1
void linea_set_freq(float freq){
    if(freq < LINEA_TIM_F_MIN || freq > LINEA_TIM_F_MAX) {
 80027f4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8002860 <linea_set_freq+0x6c>
 80027f8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80027fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002800:	d42c      	bmi.n	800285c <linea_set_freq+0x68>
void linea_set_freq(float freq){
 8002802:	b508      	push	{r3, lr}
 8002804:	ed2d 8b02 	vpush	{d8}
 8002808:	eeb0 8a40 	vmov.f32	s16, s0
    if(freq < LINEA_TIM_F_MIN || freq > LINEA_TIM_F_MAX) {
 800280c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8002864 <linea_set_freq+0x70>
 8002810:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002818:	dd02      	ble.n	8002820 <linea_set_freq+0x2c>
    uint16_t period = (uint16_t)(LINEA_TIM_FAST_CLK / freq);
    htim1.Instance->ARR = period;
    htim1.Instance->CCR1 = period >> 1; // 50% duty cycle
    
    LINEA_UsrLog("Frequency set to: %f Hz", freq);
}
 800281a:	ecbd 8b02 	vpop	{d8}
 800281e:	bd08      	pop	{r3, pc}
    uint16_t period = (uint16_t)(LINEA_TIM_FAST_CLK / freq);
 8002820:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002868 <linea_set_freq+0x74>
 8002824:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8002828:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800282c:	ee17 3a90 	vmov	r3, s15
 8002830:	b29b      	uxth	r3, r3
    htim1.Instance->ARR = period;
 8002832:	4a0e      	ldr	r2, [pc, #56]	@ (800286c <linea_set_freq+0x78>)
 8002834:	6812      	ldr	r2, [r2, #0]
 8002836:	62d3      	str	r3, [r2, #44]	@ 0x2c
    htim1.Instance->CCR1 = period >> 1; // 50% duty cycle
 8002838:	085b      	lsrs	r3, r3, #1
 800283a:	6353      	str	r3, [r2, #52]	@ 0x34
    LINEA_UsrLog("Frequency set to: %f Hz", freq);
 800283c:	480c      	ldr	r0, [pc, #48]	@ (8002870 <linea_set_freq+0x7c>)
 800283e:	f007 fe8b 	bl	800a558 <iprintf>
 8002842:	ee18 0a10 	vmov	r0, s16
 8002846:	f7fd fe2f 	bl	80004a8 <__aeabi_f2d>
 800284a:	4602      	mov	r2, r0
 800284c:	460b      	mov	r3, r1
 800284e:	4809      	ldr	r0, [pc, #36]	@ (8002874 <linea_set_freq+0x80>)
 8002850:	f007 fe82 	bl	800a558 <iprintf>
 8002854:	200a      	movs	r0, #10
 8002856:	f007 fe91 	bl	800a57c <putchar>
 800285a:	e7de      	b.n	800281a <linea_set_freq+0x26>
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	47c35000 	.word	0x47c35000
 8002864:	49742400 	.word	0x49742400
 8002868:	4c742400 	.word	0x4c742400
 800286c:	200004e0 	.word	0x200004e0
 8002870:	0800b4cc 	.word	0x0800b4cc
 8002874:	0800b5a0 	.word	0x0800b5a0

08002878 <_linea_adc_multisample>:

// Multi-sample ADC reading
uint16_t _linea_adc_multisample(){
 8002878:	b530      	push	{r4, r5, lr}
 800287a:	b083      	sub	sp, #12
        HAL_ADC_Start(&hadc1);
        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
        sample[1] = HAL_ADC_GetValue(&hadc1);
        value = (sample[0] + sample[1]) / 2;
    } else {
        for(int i = 0; i < LINEA_ADC_NSAMPLE; i++) {
 800287c:	2400      	movs	r4, #0
 800287e:	e011      	b.n	80028a4 <_linea_adc_multisample+0x2c>
            HAL_ADC_Start(&hadc1);
 8002880:	4d13      	ldr	r5, [pc, #76]	@ (80028d0 <_linea_adc_multisample+0x58>)
 8002882:	4628      	mov	r0, r5
 8002884:	f001 fad8 	bl	8003e38 <HAL_ADC_Start>
            HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8002888:	f04f 31ff 	mov.w	r1, #4294967295
 800288c:	4628      	mov	r0, r5
 800288e:	f000 fff7 	bl	8003880 <HAL_ADC_PollForConversion>
            sample[i] = HAL_ADC_GetValue(&hadc1);
 8002892:	4628      	mov	r0, r5
 8002894:	f001 f84e 	bl	8003934 <HAL_ADC_GetValue>
 8002898:	ab02      	add	r3, sp, #8
 800289a:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 800289e:	f823 0c08 	strh.w	r0, [r3, #-8]
        for(int i = 0; i < LINEA_ADC_NSAMPLE; i++) {
 80028a2:	3401      	adds	r4, #1
 80028a4:	2c02      	cmp	r4, #2
 80028a6:	d9eb      	bls.n	8002880 <_linea_adc_multisample+0x8>
        }
        // Simple average for now (can be replaced with median filter)
        uint32_t sum = 0;
        for(int i = 0; i < LINEA_ADC_NSAMPLE; i++) {
 80028a8:	2300      	movs	r3, #0
        uint32_t sum = 0;
 80028aa:	4618      	mov	r0, r3
 80028ac:	e006      	b.n	80028bc <_linea_adc_multisample+0x44>
            sum += sample[i];
 80028ae:	aa02      	add	r2, sp, #8
 80028b0:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 80028b4:	f832 2c08 	ldrh.w	r2, [r2, #-8]
 80028b8:	4410      	add	r0, r2
        for(int i = 0; i < LINEA_ADC_NSAMPLE; i++) {
 80028ba:	3301      	adds	r3, #1
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d9f6      	bls.n	80028ae <_linea_adc_multisample+0x36>
        }
        value = (uint16_t)(sum / LINEA_ADC_NSAMPLE);
 80028c0:	4b04      	ldr	r3, [pc, #16]	@ (80028d4 <_linea_adc_multisample+0x5c>)
 80028c2:	fba3 3000 	umull	r3, r0, r3, r0
    }
    
    return value;
}
 80028c6:	f3c0 004f 	ubfx	r0, r0, #1, #16
 80028ca:	b003      	add	sp, #12
 80028cc:	bd30      	pop	{r4, r5, pc}
 80028ce:	bf00      	nop
 80028d0:	200005e0 	.word	0x200005e0
 80028d4:	aaaaaaab 	.word	0xaaaaaaab

080028d8 <linea_simple_take_sample>:

// Take sample with pen excitation
uint16_t linea_simple_take_sample(bool back_side, uint8_t fstep){
 80028d8:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("cpsid i" : : : "memory");
 80028da:	b672      	cpsid	i
    __disable_irq();
    
    // Enable exciter
    LINEA_EXCITER_HIGH();
 80028dc:	4b26      	ldr	r3, [pc, #152]	@ (8002978 <linea_simple_take_sample+0xa0>)
 80028de:	2240      	movs	r2, #64	@ 0x40
 80028e0:	619a      	str	r2, [r3, #24]
    
    // Wait for signal to settle
    if(!back_side) {
 80028e2:	b930      	cbnz	r0, 80028f2 <linea_simple_take_sample+0x1a>
        for (int i = 0; i < 400; i++) asm volatile ("nop");
 80028e4:	2300      	movs	r3, #0
 80028e6:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80028ea:	da08      	bge.n	80028fe <linea_simple_take_sample+0x26>
 80028ec:	bf00      	nop
 80028ee:	3301      	adds	r3, #1
 80028f0:	e7f9      	b.n	80028e6 <linea_simple_take_sample+0xe>
    } else {
        for (int i = 0; i < 100; i++) asm volatile ("nop");
 80028f2:	2300      	movs	r3, #0
 80028f4:	2b63      	cmp	r3, #99	@ 0x63
 80028f6:	dc02      	bgt.n	80028fe <linea_simple_take_sample+0x26>
 80028f8:	bf00      	nop
 80028fa:	3301      	adds	r3, #1
 80028fc:	e7fa      	b.n	80028f4 <linea_simple_take_sample+0x1c>
    }
    
    // Discharge
    LINEA_DISCHARGE_DISABLE();
 80028fe:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002902:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002906:	619a      	str	r2, [r3, #24]
    for (int i = 0; i < 5000; i++) asm volatile ("nop");
 8002908:	2300      	movs	r3, #0
 800290a:	e001      	b.n	8002910 <linea_simple_take_sample+0x38>
 800290c:	bf00      	nop
 800290e:	3301      	adds	r3, #1
 8002910:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002914:	4293      	cmp	r3, r2
 8002916:	ddf9      	ble.n	800290c <linea_simple_take_sample+0x34>
    
    // Take sample
    uint16_t value = _linea_adc_multisample();
 8002918:	f7ff ffae 	bl	8002878 <_linea_adc_multisample>
 800291c:	4604      	mov	r4, r0
    
#ifdef LINEA_CDS
    // Correlated Double Sampling
    LINEA_DISCHARGE_ENABLE();
 800291e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002922:	2201      	movs	r2, #1
 8002924:	619a      	str	r2, [r3, #24]
    for (int i = 0; i < 100; i++) asm volatile ("nop");
 8002926:	2300      	movs	r3, #0
 8002928:	e001      	b.n	800292e <linea_simple_take_sample+0x56>
 800292a:	bf00      	nop
 800292c:	3301      	adds	r3, #1
 800292e:	2b63      	cmp	r3, #99	@ 0x63
 8002930:	ddfb      	ble.n	800292a <linea_simple_take_sample+0x52>
    LINEA_DISCHARGE_DISABLE();
 8002932:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002936:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800293a:	619a      	str	r2, [r3, #24]
    for (int i = 0; i < 200; i++) asm volatile ("nop");
 800293c:	2300      	movs	r3, #0
 800293e:	e001      	b.n	8002944 <linea_simple_take_sample+0x6c>
 8002940:	bf00      	nop
 8002942:	3301      	adds	r3, #1
 8002944:	2bc7      	cmp	r3, #199	@ 0xc7
 8002946:	ddfb      	ble.n	8002940 <linea_simple_take_sample+0x68>
    
    HAL_ADC_Start(&hadc1);
 8002948:	4d0c      	ldr	r5, [pc, #48]	@ (800297c <linea_simple_take_sample+0xa4>)
 800294a:	4628      	mov	r0, r5
 800294c:	f001 fa74 	bl	8003e38 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8002950:	f04f 31ff 	mov.w	r1, #4294967295
 8002954:	4628      	mov	r0, r5
 8002956:	f000 ff93 	bl	8003880 <HAL_ADC_PollForConversion>
    uint16_t base = HAL_ADC_GetValue(&hadc1);
 800295a:	4628      	mov	r0, r5
 800295c:	f000 ffea 	bl	8003934 <HAL_ADC_GetValue>
 8002960:	b283      	uxth	r3, r0
    
    // Return difference with offset
    value = value - base + (uint16_t)LINEA_DATA_OFFSET;
 8002962:	1ae0      	subs	r0, r4, r3
 8002964:	b280      	uxth	r0, r0
 8002966:	3064      	adds	r0, #100	@ 0x64
 8002968:	b280      	uxth	r0, r0
  __ASM volatile ("cpsie i" : : : "memory");
 800296a:	b662      	cpsie	i
#endif

    __enable_irq();
    
    // Re-enable discharge
    LINEA_DISCHARGE_ENABLE();
 800296c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002970:	2201      	movs	r2, #1
 8002972:	619a      	str	r2, [r3, #24]
    
    return value;
}
 8002974:	bd38      	pop	{r3, r4, r5, pc}
 8002976:	bf00      	nop
 8002978:	48000400 	.word	0x48000400
 800297c:	200005e0 	.word	0x200005e0

08002980 <linea_transmit>:
void linea_led_off(){
    // No LED available on this board
}

// Transmit data via USB HID
bool linea_transmit(linea_report_t* report){
 8002980:	b510      	push	{r4, lr}
 8002982:	4604      	mov	r4, r0
    // This function will be implemented when USB HID is configured
    // For now, just log the data
    LINEA_UsrLog("Transmitting: X=%d, Y=%d, Tip=%d", 
 8002984:	4806      	ldr	r0, [pc, #24]	@ (80029a0 <linea_transmit+0x20>)
 8002986:	f007 fde7 	bl	800a558 <iprintf>
 800298a:	8963      	ldrh	r3, [r4, #10]
 800298c:	8862      	ldrh	r2, [r4, #2]
 800298e:	8821      	ldrh	r1, [r4, #0]
 8002990:	4804      	ldr	r0, [pc, #16]	@ (80029a4 <linea_transmit+0x24>)
 8002992:	f007 fde1 	bl	800a558 <iprintf>
 8002996:	200a      	movs	r0, #10
 8002998:	f007 fdf0 	bl	800a57c <putchar>
                  report->xpos, report->ypos, report->tip);
    
    return true;
}
 800299c:	2001      	movs	r0, #1
 800299e:	bd10      	pop	{r4, pc}
 80029a0:	0800b4cc 	.word	0x0800b4cc
 80029a4:	0800b5b8 	.word	0x0800b5b8

080029a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029ac:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ae:	2400      	movs	r4, #0
 80029b0:	9405      	str	r4, [sp, #20]
 80029b2:	9406      	str	r4, [sp, #24]
 80029b4:	9407      	str	r4, [sp, #28]
 80029b6:	9408      	str	r4, [sp, #32]
 80029b8:	9409      	str	r4, [sp, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, Periphs);
 80029ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80029c0:	f042 0204 	orr.w	r2, r2, #4
 80029c4:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80029c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80029c8:	f002 0204 	and.w	r2, r2, #4
 80029cc:	9204      	str	r2, [sp, #16]
  (void)tmpreg;
 80029ce:	9a04      	ldr	r2, [sp, #16]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80029d0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80029d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80029d6:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80029d8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80029da:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80029de:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 80029e0:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80029e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80029e4:	f042 0202 	orr.w	r2, r2, #2
 80029e8:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80029ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80029ec:	f002 0202 	and.w	r2, r2, #2
 80029f0:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80029f2:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80029f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80029f6:	f042 0201 	orr.w	r2, r2, #1
 80029fa:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80029fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80029fe:	f002 0201 	and.w	r2, r2, #1
 8002a02:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8002a04:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002a06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a08:	f042 0208 	orr.w	r2, r2, #8
 8002a0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002a0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a10:	f003 0308 	and.w	r3, r3, #8
 8002a14:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8002a16:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, S2_Pin|S1_Pin, GPIO_PIN_RESET);
 8002a18:	4622      	mov	r2, r4
 8002a1a:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8002a1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a22:	f001 fbcd 	bl	80041c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, S0_Pin|E5N_Pin, GPIO_PIN_RESET);
 8002a26:	4e28      	ldr	r6, [pc, #160]	@ (8002ac8 <MX_GPIO_Init+0x120>)
 8002a28:	4622      	mov	r2, r4
 8002a2a:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 8002a2e:	4630      	mov	r0, r6
 8002a30:	f001 fbc6 	bl	80041c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, E4N_Pin|E3N_Pin, GPIO_PIN_RESET);
 8002a34:	f8df 809c 	ldr.w	r8, [pc, #156]	@ 8002ad4 <MX_GPIO_Init+0x12c>
 8002a38:	4622      	mov	r2, r4
 8002a3a:	2103      	movs	r1, #3
 8002a3c:	4640      	mov	r0, r8
 8002a3e:	f001 fbbf 	bl	80041c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, E2N_Pin|E1N_Pin|E0N_Pin, GPIO_PIN_RESET);
 8002a42:	4f22      	ldr	r7, [pc, #136]	@ (8002acc <MX_GPIO_Init+0x124>)
 8002a44:	4622      	mov	r2, r4
 8002a46:	2138      	movs	r1, #56	@ 0x38
 8002a48:	4638      	mov	r0, r7
 8002a4a:	f001 fbb9 	bl	80041c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002a4e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a52:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a54:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a56:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a58:	a905      	add	r1, sp, #20
 8002a5a:	4630      	mov	r0, r6
 8002a5c:	f001 fad6 	bl	800400c <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a60:	2308      	movs	r3, #8
 8002a62:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a64:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a66:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002a68:	a905      	add	r1, sp, #20
 8002a6a:	4819      	ldr	r0, [pc, #100]	@ (8002ad0 <MX_GPIO_Init+0x128>)
 8002a6c:	f001 face 	bl	800400c <HAL_GPIO_Init>

  /*Configure GPIO pins : S2_Pin S1_Pin */
  GPIO_InitStruct.Pin = S2_Pin|S1_Pin;
 8002a70:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002a74:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a76:	2501      	movs	r5, #1
 8002a78:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a7c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a7e:	a905      	add	r1, sp, #20
 8002a80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a84:	f001 fac2 	bl	800400c <HAL_GPIO_Init>

  /*Configure GPIO pins : S0_Pin E5N_Pin */
  GPIO_InitStruct.Pin = S0_Pin|E5N_Pin;
 8002a88:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002a8c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a8e:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a90:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a92:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a94:	a905      	add	r1, sp, #20
 8002a96:	4630      	mov	r0, r6
 8002a98:	f001 fab8 	bl	800400c <HAL_GPIO_Init>

  /*Configure GPIO pins : E4N_Pin E3N_Pin */
  GPIO_InitStruct.Pin = E4N_Pin|E3N_Pin;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aa0:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa2:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa4:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002aa6:	a905      	add	r1, sp, #20
 8002aa8:	4640      	mov	r0, r8
 8002aaa:	f001 faaf 	bl	800400c <HAL_GPIO_Init>

  /*Configure GPIO pins : E2N_Pin E1N_Pin E0N_Pin */
  GPIO_InitStruct.Pin = E2N_Pin|E1N_Pin|E0N_Pin;
 8002aae:	2338      	movs	r3, #56	@ 0x38
 8002ab0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab2:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ab8:	a905      	add	r1, sp, #20
 8002aba:	4638      	mov	r0, r7
 8002abc:	f001 faa6 	bl	800400c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002ac0:	b00a      	add	sp, #40	@ 0x28
 8002ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ac6:	bf00      	nop
 8002ac8:	48000800 	.word	0x48000800
 8002acc:	48000400 	.word	0x48000400
 8002ad0:	48001c00 	.word	0x48001c00
 8002ad4:	48000c00 	.word	0x48000c00

08002ad8 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8002ad8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ada:	e7fe      	b.n	8002ada <Error_Handler+0x2>

08002adc <MX_IPCC_Init>:
{
 8002adc:	b508      	push	{r3, lr}
  hipcc.Instance = IPCC;
 8002ade:	4804      	ldr	r0, [pc, #16]	@ (8002af0 <MX_IPCC_Init+0x14>)
 8002ae0:	4b04      	ldr	r3, [pc, #16]	@ (8002af4 <MX_IPCC_Init+0x18>)
 8002ae2:	6003      	str	r3, [r0, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8002ae4:	f001 fc5c 	bl	80043a0 <HAL_IPCC_Init>
 8002ae8:	b900      	cbnz	r0, 8002aec <MX_IPCC_Init+0x10>
}
 8002aea:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002aec:	f7ff fff4 	bl	8002ad8 <Error_Handler>
 8002af0:	20000550 	.word	0x20000550
 8002af4:	58000c00 	.word	0x58000c00

08002af8 <MX_ADC1_Init>:
{
 8002af8:	b500      	push	{lr}
 8002afa:	b087      	sub	sp, #28
  ADC_ChannelConfTypeDef sConfig = {0};
 8002afc:	2300      	movs	r3, #0
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	9301      	str	r3, [sp, #4]
 8002b02:	9302      	str	r3, [sp, #8]
 8002b04:	9303      	str	r3, [sp, #12]
 8002b06:	9304      	str	r3, [sp, #16]
 8002b08:	9305      	str	r3, [sp, #20]
  hadc1.Instance = ADC1;
 8002b0a:	4818      	ldr	r0, [pc, #96]	@ (8002b6c <MX_ADC1_Init+0x74>)
 8002b0c:	4a18      	ldr	r2, [pc, #96]	@ (8002b70 <MX_ADC1_Init+0x78>)
 8002b0e:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002b10:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002b12:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b14:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002b16:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002b18:	2204      	movs	r2, #4
 8002b1a:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002b1c:	7603      	strb	r3, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002b1e:	7643      	strb	r3, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 8002b20:	2201      	movs	r2, #1
 8002b22:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002b24:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002b28:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002b2a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002b2c:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002b30:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002b32:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002b36:	f000 fdb7 	bl	80036a8 <HAL_ADC_Init>
 8002b3a:	b990      	cbnz	r0, 8002b62 <MX_ADC1_Init+0x6a>
  sConfig.Channel = ADC_CHANNEL_3;
 8002b3c:	4b0d      	ldr	r3, [pc, #52]	@ (8002b74 <MX_ADC1_Init+0x7c>)
 8002b3e:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002b40:	2306      	movs	r3, #6
 8002b42:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002b44:	2300      	movs	r3, #0
 8002b46:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002b48:	227f      	movs	r2, #127	@ 0x7f
 8002b4a:	9203      	str	r2, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002b4c:	2204      	movs	r2, #4
 8002b4e:	9204      	str	r2, [sp, #16]
  sConfig.Offset = 0;
 8002b50:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b52:	4669      	mov	r1, sp
 8002b54:	4805      	ldr	r0, [pc, #20]	@ (8002b6c <MX_ADC1_Init+0x74>)
 8002b56:	f000 fef1 	bl	800393c <HAL_ADC_ConfigChannel>
 8002b5a:	b920      	cbnz	r0, 8002b66 <MX_ADC1_Init+0x6e>
}
 8002b5c:	b007      	add	sp, #28
 8002b5e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002b62:	f7ff ffb9 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002b66:	f7ff ffb7 	bl	8002ad8 <Error_Handler>
 8002b6a:	bf00      	nop
 8002b6c:	200005e0 	.word	0x200005e0
 8002b70:	50040000 	.word	0x50040000
 8002b74:	0c900008 	.word	0x0c900008

08002b78 <MX_I2C1_Init>:
{
 8002b78:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8002b7a:	4811      	ldr	r0, [pc, #68]	@ (8002bc0 <MX_I2C1_Init+0x48>)
 8002b7c:	4b11      	ldr	r3, [pc, #68]	@ (8002bc4 <MX_I2C1_Init+0x4c>)
 8002b7e:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8002b80:	4b11      	ldr	r3, [pc, #68]	@ (8002bc8 <MX_I2C1_Init+0x50>)
 8002b82:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002b84:	2300      	movs	r3, #0
 8002b86:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b88:	2201      	movs	r2, #1
 8002b8a:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b8c:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002b8e:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002b90:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b92:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b94:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b96:	f001 fb27 	bl	80041e8 <HAL_I2C_Init>
 8002b9a:	b950      	cbnz	r0, 8002bb2 <MX_I2C1_Init+0x3a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	4808      	ldr	r0, [pc, #32]	@ (8002bc0 <MX_I2C1_Init+0x48>)
 8002ba0:	f001 fb86 	bl	80042b0 <HAL_I2CEx_ConfigAnalogFilter>
 8002ba4:	b938      	cbnz	r0, 8002bb6 <MX_I2C1_Init+0x3e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002ba6:	2100      	movs	r1, #0
 8002ba8:	4805      	ldr	r0, [pc, #20]	@ (8002bc0 <MX_I2C1_Init+0x48>)
 8002baa:	f001 fbaf 	bl	800430c <HAL_I2CEx_ConfigDigitalFilter>
 8002bae:	b920      	cbnz	r0, 8002bba <MX_I2C1_Init+0x42>
}
 8002bb0:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002bb2:	f7ff ff91 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002bb6:	f7ff ff8f 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002bba:	f7ff ff8d 	bl	8002ad8 <Error_Handler>
 8002bbe:	bf00      	nop
 8002bc0:	2000058c 	.word	0x2000058c
 8002bc4:	40005400 	.word	0x40005400
 8002bc8:	10b17db5 	.word	0x10b17db5

08002bcc <MX_TIM1_Init>:
{
 8002bcc:	b510      	push	{r4, lr}
 8002bce:	b09c      	sub	sp, #112	@ 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bd0:	2400      	movs	r4, #0
 8002bd2:	9418      	str	r4, [sp, #96]	@ 0x60
 8002bd4:	9419      	str	r4, [sp, #100]	@ 0x64
 8002bd6:	941a      	str	r4, [sp, #104]	@ 0x68
 8002bd8:	941b      	str	r4, [sp, #108]	@ 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bda:	9415      	str	r4, [sp, #84]	@ 0x54
 8002bdc:	9416      	str	r4, [sp, #88]	@ 0x58
 8002bde:	9417      	str	r4, [sp, #92]	@ 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002be0:	940e      	str	r4, [sp, #56]	@ 0x38
 8002be2:	940f      	str	r4, [sp, #60]	@ 0x3c
 8002be4:	9410      	str	r4, [sp, #64]	@ 0x40
 8002be6:	9411      	str	r4, [sp, #68]	@ 0x44
 8002be8:	9412      	str	r4, [sp, #72]	@ 0x48
 8002bea:	9413      	str	r4, [sp, #76]	@ 0x4c
 8002bec:	9414      	str	r4, [sp, #80]	@ 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002bee:	2234      	movs	r2, #52	@ 0x34
 8002bf0:	4621      	mov	r1, r4
 8002bf2:	a801      	add	r0, sp, #4
 8002bf4:	f007 fd0d 	bl	800a612 <memset>
  htim1.Instance = TIM1;
 8002bf8:	4837      	ldr	r0, [pc, #220]	@ (8002cd8 <MX_TIM1_Init+0x10c>)
 8002bfa:	4b38      	ldr	r3, [pc, #224]	@ (8002cdc <MX_TIM1_Init+0x110>)
 8002bfc:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 8002bfe:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c00:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 65535;
 8002c02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c06:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c08:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8002c0a:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c0c:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002c0e:	f004 f99d 	bl	8006f4c <HAL_TIM_Base_Init>
 8002c12:	2800      	cmp	r0, #0
 8002c14:	d14f      	bne.n	8002cb6 <MX_TIM1_Init+0xea>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c1a:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002c1c:	a918      	add	r1, sp, #96	@ 0x60
 8002c1e:	482e      	ldr	r0, [pc, #184]	@ (8002cd8 <MX_TIM1_Init+0x10c>)
 8002c20:	f004 fb74 	bl	800730c <HAL_TIM_ConfigClockSource>
 8002c24:	2800      	cmp	r0, #0
 8002c26:	d148      	bne.n	8002cba <MX_TIM1_Init+0xee>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002c28:	482b      	ldr	r0, [pc, #172]	@ (8002cd8 <MX_TIM1_Init+0x10c>)
 8002c2a:	f004 f9ef 	bl	800700c <HAL_TIM_PWM_Init>
 8002c2e:	2800      	cmp	r0, #0
 8002c30:	d145      	bne.n	8002cbe <MX_TIM1_Init+0xf2>
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8002c32:	4829      	ldr	r0, [pc, #164]	@ (8002cd8 <MX_TIM1_Init+0x10c>)
 8002c34:	f004 f9ba 	bl	8006fac <HAL_TIM_OC_Init>
 8002c38:	2800      	cmp	r0, #0
 8002c3a:	d142      	bne.n	8002cc2 <MX_TIM1_Init+0xf6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	9315      	str	r3, [sp, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002c40:	9316      	str	r3, [sp, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c42:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002c44:	a915      	add	r1, sp, #84	@ 0x54
 8002c46:	4824      	ldr	r0, [pc, #144]	@ (8002cd8 <MX_TIM1_Init+0x10c>)
 8002c48:	f004 fc88 	bl	800755c <HAL_TIMEx_MasterConfigSynchronization>
 8002c4c:	2800      	cmp	r0, #0
 8002c4e:	d13a      	bne.n	8002cc6 <MX_TIM1_Init+0xfa>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c50:	2360      	movs	r3, #96	@ 0x60
 8002c52:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002c54:	2200      	movs	r2, #0
 8002c56:	920f      	str	r2, [sp, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c58:	9210      	str	r2, [sp, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002c5a:	9211      	str	r2, [sp, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c5c:	9212      	str	r2, [sp, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002c5e:	9213      	str	r2, [sp, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002c60:	9214      	str	r2, [sp, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c62:	a90e      	add	r1, sp, #56	@ 0x38
 8002c64:	481c      	ldr	r0, [pc, #112]	@ (8002cd8 <MX_TIM1_Init+0x10c>)
 8002c66:	f004 faa6 	bl	80071b6 <HAL_TIM_PWM_ConfigChannel>
 8002c6a:	2800      	cmp	r0, #0
 8002c6c:	d12d      	bne.n	8002cca <MX_TIM1_Init+0xfe>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002c72:	2208      	movs	r2, #8
 8002c74:	a90e      	add	r1, sp, #56	@ 0x38
 8002c76:	4818      	ldr	r0, [pc, #96]	@ (8002cd8 <MX_TIM1_Init+0x10c>)
 8002c78:	f004 fa60 	bl	800713c <HAL_TIM_OC_ConfigChannel>
 8002c7c:	bb38      	cbnz	r0, 8002cce <MX_TIM1_Init+0x102>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c82:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c84:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002c86:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c88:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c8a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c8e:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002c90:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002c92:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002c94:	9309      	str	r3, [sp, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002c96:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c9a:	920a      	str	r2, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002c9c:	930b      	str	r3, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002c9e:	930c      	str	r3, [sp, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002ca0:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002ca2:	a901      	add	r1, sp, #4
 8002ca4:	480c      	ldr	r0, [pc, #48]	@ (8002cd8 <MX_TIM1_Init+0x10c>)
 8002ca6:	f004 fc8d 	bl	80075c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002caa:	b990      	cbnz	r0, 8002cd2 <MX_TIM1_Init+0x106>
  HAL_TIM_MspPostInit(&htim1);
 8002cac:	480a      	ldr	r0, [pc, #40]	@ (8002cd8 <MX_TIM1_Init+0x10c>)
 8002cae:	f001 fcd1 	bl	8004654 <HAL_TIM_MspPostInit>
}
 8002cb2:	b01c      	add	sp, #112	@ 0x70
 8002cb4:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002cb6:	f7ff ff0f 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002cba:	f7ff ff0d 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002cbe:	f7ff ff0b 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002cc2:	f7ff ff09 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002cc6:	f7ff ff07 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002cca:	f7ff ff05 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002cce:	f7ff ff03 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002cd2:	f7ff ff01 	bl	8002ad8 <Error_Handler>
 8002cd6:	bf00      	nop
 8002cd8:	200004e0 	.word	0x200004e0
 8002cdc:	40012c00 	.word	0x40012c00

08002ce0 <MX_TIM16_Init>:
{
 8002ce0:	b510      	push	{r4, lr}
 8002ce2:	b094      	sub	sp, #80	@ 0x50
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ce4:	2400      	movs	r4, #0
 8002ce6:	940d      	str	r4, [sp, #52]	@ 0x34
 8002ce8:	940e      	str	r4, [sp, #56]	@ 0x38
 8002cea:	940f      	str	r4, [sp, #60]	@ 0x3c
 8002cec:	9410      	str	r4, [sp, #64]	@ 0x40
 8002cee:	9411      	str	r4, [sp, #68]	@ 0x44
 8002cf0:	9412      	str	r4, [sp, #72]	@ 0x48
 8002cf2:	9413      	str	r4, [sp, #76]	@ 0x4c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002cf4:	2234      	movs	r2, #52	@ 0x34
 8002cf6:	4621      	mov	r1, r4
 8002cf8:	4668      	mov	r0, sp
 8002cfa:	f007 fc8a 	bl	800a612 <memset>
  htim16.Instance = TIM16;
 8002cfe:	4822      	ldr	r0, [pc, #136]	@ (8002d88 <MX_TIM16_Init+0xa8>)
 8002d00:	4b22      	ldr	r3, [pc, #136]	@ (8002d8c <MX_TIM16_Init+0xac>)
 8002d02:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 0;
 8002d04:	6044      	str	r4, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d06:	6084      	str	r4, [r0, #8]
  htim16.Init.Period = 65535;
 8002d08:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d0c:	60c3      	str	r3, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d0e:	6104      	str	r4, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 8002d10:	6144      	str	r4, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d12:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002d14:	f004 f91a 	bl	8006f4c <HAL_TIM_Base_Init>
 8002d18:	2800      	cmp	r0, #0
 8002d1a:	d12b      	bne.n	8002d74 <MX_TIM16_Init+0x94>
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8002d1c:	481a      	ldr	r0, [pc, #104]	@ (8002d88 <MX_TIM16_Init+0xa8>)
 8002d1e:	f004 f975 	bl	800700c <HAL_TIM_PWM_Init>
 8002d22:	bb48      	cbnz	r0, 8002d78 <MX_TIM16_Init+0x98>
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8002d24:	2108      	movs	r1, #8
 8002d26:	4818      	ldr	r0, [pc, #96]	@ (8002d88 <MX_TIM16_Init+0xa8>)
 8002d28:	f004 f9a0 	bl	800706c <HAL_TIM_OnePulse_Init>
 8002d2c:	bb30      	cbnz	r0, 8002d7c <MX_TIM16_Init+0x9c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d2e:	2360      	movs	r3, #96	@ 0x60
 8002d30:	930d      	str	r3, [sp, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8002d32:	2200      	movs	r2, #0
 8002d34:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d36:	920f      	str	r2, [sp, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002d38:	9210      	str	r2, [sp, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d3a:	9211      	str	r2, [sp, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d3c:	9212      	str	r2, [sp, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d3e:	9213      	str	r2, [sp, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d40:	a90d      	add	r1, sp, #52	@ 0x34
 8002d42:	4811      	ldr	r0, [pc, #68]	@ (8002d88 <MX_TIM16_Init+0xa8>)
 8002d44:	f004 fa37 	bl	80071b6 <HAL_TIM_PWM_ConfigChannel>
 8002d48:	b9d0      	cbnz	r0, 8002d80 <MX_TIM16_Init+0xa0>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	9300      	str	r3, [sp, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d4e:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d50:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002d52:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002d54:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002d56:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d5a:	9205      	str	r2, [sp, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002d5c:	9306      	str	r3, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002d5e:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8002d60:	4669      	mov	r1, sp
 8002d62:	4809      	ldr	r0, [pc, #36]	@ (8002d88 <MX_TIM16_Init+0xa8>)
 8002d64:	f004 fc2e 	bl	80075c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002d68:	b960      	cbnz	r0, 8002d84 <MX_TIM16_Init+0xa4>
  HAL_TIM_MspPostInit(&htim16);
 8002d6a:	4807      	ldr	r0, [pc, #28]	@ (8002d88 <MX_TIM16_Init+0xa8>)
 8002d6c:	f001 fc72 	bl	8004654 <HAL_TIM_MspPostInit>
}
 8002d70:	b014      	add	sp, #80	@ 0x50
 8002d72:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002d74:	f7ff feb0 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002d78:	f7ff feae 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002d7c:	f7ff feac 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002d80:	f7ff feaa 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002d84:	f7ff fea8 	bl	8002ad8 <Error_Handler>
 8002d88:	20000448 	.word	0x20000448
 8002d8c:	40014400 	.word	0x40014400

08002d90 <MX_USART1_UART_Init>:
{
 8002d90:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8002d92:	4815      	ldr	r0, [pc, #84]	@ (8002de8 <MX_USART1_UART_Init+0x58>)
 8002d94:	4b15      	ldr	r3, [pc, #84]	@ (8002dec <MX_USART1_UART_Init+0x5c>)
 8002d96:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8002d98:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002d9c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002da2:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002da4:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002da6:	220c      	movs	r2, #12
 8002da8:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002daa:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dac:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dae:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002db0:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002db2:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002db4:	f004 fec7 	bl	8007b46 <HAL_UART_Init>
 8002db8:	b970      	cbnz	r0, 8002dd8 <MX_USART1_UART_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002dba:	2100      	movs	r1, #0
 8002dbc:	480a      	ldr	r0, [pc, #40]	@ (8002de8 <MX_USART1_UART_Init+0x58>)
 8002dbe:	f004 ff3a 	bl	8007c36 <HAL_UARTEx_SetTxFifoThreshold>
 8002dc2:	b958      	cbnz	r0, 8002ddc <MX_USART1_UART_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	4808      	ldr	r0, [pc, #32]	@ (8002de8 <MX_USART1_UART_Init+0x58>)
 8002dc8:	f004 ff5a 	bl	8007c80 <HAL_UARTEx_SetRxFifoThreshold>
 8002dcc:	b940      	cbnz	r0, 8002de0 <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002dce:	4806      	ldr	r0, [pc, #24]	@ (8002de8 <MX_USART1_UART_Init+0x58>)
 8002dd0:	f004 ff12 	bl	8007bf8 <HAL_UARTEx_DisableFifoMode>
 8002dd4:	b930      	cbnz	r0, 8002de4 <MX_USART1_UART_Init+0x54>
}
 8002dd6:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002dd8:	f7ff fe7e 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002ddc:	f7ff fe7c 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002de0:	f7ff fe7a 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002de4:	f7ff fe78 	bl	8002ad8 <Error_Handler>
 8002de8:	200003b4 	.word	0x200003b4
 8002dec:	40013800 	.word	0x40013800

08002df0 <MX_TIM2_Init>:
{
 8002df0:	b500      	push	{lr}
 8002df2:	b08b      	sub	sp, #44	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002df4:	2300      	movs	r3, #0
 8002df6:	9307      	str	r3, [sp, #28]
 8002df8:	9308      	str	r3, [sp, #32]
 8002dfa:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	9301      	str	r3, [sp, #4]
 8002e00:	9302      	str	r3, [sp, #8]
 8002e02:	9303      	str	r3, [sp, #12]
 8002e04:	9304      	str	r3, [sp, #16]
 8002e06:	9305      	str	r3, [sp, #20]
 8002e08:	9306      	str	r3, [sp, #24]
  htim2.Instance = TIM2;
 8002e0a:	481e      	ldr	r0, [pc, #120]	@ (8002e84 <MX_TIM2_Init+0x94>)
 8002e0c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002e10:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 8002e12:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e14:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4294967295;
 8002e16:	f04f 32ff 	mov.w	r2, #4294967295
 8002e1a:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e1c:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e1e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002e20:	f004 f8f4 	bl	800700c <HAL_TIM_PWM_Init>
 8002e24:	bb20      	cbnz	r0, 8002e70 <MX_TIM2_Init+0x80>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e26:	2300      	movs	r3, #0
 8002e28:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e2a:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e2c:	a907      	add	r1, sp, #28
 8002e2e:	4815      	ldr	r0, [pc, #84]	@ (8002e84 <MX_TIM2_Init+0x94>)
 8002e30:	f004 fb94 	bl	800755c <HAL_TIMEx_MasterConfigSynchronization>
 8002e34:	b9f0      	cbnz	r0, 8002e74 <MX_TIM2_Init+0x84>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e36:	2360      	movs	r3, #96	@ 0x60
 8002e38:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	9201      	str	r2, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e3e:	9202      	str	r2, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e40:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e42:	4669      	mov	r1, sp
 8002e44:	480f      	ldr	r0, [pc, #60]	@ (8002e84 <MX_TIM2_Init+0x94>)
 8002e46:	f004 f9b6 	bl	80071b6 <HAL_TIM_PWM_ConfigChannel>
 8002e4a:	b9a8      	cbnz	r0, 8002e78 <MX_TIM2_Init+0x88>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e4c:	2204      	movs	r2, #4
 8002e4e:	4669      	mov	r1, sp
 8002e50:	480c      	ldr	r0, [pc, #48]	@ (8002e84 <MX_TIM2_Init+0x94>)
 8002e52:	f004 f9b0 	bl	80071b6 <HAL_TIM_PWM_ConfigChannel>
 8002e56:	b988      	cbnz	r0, 8002e7c <MX_TIM2_Init+0x8c>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e58:	2208      	movs	r2, #8
 8002e5a:	4669      	mov	r1, sp
 8002e5c:	4809      	ldr	r0, [pc, #36]	@ (8002e84 <MX_TIM2_Init+0x94>)
 8002e5e:	f004 f9aa 	bl	80071b6 <HAL_TIM_PWM_ConfigChannel>
 8002e62:	b968      	cbnz	r0, 8002e80 <MX_TIM2_Init+0x90>
  HAL_TIM_MspPostInit(&htim2);
 8002e64:	4807      	ldr	r0, [pc, #28]	@ (8002e84 <MX_TIM2_Init+0x94>)
 8002e66:	f001 fbf5 	bl	8004654 <HAL_TIM_MspPostInit>
}
 8002e6a:	b00b      	add	sp, #44	@ 0x2c
 8002e6c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002e70:	f7ff fe32 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002e74:	f7ff fe30 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002e78:	f7ff fe2e 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002e7c:	f7ff fe2c 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002e80:	f7ff fe2a 	bl	8002ad8 <Error_Handler>
 8002e84:	20000494 	.word	0x20000494

08002e88 <MX_RTC_Init>:
{
 8002e88:	b508      	push	{r3, lr}
  hrtc.Instance = RTC;
 8002e8a:	480e      	ldr	r0, [pc, #56]	@ (8002ec4 <MX_RTC_Init+0x3c>)
 8002e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ec8 <MX_RTC_Init+0x40>)
 8002e8e:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002e90:	2300      	movs	r3, #0
 8002e92:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002e94:	220f      	movs	r2, #15
 8002e96:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8002e98:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8002e9c:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002e9e:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002ea0:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002ea2:	61c3      	str	r3, [r0, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002ea4:	6143      	str	r3, [r0, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002ea6:	f003 fd35 	bl	8006914 <HAL_RTC_Init>
 8002eaa:	b930      	cbnz	r0, 8002eba <MX_RTC_Init+0x32>
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8002eac:	2200      	movs	r2, #0
 8002eae:	4611      	mov	r1, r2
 8002eb0:	4804      	ldr	r0, [pc, #16]	@ (8002ec4 <MX_RTC_Init+0x3c>)
 8002eb2:	f003 fd85 	bl	80069c0 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002eb6:	b910      	cbnz	r0, 8002ebe <MX_RTC_Init+0x36>
}
 8002eb8:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002eba:	f7ff fe0d 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002ebe:	f7ff fe0b 	bl	8002ad8 <Error_Handler>
 8002ec2:	bf00      	nop
 8002ec4:	2000052c 	.word	0x2000052c
 8002ec8:	40002800 	.word	0x40002800

08002ecc <SystemClock_Config>:
{
 8002ecc:	b510      	push	{r4, lr}
 8002ece:	b09a      	sub	sp, #104	@ 0x68
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ed0:	2248      	movs	r2, #72	@ 0x48
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	a808      	add	r0, sp, #32
 8002ed6:	f007 fb9c 	bl	800a612 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002eda:	2400      	movs	r4, #0
 8002edc:	9401      	str	r4, [sp, #4]
 8002ede:	9402      	str	r4, [sp, #8]
 8002ee0:	9403      	str	r4, [sp, #12]
 8002ee2:	9404      	str	r4, [sp, #16]
 8002ee4:	9405      	str	r4, [sp, #20]
 8002ee6:	9406      	str	r4, [sp, #24]
 8002ee8:	9407      	str	r4, [sp, #28]
  HAL_PWR_EnableBkUpAccess();
 8002eea:	f002 fc69 	bl	80057c0 <HAL_PWR_EnableBkUpAccess>
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002eee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ef2:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002ef6:	f023 0318 	bic.w	r3, r3, #24
 8002efa:	f043 0310 	orr.w	r3, r3, #16
 8002efe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f02:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002f06:	6813      	ldr	r3, [r2, #0]
 8002f08:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f0c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f10:	6013      	str	r3, [r2, #0]
 8002f12:	6813      	ldr	r3, [r2, #0]
 8002f14:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	9b00      	ldr	r3, [sp, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 8002f1c:	232f      	movs	r3, #47	@ 0x2f
 8002f1e:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002f24:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002f26:	2301      	movs	r3, #1
 8002f28:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f2a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f2e:	920b      	str	r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002f30:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f32:	2240      	movs	r2, #64	@ 0x40
 8002f34:	920c      	str	r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8002f36:	9410      	str	r4, [sp, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002f38:	2260      	movs	r2, #96	@ 0x60
 8002f3a:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002f3c:	2205      	movs	r2, #5
 8002f3e:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f40:	2202      	movs	r2, #2
 8002f42:	9213      	str	r2, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002f44:	9314      	str	r3, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002f46:	9415      	str	r4, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 32;
 8002f48:	2320      	movs	r3, #32
 8002f4a:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f4c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f50:	9317      	str	r3, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002f52:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002f56:	9319      	str	r3, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002f58:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f5c:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f5e:	a808      	add	r0, sp, #32
 8002f60:	f002 fd3c 	bl	80059dc <HAL_RCC_OscConfig>
 8002f64:	b990      	cbnz	r0, 8002f8c <SystemClock_Config+0xc0>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8002f66:	236f      	movs	r3, #111	@ 0x6f
 8002f68:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f6a:	2103      	movs	r1, #3
 8002f6c:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f72:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f74:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8002f76:	2280      	movs	r2, #128	@ 0x80
 8002f78:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8002f7a:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002f7c:	a801      	add	r0, sp, #4
 8002f7e:	f003 f8b9 	bl	80060f4 <HAL_RCC_ClockConfig>
 8002f82:	b928      	cbnz	r0, 8002f90 <SystemClock_Config+0xc4>
  HAL_RCCEx_EnableMSIPLLMode();
 8002f84:	f003 fc6a 	bl	800685c <HAL_RCCEx_EnableMSIPLLMode>
}
 8002f88:	b01a      	add	sp, #104	@ 0x68
 8002f8a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002f8c:	f7ff fda4 	bl	8002ad8 <Error_Handler>
    Error_Handler();
 8002f90:	f7ff fda2 	bl	8002ad8 <Error_Handler>

08002f94 <PeriphCommonClock_Config>:
{
 8002f94:	b500      	push	{lr}
 8002f96:	b095      	sub	sp, #84	@ 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f98:	2250      	movs	r2, #80	@ 0x50
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	4668      	mov	r0, sp
 8002f9e:	f007 fb38 	bl	800a612 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 8002fa2:	f44f 5354 	mov.w	r3, #13568	@ 0x3500
 8002fa6:	9300      	str	r3, [sp, #0]
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8002fa8:	2318      	movs	r3, #24
 8002faa:	9301      	str	r3, [sp, #4]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8002fac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fb0:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8002fb2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fb6:	9303      	str	r3, [sp, #12]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8002fb8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002fbc:	9304      	str	r3, [sp, #16]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK|RCC_PLLSAI1_ADCCLK;
 8002fbe:	f04f 5388 	mov.w	r3, #285212672	@ 0x11000000
 8002fc2:	9305      	str	r3, [sp, #20]
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002fc4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002fc8:	930d      	str	r3, [sp, #52]	@ 0x34
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002fca:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002fce:	930f      	str	r3, [sp, #60]	@ 0x3c
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_HSE_DIV1024;
 8002fd0:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002fd4:	9311      	str	r3, [sp, #68]	@ 0x44
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002fd6:	2310      	movs	r3, #16
 8002fd8:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fda:	4668      	mov	r0, sp
 8002fdc:	f003 fac5 	bl	800656a <HAL_RCCEx_PeriphCLKConfig>
 8002fe0:	b928      	cbnz	r0, 8002fee <PeriphCommonClock_Config+0x5a>
  * @param  Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
  * @retval 1 lock fail, 0 lock successful or already locked by same core
  */
__STATIC_INLINE uint32_t LL_HSEM_1StepLock(const HSEM_TypeDef *HSEMx, uint32_t Semaphore)
{
  return ((HSEMx->RLR[Semaphore] != (HSEM_RLR_LOCK | LL_HSEM_COREID)) ? 1UL : 0UL);
 8002fe2:	4b04      	ldr	r3, [pc, #16]	@ (8002ff4 <PeriphCommonClock_Config+0x60>)
 8002fe4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 8002fe8:	b015      	add	sp, #84	@ 0x54
 8002fea:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002fee:	f7ff fd73 	bl	8002ad8 <Error_Handler>
 8002ff2:	bf00      	nop
 8002ff4:	58001400 	.word	0x58001400

08002ff8 <main>:
{
 8002ff8:	b508      	push	{r3, lr}
  HAL_Init();
 8002ffa:	f000 faf9 	bl	80035f0 <HAL_Init>
  MX_APPE_Config();
 8002ffe:	f7fd fd7f 	bl	8000b00 <MX_APPE_Config>
  SystemClock_Config();
 8003002:	f7ff ff63 	bl	8002ecc <SystemClock_Config>
  PeriphCommonClock_Config();
 8003006:	f7ff ffc5 	bl	8002f94 <PeriphCommonClock_Config>
  MX_IPCC_Init();
 800300a:	f7ff fd67 	bl	8002adc <MX_IPCC_Init>
  MX_GPIO_Init();
 800300e:	f7ff fccb 	bl	80029a8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8003012:	f7ff fd71 	bl	8002af8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8003016:	f7ff fdaf 	bl	8002b78 <MX_I2C1_Init>
  MX_TIM1_Init();
 800301a:	f7ff fdd7 	bl	8002bcc <MX_TIM1_Init>
  MX_TIM16_Init();
 800301e:	f7ff fe5f 	bl	8002ce0 <MX_TIM16_Init>
  MX_USART1_UART_Init();
 8003022:	f7ff feb5 	bl	8002d90 <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 8003026:	f006 f813 	bl	8009050 <MX_USB_Device_Init>
  MX_TIM2_Init();
 800302a:	f7ff fee1 	bl	8002df0 <MX_TIM2_Init>
  MX_RTC_Init();
 800302e:	f7ff ff2b 	bl	8002e88 <MX_RTC_Init>
  linea_init();
 8003032:	f7ff f8b5 	bl	80021a0 <linea_init>
  MX_APPE_Init();
 8003036:	f7fd fd7d 	bl	8000b34 <MX_APPE_Init>
    MX_APPE_Process();
 800303a:	f7fd fd89 	bl	8000b50 <MX_APPE_Process>
    linea_cycle();
 800303e:	f7ff f997 	bl	8002370 <linea_cycle>
  while (1)
 8003042:	e7fa      	b.n	800303a <main+0x42>

08003044 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8003044:	b508      	push	{r3, lr}
  return memcpy( dest, src, size );
 8003046:	f007 fb70 	bl	800a72a <memcpy>
}
 800304a:	bd08      	pop	{r3, pc}

0800304c <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800304c:	b508      	push	{r3, lr}
  return memset( ptr, value, size );
 800304e:	f007 fae0 	bl	800a612 <memset>
}
 8003052:	bd08      	pop	{r3, pc}

08003054 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8003054:	4601      	mov	r1, r0
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8003056:	4807      	ldr	r0, [pc, #28]	@ (8003074 <OTP_Read+0x20>)

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8003058:	79c3      	ldrb	r3, [r0, #7]
 800305a:	428b      	cmp	r3, r1
 800305c:	d004      	beq.n	8003068 <OTP_Read+0x14>
 800305e:	4a06      	ldr	r2, [pc, #24]	@ (8003078 <OTP_Read+0x24>)
 8003060:	4290      	cmp	r0, r2
 8003062:	d001      	beq.n	8003068 <OTP_Read+0x14>
  {
    p_id -= 8 ;
 8003064:	3808      	subs	r0, #8
 8003066:	e7f7      	b.n	8003058 <OTP_Read+0x4>
  }

  if((*( p_id + 7 )) != id)
 8003068:	428b      	cmp	r3, r1
 800306a:	d100      	bne.n	800306e <OTP_Read+0x1a>
  {
    p_id = 0 ;
  }

  return p_id ;
}
 800306c:	4770      	bx	lr
    p_id = 0 ;
 800306e:	2000      	movs	r0, #0
  return p_id ;
 8003070:	e7fc      	b.n	800306c <OTP_Read+0x18>
 8003072:	bf00      	nop
 8003074:	1fff73f8 	.word	0x1fff73f8
 8003078:	1fff7000 	.word	0x1fff7000

0800307c <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800307c:	b500      	push	{lr}
 800307e:	b085      	sub	sp, #20
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8003080:	466b      	mov	r3, sp
 8003082:	f100 020c 	add.w	r2, r0, #12
 8003086:	212e      	movs	r1, #46	@ 0x2e
 8003088:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800308c:	f000 f906 	bl	800329c <shci_send>
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}
 8003090:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8003094:	b005      	add	sp, #20
 8003096:	f85d fb04 	ldr.w	pc, [sp], #4

0800309a <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800309a:	b500      	push	{lr}
 800309c:	b085      	sub	sp, #20
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800309e:	466b      	mov	r3, sp
 80030a0:	f100 020c 	add.w	r2, r0, #12
 80030a4:	210f      	movs	r1, #15
 80030a6:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 80030aa:	f000 f8f7 	bl	800329c <shci_send>
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}
 80030ae:	f89d 000e 	ldrb.w	r0, [sp, #14]
 80030b2:	b005      	add	sp, #20
 80030b4:	f85d fb04 	ldr.w	pc, [sp], #4

080030b8 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 80030b8:	b500      	push	{lr}
 80030ba:	b085      	sub	sp, #20
 80030bc:	4602      	mov	r2, r0
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;

  shci_send( SHCI_OPCODE_C2_CONFIG,
 80030be:	466b      	mov	r3, sp
 80030c0:	2110      	movs	r1, #16
 80030c2:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 80030c6:	f000 f8e9 	bl	800329c <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}
 80030ca:	f89d 000e 	ldrb.w	r0, [sp, #14]
 80030ce:	b005      	add	sp, #20
 80030d0:	f85d fb04 	ldr.w	pc, [sp], #4

080030d4 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 80030d4:	b430      	push	{r4, r5}
  uint32_t wireless_firmware_infoStack = 0;
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
  uint32_t fus_version = 0;
  uint32_t fus_memorySize = 0;

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 80030d6:	4b21      	ldr	r3, [pc, #132]	@ (800315c <SHCI_GetWirelessFwInfo+0x88>)
 80030d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030da:	f3c3 030d 	ubfx	r3, r3, #0, #14
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80030e4:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 80030e8:	681a      	ldr	r2, [r3, #0]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 80030ea:	6811      	ldr	r1, [r2, #0]
 80030ec:	4b1c      	ldr	r3, [pc, #112]	@ (8003160 <SHCI_GetWirelessFwInfo+0x8c>)
 80030ee:	4299      	cmp	r1, r3
 80030f0:	d02d      	beq.n	800314e <SHCI_GetWirelessFwInfo+0x7a>

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 80030f2:	6913      	ldr	r3, [r2, #16]
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 80030f4:	6954      	ldr	r4, [r2, #20]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 80030f6:	6995      	ldr	r5, [r2, #24]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 80030f8:	6851      	ldr	r1, [r2, #4]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 80030fa:	6892      	ldr	r2, [r2, #8]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 80030fc:	ea4f 6c13 	mov.w	ip, r3, lsr #24
 8003100:	f880 c000 	strb.w	ip, [r0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8003104:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8003108:	f880 c001 	strb.w	ip, [r0, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800310c:	ea4f 2c13 	mov.w	ip, r3, lsr #8
 8003110:	f880 c002 	strb.w	ip, [r0, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8003114:	f3c3 1c03 	ubfx	ip, r3, #4, #4
 8003118:	f880 c003 	strb.w	ip, [r0, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800311c:	f003 030f 	and.w	r3, r3, #15
 8003120:	7103      	strb	r3, [r0, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8003122:	0e23      	lsrs	r3, r4, #24
 8003124:	7143      	strb	r3, [r0, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8003126:	0c23      	lsrs	r3, r4, #16
 8003128:	7183      	strb	r3, [r0, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800312a:	0a23      	lsrs	r3, r4, #8
 800312c:	71c3      	strb	r3, [r0, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800312e:	7204      	strb	r4, [r0, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8003130:	7245      	strb	r5, [r0, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8003132:	0e0b      	lsrs	r3, r1, #24
 8003134:	7283      	strb	r3, [r0, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8003136:	0c0b      	lsrs	r3, r1, #16
 8003138:	72c3      	strb	r3, [r0, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800313a:	0a09      	lsrs	r1, r1, #8
 800313c:	7301      	strb	r1, [r0, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800313e:	0e13      	lsrs	r3, r2, #24
 8003140:	7343      	strb	r3, [r0, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8003142:	0c13      	lsrs	r3, r2, #16
 8003144:	7383      	strb	r3, [r0, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8003146:	73c2      	strb	r2, [r0, #15]

  return (SHCI_Success);
}
 8003148:	2000      	movs	r0, #0
 800314a:	bc30      	pop	{r4, r5}
 800314c:	4770      	bx	lr
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800314e:	6953      	ldr	r3, [r2, #20]
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8003150:	6994      	ldr	r4, [r2, #24]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8003152:	69d5      	ldr	r5, [r2, #28]
    fus_version =  p_fus_device_info_table->FusVersion;
 8003154:	68d1      	ldr	r1, [r2, #12]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8003156:	6912      	ldr	r2, [r2, #16]
 8003158:	e7d0      	b.n	80030fc <SHCI_GetWirelessFwInfo+0x28>
 800315a:	bf00      	nop
 800315c:	58004000 	.word	0x58004000
 8003160:	a94656b9 	.word	0xa94656b9

08003164 <Cmd_SetStatus>:

  return;
}

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8003164:	b508      	push	{r3, lr}
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8003166:	b938      	cbnz	r0, 8003178 <Cmd_SetStatus+0x14>
  {
    if(StatusNotCallBackFunction != 0)
 8003168:	4b08      	ldr	r3, [pc, #32]	@ (800318c <Cmd_SetStatus+0x28>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	b103      	cbz	r3, 8003170 <Cmd_SetStatus+0xc>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800316e:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8003170:	4b07      	ldr	r3, [pc, #28]	@ (8003190 <Cmd_SetStatus+0x2c>)
 8003172:	2200      	movs	r2, #0
 8003174:	701a      	strb	r2, [r3, #0]
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
}
 8003176:	bd08      	pop	{r3, pc}
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8003178:	4b05      	ldr	r3, [pc, #20]	@ (8003190 <Cmd_SetStatus+0x2c>)
 800317a:	2201      	movs	r2, #1
 800317c:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800317e:	4b03      	ldr	r3, [pc, #12]	@ (800318c <Cmd_SetStatus+0x28>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d0f7      	beq.n	8003176 <Cmd_SetStatus+0x12>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8003186:	4610      	mov	r0, r2
 8003188:	4798      	blx	r3
  return;
 800318a:	e7f4      	b.n	8003176 <Cmd_SetStatus+0x12>
 800318c:	20000648 	.word	0x20000648
 8003190:	20000208 	.word	0x20000208

08003194 <TlInit>:
{
 8003194:	b510      	push	{r4, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	4604      	mov	r4, r0
  pCmdBuffer = p_cmdbuffer;
 800319a:	4b0b      	ldr	r3, [pc, #44]	@ (80031c8 <TlInit+0x34>)
 800319c:	6018      	str	r0, [r3, #0]
  LST_init_head (&SHciAsynchEventQueue);
 800319e:	480b      	ldr	r0, [pc, #44]	@ (80031cc <TlInit+0x38>)
 80031a0:	f005 fcd4 	bl	8008b4c <LST_init_head>
  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80031a4:	2001      	movs	r0, #1
 80031a6:	f7ff ffdd 	bl	8003164 <Cmd_SetStatus>
  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80031aa:	4b09      	ldr	r3, [pc, #36]	@ (80031d0 <TlInit+0x3c>)
 80031ac:	2201      	movs	r2, #1
 80031ae:	701a      	strb	r2, [r3, #0]
  if (shciContext.io.Init)
 80031b0:	4b08      	ldr	r3, [pc, #32]	@ (80031d4 <TlInit+0x40>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	b133      	cbz	r3, 80031c4 <TlInit+0x30>
    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 80031b6:	9403      	str	r4, [sp, #12]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 80031b8:	4a07      	ldr	r2, [pc, #28]	@ (80031d8 <TlInit+0x44>)
 80031ba:	9201      	str	r2, [sp, #4]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 80031bc:	4a07      	ldr	r2, [pc, #28]	@ (80031dc <TlInit+0x48>)
 80031be:	9202      	str	r2, [sp, #8]
    shciContext.io.Init(&Conf);
 80031c0:	a801      	add	r0, sp, #4
 80031c2:	4798      	blx	r3
}
 80031c4:	b004      	add	sp, #16
 80031c6:	bd10      	pop	{r4, pc}
 80031c8:	20000204 	.word	0x20000204
 80031cc:	2000020c 	.word	0x2000020c
 80031d0:	20000200 	.word	0x20000200
 80031d4:	2000064c 	.word	0x2000064c
 80031d8:	08003305 	.word	0x08003305
 80031dc:	080031e1 	.word	0x080031e1

080031e0 <TlUserEvtReceived>:

  return;
}

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 80031e0:	b510      	push	{r4, lr}
 80031e2:	4601      	mov	r1, r0
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 80031e4:	4c03      	ldr	r4, [pc, #12]	@ (80031f4 <TlUserEvtReceived+0x14>)
 80031e6:	4620      	mov	r0, r4
 80031e8:	f005 fccb 	bl	8008b82 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 80031ec:	4620      	mov	r0, r4
 80031ee:	f7fd fcb6 	bl	8000b5e <shci_notify_asynch_evt>

  return;
}
 80031f2:	bd10      	pop	{r4, pc}
 80031f4:	2000020c 	.word	0x2000020c

080031f8 <shci_init>:
{
 80031f8:	b510      	push	{r4, lr}
 80031fa:	460c      	mov	r4, r1
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 80031fc:	684a      	ldr	r2, [r1, #4]
 80031fe:	4b05      	ldr	r3, [pc, #20]	@ (8003214 <shci_init+0x1c>)
 8003200:	601a      	str	r2, [r3, #0]
  shciContext.UserEvtRx = UserEvtRx;
 8003202:	4b05      	ldr	r3, [pc, #20]	@ (8003218 <shci_init+0x20>)
 8003204:	61d8      	str	r0, [r3, #28]
  shci_register_io_bus (&shciContext.io);
 8003206:	4618      	mov	r0, r3
 8003208:	f000 f882 	bl	8003310 <shci_register_io_bus>
  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800320c:	6820      	ldr	r0, [r4, #0]
 800320e:	f7ff ffc1 	bl	8003194 <TlInit>
}
 8003212:	bd10      	pop	{r4, pc}
 8003214:	20000648 	.word	0x20000648
 8003218:	2000064c 	.word	0x2000064c

0800321c <shci_user_evt_proc>:
{
 800321c:	b500      	push	{lr}
 800321e:	b085      	sub	sp, #20
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8003220:	481b      	ldr	r0, [pc, #108]	@ (8003290 <shci_user_evt_proc+0x74>)
 8003222:	f005 fc96 	bl	8008b52 <LST_is_empty>
 8003226:	b910      	cbnz	r0, 800322e <shci_user_evt_proc+0x12>
 8003228:	4b1a      	ldr	r3, [pc, #104]	@ (8003294 <shci_user_evt_proc+0x78>)
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	b94b      	cbnz	r3, 8003242 <shci_user_evt_proc+0x26>
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800322e:	4818      	ldr	r0, [pc, #96]	@ (8003290 <shci_user_evt_proc+0x74>)
 8003230:	f005 fc8f 	bl	8008b52 <LST_is_empty>
 8003234:	b910      	cbnz	r0, 800323c <shci_user_evt_proc+0x20>
 8003236:	4b17      	ldr	r3, [pc, #92]	@ (8003294 <shci_user_evt_proc+0x78>)
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	bb23      	cbnz	r3, 8003286 <shci_user_evt_proc+0x6a>
}
 800323c:	b005      	add	sp, #20
 800323e:	f85d fb04 	ldr.w	pc, [sp], #4
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8003242:	a903      	add	r1, sp, #12
 8003244:	4812      	ldr	r0, [pc, #72]	@ (8003290 <shci_user_evt_proc+0x74>)
 8003246:	f005 fcb4 	bl	8008bb2 <LST_remove_head>
    if (shciContext.UserEvtRx != NULL)
 800324a:	4b13      	ldr	r3, [pc, #76]	@ (8003298 <shci_user_evt_proc+0x7c>)
 800324c:	69db      	ldr	r3, [r3, #28]
 800324e:	b18b      	cbz	r3, 8003274 <shci_user_evt_proc+0x58>
      UserEvtRxParam.pckt = phcievtbuffer;
 8003250:	9a03      	ldr	r2, [sp, #12]
 8003252:	9202      	str	r2, [sp, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 8003254:	2201      	movs	r2, #1
 8003256:	f88d 2004 	strb.w	r2, [sp, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800325a:	a801      	add	r0, sp, #4
 800325c:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800325e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8003262:	4b0c      	ldr	r3, [pc, #48]	@ (8003294 <shci_user_evt_proc+0x78>)
 8003264:	701a      	strb	r2, [r3, #0]
    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8003266:	4b0b      	ldr	r3, [pc, #44]	@ (8003294 <shci_user_evt_proc+0x78>)
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	b13b      	cbz	r3, 800327c <shci_user_evt_proc+0x60>
      TL_MM_EvtDone( phcievtbuffer );
 800326c:	9803      	ldr	r0, [sp, #12]
 800326e:	f005 febb 	bl	8008fe8 <TL_MM_EvtDone>
 8003272:	e7dc      	b.n	800322e <shci_user_evt_proc+0x12>
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8003274:	4b07      	ldr	r3, [pc, #28]	@ (8003294 <shci_user_evt_proc+0x78>)
 8003276:	2201      	movs	r2, #1
 8003278:	701a      	strb	r2, [r3, #0]
 800327a:	e7f4      	b.n	8003266 <shci_user_evt_proc+0x4a>
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800327c:	9903      	ldr	r1, [sp, #12]
 800327e:	4804      	ldr	r0, [pc, #16]	@ (8003290 <shci_user_evt_proc+0x74>)
 8003280:	f005 fc73 	bl	8008b6a <LST_insert_head>
 8003284:	e7d3      	b.n	800322e <shci_user_evt_proc+0x12>
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8003286:	4802      	ldr	r0, [pc, #8]	@ (8003290 <shci_user_evt_proc+0x74>)
 8003288:	f7fd fc69 	bl	8000b5e <shci_notify_asynch_evt>
  return;
 800328c:	e7d6      	b.n	800323c <shci_user_evt_proc+0x20>
 800328e:	bf00      	nop
 8003290:	2000020c 	.word	0x2000020c
 8003294:	20000200 	.word	0x20000200
 8003298:	2000064c 	.word	0x2000064c

0800329c <shci_send>:
{
 800329c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032a0:	4607      	mov	r7, r0
 80032a2:	460c      	mov	r4, r1
 80032a4:	4616      	mov	r6, r2
 80032a6:	461d      	mov	r5, r3
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 80032a8:	2000      	movs	r0, #0
 80032aa:	f7ff ff5b 	bl	8003164 <Cmd_SetStatus>
  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 80032ae:	f8df 8050 	ldr.w	r8, [pc, #80]	@ 8003300 <shci_send+0x64>
 80032b2:	f8d8 0000 	ldr.w	r0, [r8]
 80032b6:	f8a0 7009 	strh.w	r7, [r0, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 80032ba:	72c4      	strb	r4, [r0, #11]
  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 80032bc:	4622      	mov	r2, r4
 80032be:	4631      	mov	r1, r6
 80032c0:	300c      	adds	r0, #12
 80032c2:	f007 fa32 	bl	800a72a <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 80032c6:	2401      	movs	r4, #1
 80032c8:	4b0b      	ldr	r3, [pc, #44]	@ (80032f8 <shci_send+0x5c>)
 80032ca:	701c      	strb	r4, [r3, #0]
  shciContext.io.Send(0,0);
 80032cc:	4b0b      	ldr	r3, [pc, #44]	@ (80032fc <shci_send+0x60>)
 80032ce:	691b      	ldr	r3, [r3, #16]
 80032d0:	2100      	movs	r1, #0
 80032d2:	4608      	mov	r0, r1
 80032d4:	4798      	blx	r3
  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 80032d6:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 80032da:	f7fd fc4b 	bl	8000b74 <shci_cmd_resp_wait>
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 80032de:	f8d8 1000 	ldr.w	r1, [r8]
 80032e2:	788a      	ldrb	r2, [r1, #2]
 80032e4:	3203      	adds	r2, #3
 80032e6:	f105 0008 	add.w	r0, r5, #8
 80032ea:	f007 fa1e 	bl	800a72a <memcpy>
  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80032ee:	4620      	mov	r0, r4
 80032f0:	f7ff ff38 	bl	8003164 <Cmd_SetStatus>
}
 80032f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032f8:	20000644 	.word	0x20000644
 80032fc:	2000064c 	.word	0x2000064c
 8003300:	20000204 	.word	0x20000204

08003304 <TlCmdEvtReceived>:
{
 8003304:	b508      	push	{r3, lr}
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8003306:	2000      	movs	r0, #0
 8003308:	f7fd fc2f 	bl	8000b6a <shci_cmd_resp_release>
}
 800330c:	bd08      	pop	{r3, pc}
	...

08003310 <shci_register_io_bus>:


void shci_register_io_bus(tSHciIO* fops)
{
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8003310:	4b02      	ldr	r3, [pc, #8]	@ (800331c <shci_register_io_bus+0xc>)
 8003312:	6003      	str	r3, [r0, #0]
  fops->Send    = TL_SYS_SendCmd;
 8003314:	4b02      	ldr	r3, [pc, #8]	@ (8003320 <shci_register_io_bus+0x10>)
 8003316:	6103      	str	r3, [r0, #16]

  return;
}
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	08008efd 	.word	0x08008efd
 8003320:	08008f39 	.word	0x08008f39

08003324 <UTIL_LPM_Init>:
/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8003324:	2300      	movs	r3, #0
 8003326:	4a02      	ldr	r2, [pc, #8]	@ (8003330 <UTIL_LPM_Init+0xc>)
 8003328:	6013      	str	r3, [r2, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800332a:	4a02      	ldr	r2, [pc, #8]	@ (8003334 <UTIL_LPM_Init+0x10>)
 800332c:	6013      	str	r3, [r2, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800332e:	4770      	bx	lr
 8003330:	20000670 	.word	0x20000670
 8003334:	2000066c 	.word	0x2000066c

08003338 <UTIL_LPM_SetOffMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003338:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800333c:	b672      	cpsid	i

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 800333e:	b141      	cbz	r1, 8003352 <UTIL_LPM_SetOffMode+0x1a>
 8003340:	2901      	cmp	r1, #1
 8003342:	d103      	bne.n	800334c <UTIL_LPM_SetOffMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8003344:	4906      	ldr	r1, [pc, #24]	@ (8003360 <UTIL_LPM_SetOffMode+0x28>)
 8003346:	680a      	ldr	r2, [r1, #0]
 8003348:	4302      	orrs	r2, r0
 800334a:	600a      	str	r2, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800334c:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8003350:	4770      	bx	lr
      OffModeDisable &= ( ~lpm_id_bm );
 8003352:	4903      	ldr	r1, [pc, #12]	@ (8003360 <UTIL_LPM_SetOffMode+0x28>)
 8003354:	680a      	ldr	r2, [r1, #0]
 8003356:	ea22 0200 	bic.w	r2, r2, r0
 800335a:	600a      	str	r2, [r1, #0]
      break;
 800335c:	e7f6      	b.n	800334c <UTIL_LPM_SetOffMode+0x14>
 800335e:	bf00      	nop
 8003360:	2000066c 	.word	0x2000066c

08003364 <UTIL_SEQ_SetTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003364:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003368:	b672      	cpsid	i

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskSet |= TaskId_bm;
 800336a:	4a06      	ldr	r2, [pc, #24]	@ (8003384 <UTIL_SEQ_SetTask+0x20>)
 800336c:	6813      	ldr	r3, [r2, #0]
 800336e:	4303      	orrs	r3, r0
 8003370:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8003372:	4a05      	ldr	r2, [pc, #20]	@ (8003388 <UTIL_SEQ_SetTask+0x24>)
 8003374:	f852 3031 	ldr.w	r3, [r2, r1, lsl #3]
 8003378:	4303      	orrs	r3, r0
 800337a:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800337e:	f38c 8810 	msr	PRIMASK, ip

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 8003382:	4770      	bx	lr
 8003384:	20000708 	.word	0x20000708
 8003388:	20000674 	.word	0x20000674

0800338c <UTIL_SEQ_PauseTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800338c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003390:	b672      	cpsid	i

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskMask &= (~TaskId_bm);
 8003392:	4a04      	ldr	r2, [pc, #16]	@ (80033a4 <UTIL_SEQ_PauseTask+0x18>)
 8003394:	6813      	ldr	r3, [r2, #0]
 8003396:	ea23 0000 	bic.w	r0, r3, r0
 800339a:	6010      	str	r0, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800339c:	f381 8810 	msr	PRIMASK, r1

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	20000048 	.word	0x20000048

080033a8 <UTIL_SEQ_ResumeTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033a8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80033ac:	b672      	cpsid	i

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskMask |= TaskId_bm;
 80033ae:	4a03      	ldr	r2, [pc, #12]	@ (80033bc <UTIL_SEQ_ResumeTask+0x14>)
 80033b0:	6813      	ldr	r3, [r2, #0]
 80033b2:	4318      	orrs	r0, r3
 80033b4:	6010      	str	r0, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033b6:	f381 8810 	msr	PRIMASK, r1

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 80033ba:	4770      	bx	lr
 80033bc:	20000048 	.word	0x20000048

080033c0 <UTIL_SEQ_SetEvt>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033c0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80033c4:	b672      	cpsid	i

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  EvtSet |= EvtId_bm;
 80033c6:	4a03      	ldr	r2, [pc, #12]	@ (80033d4 <UTIL_SEQ_SetEvt+0x14>)
 80033c8:	6813      	ldr	r3, [r2, #0]
 80033ca:	4318      	orrs	r0, r3
 80033cc:	6010      	str	r0, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033ce:	f381 8810 	msr	PRIMASK, r1

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 80033d2:	4770      	bx	lr
 80033d4:	20000704 	.word	0x20000704

080033d8 <UTIL_SEQ_PreIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 80033d8:	4770      	bx	lr

080033da <UTIL_SEQ_PostIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 80033da:	4770      	bx	lr

080033dc <SEQ_BitPosition>:
  if (value == 0U)
 80033dc:	b128      	cbz	r0, 80033ea <SEQ_BitPosition+0xe>
  return __builtin_clz(value);
 80033de:	fab0 f080 	clz	r0, r0
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
  return (uint8_t)(31 -__CLZ( Value ));
 80033e2:	f1c0 001f 	rsb	r0, r0, #31
}
 80033e6:	b2c0      	uxtb	r0, r0
 80033e8:	4770      	bx	lr
    return 32U;
 80033ea:	2020      	movs	r0, #32
 80033ec:	e7f9      	b.n	80033e2 <SEQ_BitPosition+0x6>
	...

080033f0 <UTIL_SEQ_Run>:
{
 80033f0:	b570      	push	{r4, r5, r6, lr}
  super_mask_backup = SuperMask;
 80033f2:	4b42      	ldr	r3, [pc, #264]	@ (80034fc <UTIL_SEQ_Run+0x10c>)
 80033f4:	681c      	ldr	r4, [r3, #0]
  SuperMask &= Mask_bm;
 80033f6:	4020      	ands	r0, r4
 80033f8:	6018      	str	r0, [r3, #0]
  local_taskset = TaskSet;
 80033fa:	4b41      	ldr	r3, [pc, #260]	@ (8003500 <UTIL_SEQ_Run+0x110>)
 80033fc:	681a      	ldr	r2, [r3, #0]
  local_evtset = EvtSet;
 80033fe:	4b41      	ldr	r3, [pc, #260]	@ (8003504 <UTIL_SEQ_Run+0x114>)
 8003400:	681b      	ldr	r3, [r3, #0]
  local_taskmask = TaskMask;
 8003402:	4941      	ldr	r1, [pc, #260]	@ (8003508 <UTIL_SEQ_Run+0x118>)
 8003404:	6808      	ldr	r0, [r1, #0]
  local_evtwaited =  EvtWaited;
 8003406:	4941      	ldr	r1, [pc, #260]	@ (800350c <UTIL_SEQ_Run+0x11c>)
 8003408:	6809      	ldr	r1, [r1, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800340a:	e02f      	b.n	800346c <UTIL_SEQ_Run+0x7c>
      counter++;
 800340c:	3301      	adds	r3, #1
 800340e:	e034      	b.n	800347a <UTIL_SEQ_Run+0x8a>
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8003410:	4d3f      	ldr	r5, [pc, #252]	@ (8003510 <UTIL_SEQ_Run+0x120>)
 8003412:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8003416:	6868      	ldr	r0, [r5, #4]
 8003418:	4010      	ands	r0, r2
 800341a:	f7ff ffdf 	bl	80033dc <SEQ_BitPosition>
 800341e:	4e3d      	ldr	r6, [pc, #244]	@ (8003514 <UTIL_SEQ_Run+0x124>)
 8003420:	6030      	str	r0, [r6, #0]
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8003422:	686a      	ldr	r2, [r5, #4]
 8003424:	2301      	movs	r3, #1
 8003426:	fa03 f000 	lsl.w	r0, r3, r0
 800342a:	ea22 0200 	bic.w	r2, r2, r0
 800342e:	606a      	str	r2, [r5, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003430:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003434:	b672      	cpsid	i
    TaskSet &= ~(1U << CurrentTaskIdx);
 8003436:	6832      	ldr	r2, [r6, #0]
 8003438:	fa03 f202 	lsl.w	r2, r3, r2
 800343c:	43d6      	mvns	r6, r2
 800343e:	4d30      	ldr	r5, [pc, #192]	@ (8003500 <UTIL_SEQ_Run+0x110>)
 8003440:	6828      	ldr	r0, [r5, #0]
 8003442:	ea20 0202 	bic.w	r2, r0, r2
 8003446:	602a      	str	r2, [r5, #0]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8003448:	2b00      	cmp	r3, #0
 800344a:	d12d      	bne.n	80034a8 <UTIL_SEQ_Run+0xb8>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800344c:	f381 8810 	msr	PRIMASK, r1
    TaskCb[CurrentTaskIdx]( );
 8003450:	4b30      	ldr	r3, [pc, #192]	@ (8003514 <UTIL_SEQ_Run+0x124>)
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	4b30      	ldr	r3, [pc, #192]	@ (8003518 <UTIL_SEQ_Run+0x128>)
 8003456:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800345a:	4798      	blx	r3
    local_taskset = TaskSet;
 800345c:	4b28      	ldr	r3, [pc, #160]	@ (8003500 <UTIL_SEQ_Run+0x110>)
 800345e:	681a      	ldr	r2, [r3, #0]
    local_evtset = EvtSet;
 8003460:	4b28      	ldr	r3, [pc, #160]	@ (8003504 <UTIL_SEQ_Run+0x114>)
 8003462:	681b      	ldr	r3, [r3, #0]
    local_taskmask = TaskMask;
 8003464:	4928      	ldr	r1, [pc, #160]	@ (8003508 <UTIL_SEQ_Run+0x118>)
 8003466:	6808      	ldr	r0, [r1, #0]
    local_evtwaited = EvtWaited;
 8003468:	4928      	ldr	r1, [pc, #160]	@ (800350c <UTIL_SEQ_Run+0x11c>)
 800346a:	6809      	ldr	r1, [r1, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800346c:	4002      	ands	r2, r0
 800346e:	4d23      	ldr	r5, [pc, #140]	@ (80034fc <UTIL_SEQ_Run+0x10c>)
 8003470:	682d      	ldr	r5, [r5, #0]
 8003472:	422a      	tst	r2, r5
 8003474:	d020      	beq.n	80034b8 <UTIL_SEQ_Run+0xc8>
 8003476:	400b      	ands	r3, r1
 8003478:	d11e      	bne.n	80034b8 <UTIL_SEQ_Run+0xc8>
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800347a:	4a25      	ldr	r2, [pc, #148]	@ (8003510 <UTIL_SEQ_Run+0x120>)
 800347c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8003480:	4002      	ands	r2, r0
 8003482:	422a      	tst	r2, r5
 8003484:	d0c2      	beq.n	800340c <UTIL_SEQ_Run+0x1c>
    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 8003486:	4922      	ldr	r1, [pc, #136]	@ (8003510 <UTIL_SEQ_Run+0x120>)
 8003488:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 800348c:	4002      	ands	r2, r0
 800348e:	402a      	ands	r2, r5
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8003490:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003494:	6849      	ldr	r1, [r1, #4]
 8003496:	4211      	tst	r1, r2
 8003498:	d1ba      	bne.n	8003410 <UTIL_SEQ_Run+0x20>
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800349a:	491d      	ldr	r1, [pc, #116]	@ (8003510 <UTIL_SEQ_Run+0x120>)
 800349c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80034a0:	f04f 30ff 	mov.w	r0, #4294967295
 80034a4:	6048      	str	r0, [r1, #4]
 80034a6:	e7b3      	b.n	8003410 <UTIL_SEQ_Run+0x20>
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 80034a8:	3b01      	subs	r3, #1
 80034aa:	4819      	ldr	r0, [pc, #100]	@ (8003510 <UTIL_SEQ_Run+0x120>)
 80034ac:	f850 2033 	ldr.w	r2, [r0, r3, lsl #3]
 80034b0:	4032      	ands	r2, r6
 80034b2:	f840 2033 	str.w	r2, [r0, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80034b6:	e7c7      	b.n	8003448 <UTIL_SEQ_Run+0x58>
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 80034b8:	4b16      	ldr	r3, [pc, #88]	@ (8003514 <UTIL_SEQ_Run+0x124>)
 80034ba:	f04f 32ff 	mov.w	r2, #4294967295
 80034be:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 80034c0:	f7ff ff8a 	bl	80033d8 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034c4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80034c8:	b672      	cpsid	i
  local_taskset = TaskSet;
 80034ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003500 <UTIL_SEQ_Run+0x110>)
 80034cc:	681b      	ldr	r3, [r3, #0]
  local_evtset = EvtSet;
 80034ce:	4a0d      	ldr	r2, [pc, #52]	@ (8003504 <UTIL_SEQ_Run+0x114>)
 80034d0:	6811      	ldr	r1, [r2, #0]
  local_taskmask = TaskMask;
 80034d2:	4a0d      	ldr	r2, [pc, #52]	@ (8003508 <UTIL_SEQ_Run+0x118>)
 80034d4:	6812      	ldr	r2, [r2, #0]
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 80034d6:	4013      	ands	r3, r2
 80034d8:	4a08      	ldr	r2, [pc, #32]	@ (80034fc <UTIL_SEQ_Run+0x10c>)
 80034da:	6812      	ldr	r2, [r2, #0]
 80034dc:	4213      	tst	r3, r2
 80034de:	d103      	bne.n	80034e8 <UTIL_SEQ_Run+0xf8>
    if ((local_evtset & EvtWaited)== 0U)
 80034e0:	4b0a      	ldr	r3, [pc, #40]	@ (800350c <UTIL_SEQ_Run+0x11c>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	420b      	tst	r3, r1
 80034e6:	d006      	beq.n	80034f6 <UTIL_SEQ_Run+0x106>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034e8:	f385 8810 	msr	PRIMASK, r5
  UTIL_SEQ_PostIdle( );
 80034ec:	f7ff ff75 	bl	80033da <UTIL_SEQ_PostIdle>
  SuperMask = super_mask_backup;
 80034f0:	4b02      	ldr	r3, [pc, #8]	@ (80034fc <UTIL_SEQ_Run+0x10c>)
 80034f2:	601c      	str	r4, [r3, #0]
}
 80034f4:	bd70      	pop	{r4, r5, r6, pc}
      UTIL_SEQ_Idle( );
 80034f6:	f7fd fb31 	bl	8000b5c <UTIL_SEQ_Idle>
 80034fa:	e7f5      	b.n	80034e8 <UTIL_SEQ_Run+0xf8>
 80034fc:	20000044 	.word	0x20000044
 8003500:	20000708 	.word	0x20000708
 8003504:	20000704 	.word	0x20000704
 8003508:	20000048 	.word	0x20000048
 800350c:	20000700 	.word	0x20000700
 8003510:	20000674 	.word	0x20000674
 8003514:	200006fc 	.word	0x200006fc
 8003518:	2000067c 	.word	0x2000067c

0800351c <UTIL_SEQ_EvtIdle>:
{
 800351c:	b508      	push	{r3, lr}
  UTIL_SEQ_Run(~TaskId_bm);
 800351e:	43c0      	mvns	r0, r0
 8003520:	f7ff ff66 	bl	80033f0 <UTIL_SEQ_Run>
}
 8003524:	bd08      	pop	{r3, pc}
	...

08003528 <UTIL_SEQ_WaitEvt>:
{
 8003528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800352a:	4604      	mov	r4, r0
  current_task_idx = CurrentTaskIdx;
 800352c:	4b11      	ldr	r3, [pc, #68]	@ (8003574 <UTIL_SEQ_WaitEvt+0x4c>)
 800352e:	681e      	ldr	r6, [r3, #0]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8003530:	f1b6 3fff 	cmp.w	r6, #4294967295
 8003534:	d005      	beq.n	8003542 <UTIL_SEQ_WaitEvt+0x1a>
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 8003536:	2501      	movs	r5, #1
 8003538:	40b5      	lsls	r5, r6
  event_waited_id_backup = EvtWaited;
 800353a:	4b0f      	ldr	r3, [pc, #60]	@ (8003578 <UTIL_SEQ_WaitEvt+0x50>)
 800353c:	681f      	ldr	r7, [r3, #0]
  EvtWaited = EvtId_bm;
 800353e:	601c      	str	r4, [r3, #0]
  while ((EvtSet & EvtId_bm) == 0U)
 8003540:	e005      	b.n	800354e <UTIL_SEQ_WaitEvt+0x26>
    wait_task_idx = 0u;
 8003542:	2500      	movs	r5, #0
 8003544:	e7f9      	b.n	800353a <UTIL_SEQ_WaitEvt+0x12>
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 8003546:	4621      	mov	r1, r4
 8003548:	4628      	mov	r0, r5
 800354a:	f7ff ffe7 	bl	800351c <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 800354e:	4b0b      	ldr	r3, [pc, #44]	@ (800357c <UTIL_SEQ_WaitEvt+0x54>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4223      	tst	r3, r4
 8003554:	d0f7      	beq.n	8003546 <UTIL_SEQ_WaitEvt+0x1e>
  CurrentTaskIdx = current_task_idx;
 8003556:	4b07      	ldr	r3, [pc, #28]	@ (8003574 <UTIL_SEQ_WaitEvt+0x4c>)
 8003558:	601e      	str	r6, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800355a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800355e:	b672      	cpsid	i
  EvtSet &= (~EvtId_bm);
 8003560:	4a06      	ldr	r2, [pc, #24]	@ (800357c <UTIL_SEQ_WaitEvt+0x54>)
 8003562:	6813      	ldr	r3, [r2, #0]
 8003564:	ea23 0304 	bic.w	r3, r3, r4
 8003568:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800356a:	f381 8810 	msr	PRIMASK, r1
  EvtWaited = event_waited_id_backup;
 800356e:	4b02      	ldr	r3, [pc, #8]	@ (8003578 <UTIL_SEQ_WaitEvt+0x50>)
 8003570:	601f      	str	r7, [r3, #0]
}
 8003572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003574:	200006fc 	.word	0x200006fc
 8003578:	20000700 	.word	0x20000700
 800357c:	20000704 	.word	0x20000704

08003580 <UTIL_SEQ_RegTask>:
{
 8003580:	b538      	push	{r3, r4, r5, lr}
 8003582:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003584:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003588:	b672      	cpsid	i
  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800358a:	f7ff ff27 	bl	80033dc <SEQ_BitPosition>
 800358e:	4b03      	ldr	r3, [pc, #12]	@ (800359c <UTIL_SEQ_RegTask+0x1c>)
 8003590:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003594:	f385 8810 	msr	PRIMASK, r5
}
 8003598:	bd38      	pop	{r3, r4, r5, pc}
 800359a:	bf00      	nop
 800359c:	2000067c 	.word	0x2000067c

080035a0 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0U)
 80035a0:	4b11      	ldr	r3, [pc, #68]	@ (80035e8 <HAL_InitTick+0x48>)
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	b90b      	cbnz	r3, 80035aa <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 80035a6:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80035a8:	4770      	bx	lr
{
 80035aa:	b510      	push	{r4, lr}
 80035ac:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80035ae:	f002 fa05 	bl	80059bc <HAL_RCC_GetHCLKFreq>
 80035b2:	4b0d      	ldr	r3, [pc, #52]	@ (80035e8 <HAL_InitTick+0x48>)
 80035b4:	781a      	ldrb	r2, [r3, #0]
 80035b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80035be:	fbb0 f0f3 	udiv	r0, r0, r3
 80035c2:	f000 fcf3 	bl	8003fac <HAL_SYSTICK_Config>
 80035c6:	b968      	cbnz	r0, 80035e4 <HAL_InitTick+0x44>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035c8:	2c0f      	cmp	r4, #15
 80035ca:	d901      	bls.n	80035d0 <HAL_InitTick+0x30>
        status = HAL_ERROR;
 80035cc:	2001      	movs	r0, #1
 80035ce:	e00a      	b.n	80035e6 <HAL_InitTick+0x46>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035d0:	2200      	movs	r2, #0
 80035d2:	4621      	mov	r1, r4
 80035d4:	f04f 30ff 	mov.w	r0, #4294967295
 80035d8:	f000 fcd0 	bl	8003f7c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80035dc:	4b03      	ldr	r3, [pc, #12]	@ (80035ec <HAL_InitTick+0x4c>)
 80035de:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 80035e0:	2000      	movs	r0, #0
 80035e2:	e000      	b.n	80035e6 <HAL_InitTick+0x46>
      status = HAL_ERROR;
 80035e4:	2001      	movs	r0, #1
}
 80035e6:	bd10      	pop	{r4, pc}
 80035e8:	2000004c 	.word	0x2000004c
 80035ec:	20000050 	.word	0x20000050

080035f0 <HAL_Init>:
{
 80035f0:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035f2:	4a09      	ldr	r2, [pc, #36]	@ (8003618 <HAL_Init+0x28>)
 80035f4:	6813      	ldr	r3, [r2, #0]
 80035f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035fa:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035fc:	2003      	movs	r0, #3
 80035fe:	f000 fcab 	bl	8003f58 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003602:	200f      	movs	r0, #15
 8003604:	f7ff ffcc 	bl	80035a0 <HAL_InitTick>
 8003608:	b110      	cbz	r0, 8003610 <HAL_Init+0x20>
    status = HAL_ERROR;
 800360a:	2401      	movs	r4, #1
}
 800360c:	4620      	mov	r0, r4
 800360e:	bd10      	pop	{r4, pc}
 8003610:	4604      	mov	r4, r0
    HAL_MspInit();
 8003612:	f000 fee3 	bl	80043dc <HAL_MspInit>
 8003616:	e7f9      	b.n	800360c <HAL_Init+0x1c>
 8003618:	58004000 	.word	0x58004000

0800361c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800361c:	4b03      	ldr	r3, [pc, #12]	@ (800362c <HAL_IncTick+0x10>)
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	4a03      	ldr	r2, [pc, #12]	@ (8003630 <HAL_IncTick+0x14>)
 8003622:	6811      	ldr	r1, [r2, #0]
 8003624:	440b      	add	r3, r1
 8003626:	6013      	str	r3, [r2, #0]
}
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	2000004c 	.word	0x2000004c
 8003630:	2000070c 	.word	0x2000070c

08003634 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003634:	4b01      	ldr	r3, [pc, #4]	@ (800363c <HAL_GetTick+0x8>)
 8003636:	6818      	ldr	r0, [r3, #0]
}
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	2000070c 	.word	0x2000070c

08003640 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 8003640:	4b01      	ldr	r3, [pc, #4]	@ (8003648 <HAL_GetTickPrio+0x8>)
 8003642:	6818      	ldr	r0, [r3, #0]
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	20000050 	.word	0x20000050

0800364c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800364c:	b410      	push	{r4}
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800364e:	3030      	adds	r0, #48	@ 0x30
 8003650:	0a0b      	lsrs	r3, r1, #8
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	f003 030c 	and.w	r3, r3, #12

  MODIFY_REG(*preg,
 8003658:	58c4      	ldr	r4, [r0, r3]
 800365a:	f001 011f 	and.w	r1, r1, #31
 800365e:	f04f 0c1f 	mov.w	ip, #31
 8003662:	fa0c fc01 	lsl.w	ip, ip, r1
 8003666:	ea24 0c0c 	bic.w	ip, r4, ip
 800366a:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800366e:	408a      	lsls	r2, r1
 8003670:	ea4c 0202 	orr.w	r2, ip, r2
 8003674:	50c2      	str	r2, [r0, r3]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003676:	f85d 4b04 	ldr.w	r4, [sp], #4
 800367a:	4770      	bx	lr

0800367c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800367c:	b410      	push	{r4}
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800367e:	3014      	adds	r0, #20
 8003680:	0e4b      	lsrs	r3, r1, #25
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	f003 0304 	and.w	r3, r3, #4

  MODIFY_REG(*preg,
 8003688:	58c4      	ldr	r4, [r0, r3]
 800368a:	f3c1 5104 	ubfx	r1, r1, #20, #5
 800368e:	f04f 0c07 	mov.w	ip, #7
 8003692:	fa0c fc01 	lsl.w	ip, ip, r1
 8003696:	ea24 0c0c 	bic.w	ip, r4, ip
 800369a:	408a      	lsls	r2, r1
 800369c:	ea4c 0202 	orr.w	r2, ip, r2
 80036a0:	50c2      	str	r2, [r0, r3]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80036a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80036a8:	b530      	push	{r4, r5, lr}
 80036aa:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80036ac:	2300      	movs	r3, #0
 80036ae:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 80036b0:	2800      	cmp	r0, #0
 80036b2:	f000 80d8 	beq.w	8003866 <HAL_ADC_Init+0x1be>
 80036b6:	4604      	mov	r4, r0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80036b8:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80036ba:	b313      	cbz	r3, 8003702 <HAL_ADC_Init+0x5a>

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80036bc:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80036be:	689a      	ldr	r2, [r3, #8]
 80036c0:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 80036c4:	d005      	beq.n	80036d2 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80036c6:	689a      	ldr	r2, [r3, #8]
 80036c8:	f022 4220 	bic.w	r2, r2, #2684354560	@ 0xa0000000
 80036cc:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80036d0:	609a      	str	r2, [r3, #8]
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80036d2:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80036d4:	6893      	ldr	r3, [r2, #8]
 80036d6:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80036da:	d11f      	bne.n	800371c <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 80036dc:	6893      	ldr	r3, [r2, #8]
 80036de:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80036e2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80036e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036ea:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036ec:	4b5f      	ldr	r3, [pc, #380]	@ (800386c <HAL_ADC_Init+0x1c4>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	099b      	lsrs	r3, r3, #6
 80036f2:	4a5f      	ldr	r2, [pc, #380]	@ (8003870 <HAL_ADC_Init+0x1c8>)
 80036f4:	fba2 2303 	umull	r2, r3, r2, r3
 80036f8:	099b      	lsrs	r3, r3, #6
 80036fa:	3301      	adds	r3, #1
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003700:	e009      	b.n	8003716 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8003702:	f000 fe83 	bl	800440c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003706:	2300      	movs	r3, #0
 8003708:	65a3      	str	r3, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 800370a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 800370e:	e7d5      	b.n	80036bc <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8003710:	9b01      	ldr	r3, [sp, #4]
 8003712:	3b01      	subs	r3, #1
 8003714:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003716:	9b01      	ldr	r3, [sp, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d1f9      	bne.n	8003710 <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800371c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800371e:	6893      	ldr	r3, [r2, #8]
 8003720:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8003724:	d178      	bne.n	8003818 <HAL_ADC_Init+0x170>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003726:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003728:	f043 0310 	orr.w	r3, r3, #16
 800372c:	6563      	str	r3, [r4, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800372e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003730:	f043 0301 	orr.w	r3, r3, #1
 8003734:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003736:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003738:	6893      	ldr	r3, [r2, #8]
 800373a:	f013 0304 	ands.w	r3, r3, #4
 800373e:	d000      	beq.n	8003742 <HAL_ADC_Init+0x9a>
 8003740:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003742:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8003744:	f011 0f10 	tst.w	r1, #16
 8003748:	f040 8086 	bne.w	8003858 <HAL_ADC_Init+0x1b0>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800374c:	2b00      	cmp	r3, #0
 800374e:	f040 8083 	bne.w	8003858 <HAL_ADC_Init+0x1b0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003752:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003754:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003758:	f043 0302 	orr.w	r3, r3, #2
 800375c:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800375e:	6893      	ldr	r3, [r2, #8]
 8003760:	f013 0f01 	tst.w	r3, #1
 8003764:	d10b      	bne.n	800377e <HAL_ADC_Init+0xd6>
 8003766:	4b43      	ldr	r3, [pc, #268]	@ (8003874 <HAL_ADC_Init+0x1cc>)
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f013 0f01 	tst.w	r3, #1
 800376e:	d106      	bne.n	800377e <HAL_ADC_Init+0xd6>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003770:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003772:	4941      	ldr	r1, [pc, #260]	@ (8003878 <HAL_ADC_Init+0x1d0>)
 8003774:	688a      	ldr	r2, [r1, #8]
 8003776:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 800377a:	4313      	orrs	r3, r2
 800377c:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800377e:	7e62      	ldrb	r2, [r4, #25]
                hadc->Init.Overrun                                                     |
 8003780:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003782:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 8003786:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 8003788:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 800378a:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 800378c:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800378e:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.Resolution                                                  |
 8003792:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003796:	2a01      	cmp	r2, #1
 8003798:	d040      	beq.n	800381c <HAL_ADC_Init+0x174>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800379a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800379c:	b122      	cbz	r2, 80037a8 <HAL_ADC_Init+0x100>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800379e:	f402 7270 	and.w	r2, r2, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80037a2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80037a4:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80037a6:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80037a8:	6821      	ldr	r1, [r4, #0]
 80037aa:	68cd      	ldr	r5, [r1, #12]
 80037ac:	4a33      	ldr	r2, [pc, #204]	@ (800387c <HAL_ADC_Init+0x1d4>)
 80037ae:	402a      	ands	r2, r5
 80037b0:	431a      	orrs	r2, r3
 80037b2:	60ca      	str	r2, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037b4:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80037b6:	688b      	ldr	r3, [r1, #8]
 80037b8:	f013 0304 	ands.w	r3, r3, #4
 80037bc:	d000      	beq.n	80037c0 <HAL_ADC_Init+0x118>
 80037be:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80037c0:	688a      	ldr	r2, [r1, #8]
 80037c2:	f012 0208 	ands.w	r2, r2, #8
 80037c6:	d000      	beq.n	80037ca <HAL_ADC_Init+0x122>
 80037c8:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80037ca:	b9b3      	cbnz	r3, 80037fa <HAL_ADC_Init+0x152>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80037cc:	b9aa      	cbnz	r2, 80037fa <HAL_ADC_Init+0x152>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80037ce:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80037d0:	f894 2030 	ldrb.w	r2, [r4, #48]	@ 0x30
 80037d4:	0052      	lsls	r2, r2, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80037d6:	ea42 3283 	orr.w	r2, r2, r3, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80037da:	68cb      	ldr	r3, [r1, #12]
 80037dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80037e0:	f023 0302 	bic.w	r3, r3, #2
 80037e4:	4313      	orrs	r3, r2
 80037e6:	60cb      	str	r3, [r1, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80037e8:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d01a      	beq.n	8003826 <HAL_ADC_Init+0x17e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80037f0:	6822      	ldr	r2, [r4, #0]
 80037f2:	6913      	ldr	r3, [r2, #16]
 80037f4:	f023 0301 	bic.w	r3, r3, #1
 80037f8:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80037fa:	6923      	ldr	r3, [r4, #16]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d022      	beq.n	8003846 <HAL_ADC_Init+0x19e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003800:	6822      	ldr	r2, [r4, #0]
 8003802:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003804:	f023 030f 	bic.w	r3, r3, #15
 8003808:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800380a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800380c:	f023 0303 	bic.w	r3, r3, #3
 8003810:	f043 0301 	orr.w	r3, r3, #1
 8003814:	6563      	str	r3, [r4, #84]	@ 0x54
 8003816:	e024      	b.n	8003862 <HAL_ADC_Init+0x1ba>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003818:	2000      	movs	r0, #0
 800381a:	e78d      	b.n	8003738 <HAL_ADC_Init+0x90>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800381c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800381e:	3a01      	subs	r2, #1
 8003820:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8003824:	e7b9      	b.n	800379a <HAL_ADC_Init+0xf2>
        MODIFY_REG(hadc->Instance->CFGR2,
 8003826:	6821      	ldr	r1, [r4, #0]
 8003828:	690b      	ldr	r3, [r1, #16]
 800382a:	f36f 038a 	bfc	r3, #2, #9
 800382e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003830:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8003832:	432a      	orrs	r2, r5
 8003834:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 8003836:	432a      	orrs	r2, r5
 8003838:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 800383a:	432a      	orrs	r2, r5
 800383c:	4313      	orrs	r3, r2
 800383e:	f043 0301 	orr.w	r3, r3, #1
 8003842:	610b      	str	r3, [r1, #16]
 8003844:	e7d9      	b.n	80037fa <HAL_ADC_Init+0x152>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003846:	6821      	ldr	r1, [r4, #0]
 8003848:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 800384a:	f023 030f 	bic.w	r3, r3, #15
 800384e:	69e2      	ldr	r2, [r4, #28]
 8003850:	3a01      	subs	r2, #1
 8003852:	4313      	orrs	r3, r2
 8003854:	630b      	str	r3, [r1, #48]	@ 0x30
 8003856:	e7d8      	b.n	800380a <HAL_ADC_Init+0x162>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003858:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800385a:	f043 0310 	orr.w	r3, r3, #16
 800385e:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003860:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8003862:	b003      	add	sp, #12
 8003864:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8003866:	2001      	movs	r0, #1
 8003868:	e7fb      	b.n	8003862 <HAL_ADC_Init+0x1ba>
 800386a:	bf00      	nop
 800386c:	20000054 	.word	0x20000054
 8003870:	053e2d63 	.word	0x053e2d63
 8003874:	50040000 	.word	0x50040000
 8003878:	50040300 	.word	0x50040300
 800387c:	fff0c007 	.word	0xfff0c007

08003880 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003882:	4604      	mov	r4, r0
 8003884:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003886:	6945      	ldr	r5, [r0, #20]
 8003888:	2d08      	cmp	r5, #8
 800388a:	d005      	beq.n	8003898 <HAL_ADC_PollForConversion+0x18>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800388c:	6803      	ldr	r3, [r0, #0]
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	f013 0f01 	tst.w	r3, #1
 8003894:	d11e      	bne.n	80038d4 <HAL_ADC_PollForConversion+0x54>

      return HAL_ERROR;
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8003896:	2504      	movs	r5, #4
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003898:	f7ff fecc 	bl	8003634 <HAL_GetTick>
 800389c:	4607      	mov	r7, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800389e:	6823      	ldr	r3, [r4, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	422a      	tst	r2, r5
 80038a4:	d11c      	bne.n	80038e0 <HAL_ADC_PollForConversion+0x60>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80038a6:	f1b6 3fff 	cmp.w	r6, #4294967295
 80038aa:	d0f8      	beq.n	800389e <HAL_ADC_PollForConversion+0x1e>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80038ac:	f7ff fec2 	bl	8003634 <HAL_GetTick>
 80038b0:	1bc3      	subs	r3, r0, r7
 80038b2:	42b3      	cmp	r3, r6
 80038b4:	d801      	bhi.n	80038ba <HAL_ADC_PollForConversion+0x3a>
 80038b6:	2e00      	cmp	r6, #0
 80038b8:	d1f1      	bne.n	800389e <HAL_ADC_PollForConversion+0x1e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80038ba:	6823      	ldr	r3, [r4, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	422b      	tst	r3, r5
 80038c0:	d1ed      	bne.n	800389e <HAL_ADC_PollForConversion+0x1e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80038c2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80038c4:	f043 0304 	orr.w	r3, r3, #4
 80038c8:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80038ca:	2300      	movs	r3, #0
 80038cc:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

          return HAL_TIMEOUT;
 80038d0:	2003      	movs	r0, #3
 80038d2:	e004      	b.n	80038de <HAL_ADC_PollForConversion+0x5e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038d4:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80038d6:	f043 0320 	orr.w	r3, r3, #32
 80038da:	6543      	str	r3, [r0, #84]	@ 0x54
      return HAL_ERROR;
 80038dc:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 80038de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80038e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038e6:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80038e8:	68da      	ldr	r2, [r3, #12]
 80038ea:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 80038ee:	d111      	bne.n	8003914 <HAL_ADC_PollForConversion+0x94>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80038f0:	7e62      	ldrb	r2, [r4, #25]
 80038f2:	b97a      	cbnz	r2, 8003914 <HAL_ADC_PollForConversion+0x94>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	f012 0f08 	tst.w	r2, #8
 80038fa:	d00b      	beq.n	8003914 <HAL_ADC_PollForConversion+0x94>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80038fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80038fe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003902:	6562      	str	r2, [r4, #84]	@ 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003904:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003906:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 800390a:	d103      	bne.n	8003914 <HAL_ADC_PollForConversion+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800390c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800390e:	f042 0201 	orr.w	r2, r2, #1
 8003912:	6562      	str	r2, [r4, #84]	@ 0x54
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003914:	2d08      	cmp	r5, #8
 8003916:	d007      	beq.n	8003928 <HAL_ADC_PollForConversion+0xa8>
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 8003918:	68da      	ldr	r2, [r3, #12]
 800391a:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 800391e:	d107      	bne.n	8003930 <HAL_ADC_PollForConversion+0xb0>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003920:	220c      	movs	r2, #12
 8003922:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003924:	2000      	movs	r0, #0
 8003926:	e7da      	b.n	80038de <HAL_ADC_PollForConversion+0x5e>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003928:	2208      	movs	r2, #8
 800392a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800392c:	2000      	movs	r0, #0
 800392e:	e7d6      	b.n	80038de <HAL_ADC_PollForConversion+0x5e>
 8003930:	2000      	movs	r0, #0
 8003932:	e7d4      	b.n	80038de <HAL_ADC_PollForConversion+0x5e>

08003934 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003934:	6803      	ldr	r3, [r0, #0]
 8003936:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8003938:	4770      	bx	lr
	...

0800393c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 800393c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800393e:	b083      	sub	sp, #12
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003940:	2300      	movs	r3, #0
 8003942:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003944:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8003948:	2b01      	cmp	r3, #1
 800394a:	f000 8202 	beq.w	8003d52 <HAL_ADC_ConfigChannel+0x416>
 800394e:	4604      	mov	r4, r0
 8003950:	460d      	mov	r5, r1
 8003952:	2301      	movs	r3, #1
 8003954:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003958:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800395a:	6883      	ldr	r3, [r0, #8]
 800395c:	f013 0f04 	tst.w	r3, #4
 8003960:	d009      	beq.n	8003976 <HAL_ADC_ConfigChannel+0x3a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003962:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003964:	f043 0320 	orr.w	r3, r3, #32
 8003968:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800396a:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800396c:	2300      	movs	r3, #0
 800396e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
}
 8003972:	b003      	add	sp, #12
 8003974:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003976:	680a      	ldr	r2, [r1, #0]
 8003978:	6849      	ldr	r1, [r1, #4]
 800397a:	f7ff fe67 	bl	800364c <LL_ADC_REG_SetSequencerRanks>
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800397e:	6820      	ldr	r0, [r4, #0]
 8003980:	6883      	ldr	r3, [r0, #8]
 8003982:	f013 0304 	ands.w	r3, r3, #4
 8003986:	d000      	beq.n	800398a <HAL_ADC_ConfigChannel+0x4e>
 8003988:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800398a:	6882      	ldr	r2, [r0, #8]
 800398c:	f012 0208 	ands.w	r2, r2, #8
 8003990:	d000      	beq.n	8003994 <HAL_ADC_ConfigChannel+0x58>
 8003992:	2201      	movs	r2, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003994:	b90b      	cbnz	r3, 800399a <HAL_ADC_ConfigChannel+0x5e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003996:	2a00      	cmp	r2, #0
 8003998:	d03a      	beq.n	8003a10 <HAL_ADC_ConfigChannel+0xd4>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800399a:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800399c:	6893      	ldr	r3, [r2, #8]
 800399e:	f013 0f01 	tst.w	r3, #1
 80039a2:	f040 81d0 	bne.w	8003d46 <HAL_ADC_ConfigChannel+0x40a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80039a6:	682b      	ldr	r3, [r5, #0]
 80039a8:	68e8      	ldr	r0, [r5, #12]
  MODIFY_REG(ADCx->DIFSEL,
 80039aa:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 80039ae:	f3c3 0612 	ubfx	r6, r3, #0, #19
 80039b2:	ea21 0106 	bic.w	r1, r1, r6
 80039b6:	f000 0c18 	and.w	ip, r0, #24
 80039ba:	48a7      	ldr	r0, [pc, #668]	@ (8003c58 <HAL_ADC_ConfigChannel+0x31c>)
 80039bc:	fa20 f00c 	lsr.w	r0, r0, ip
 80039c0:	4003      	ands	r3, r0
 80039c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039c6:	430b      	orrs	r3, r1
 80039c8:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80039cc:	68ea      	ldr	r2, [r5, #12]
 80039ce:	4ba3      	ldr	r3, [pc, #652]	@ (8003c5c <HAL_ADC_ConfigChannel+0x320>)
 80039d0:	429a      	cmp	r2, r3
 80039d2:	f000 80a2 	beq.w	8003b1a <HAL_ADC_ConfigChannel+0x1de>
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80039d6:	682b      	ldr	r3, [r5, #0]
 80039d8:	4aa1      	ldr	r2, [pc, #644]	@ (8003c60 <HAL_ADC_ConfigChannel+0x324>)
 80039da:	4213      	tst	r3, r2
 80039dc:	f000 81b5 	beq.w	8003d4a <HAL_ADC_ConfigChannel+0x40e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80039e0:	4aa0      	ldr	r2, [pc, #640]	@ (8003c64 <HAL_ADC_ConfigChannel+0x328>)
 80039e2:	6892      	ldr	r2, [r2, #8]
 80039e4:	f002 70e0 	and.w	r0, r2, #29360128	@ 0x1c00000
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80039e8:	499f      	ldr	r1, [pc, #636]	@ (8003c68 <HAL_ADC_ConfigChannel+0x32c>)
 80039ea:	6889      	ldr	r1, [r1, #8]
 80039ec:	f011 0f01 	tst.w	r1, #1
 80039f0:	f040 8155 	bne.w	8003c9e <HAL_ADC_ConfigChannel+0x362>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80039f4:	499d      	ldr	r1, [pc, #628]	@ (8003c6c <HAL_ADC_ConfigChannel+0x330>)
 80039f6:	428b      	cmp	r3, r1
 80039f8:	f000 8157 	beq.w	8003caa <HAL_ADC_ConfigChannel+0x36e>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80039fc:	499c      	ldr	r1, [pc, #624]	@ (8003c70 <HAL_ADC_ConfigChannel+0x334>)
 80039fe:	428b      	cmp	r3, r1
 8003a00:	f000 817a 	beq.w	8003cf8 <HAL_ADC_ConfigChannel+0x3bc>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003a04:	499b      	ldr	r1, [pc, #620]	@ (8003c74 <HAL_ADC_ConfigChannel+0x338>)
 8003a06:	428b      	cmp	r3, r1
 8003a08:	f000 818a 	beq.w	8003d20 <HAL_ADC_ConfigChannel+0x3e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a0c:	2000      	movs	r0, #0
 8003a0e:	e7ad      	b.n	800396c <HAL_ADC_ConfigChannel+0x30>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003a10:	68aa      	ldr	r2, [r5, #8]
 8003a12:	6829      	ldr	r1, [r5, #0]
 8003a14:	f7ff fe32 	bl	800367c <LL_ADC_SetChannelSamplingTime>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003a18:	6969      	ldr	r1, [r5, #20]
 8003a1a:	6822      	ldr	r2, [r4, #0]
 8003a1c:	68d3      	ldr	r3, [r2, #12]
 8003a1e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8003a22:	005b      	lsls	r3, r3, #1
 8003a24:	4099      	lsls	r1, r3
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003a26:	6928      	ldr	r0, [r5, #16]
 8003a28:	2804      	cmp	r0, #4
 8003a2a:	d00e      	beq.n	8003a4a <HAL_ADC_ConfigChannel+0x10e>
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003a2c:	682e      	ldr	r6, [r5, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a2e:	3260      	adds	r2, #96	@ 0x60
  MODIFY_REG(*preg,
 8003a30:	f852 7020 	ldr.w	r7, [r2, r0, lsl #2]
 8003a34:	4b90      	ldr	r3, [pc, #576]	@ (8003c78 <HAL_ADC_ConfigChannel+0x33c>)
 8003a36:	403b      	ands	r3, r7
 8003a38:	f006 46f8 	and.w	r6, r6, #2080374784	@ 0x7c000000
 8003a3c:	4331      	orrs	r1, r6
 8003a3e:	430b      	orrs	r3, r1
 8003a40:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003a44:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8003a48:	e7a7      	b.n	800399a <HAL_ADC_ConfigChannel+0x5e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003a4a:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8003a4c:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a4e:	f3c1 6184 	ubfx	r1, r1, #26, #5
 8003a52:	682b      	ldr	r3, [r5, #0]
 8003a54:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8003a58:	bb80      	cbnz	r0, 8003abc <HAL_ADC_ConfigChannel+0x180>
 8003a5a:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8003a5e:	4299      	cmp	r1, r3
 8003a60:	d034      	beq.n	8003acc <HAL_ADC_ConfigChannel+0x190>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a62:	6821      	ldr	r1, [r4, #0]
 8003a64:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8003a66:	6e4a      	ldr	r2, [r1, #100]	@ 0x64
 8003a68:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8003a6c:	682b      	ldr	r3, [r5, #0]
 8003a6e:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8003a72:	bb80      	cbnz	r0, 8003ad6 <HAL_ADC_ConfigChannel+0x19a>
 8003a74:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d034      	beq.n	8003ae6 <HAL_ADC_ConfigChannel+0x1aa>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a7c:	6821      	ldr	r1, [r4, #0]
 8003a7e:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8003a80:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 8003a82:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8003a86:	682b      	ldr	r3, [r5, #0]
 8003a88:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8003a8c:	bb80      	cbnz	r0, 8003af0 <HAL_ADC_ConfigChannel+0x1b4>
 8003a8e:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d034      	beq.n	8003b00 <HAL_ADC_ConfigChannel+0x1c4>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a96:	6821      	ldr	r1, [r4, #0]
 8003a98:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8003a9a:	6eca      	ldr	r2, [r1, #108]	@ 0x6c
 8003a9c:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8003aa0:	682b      	ldr	r3, [r5, #0]
 8003aa2:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8003aa6:	bb80      	cbnz	r0, 8003b0a <HAL_ADC_ConfigChannel+0x1ce>
 8003aa8:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8003aac:	429a      	cmp	r2, r3
 8003aae:	f47f af74 	bne.w	800399a <HAL_ADC_ConfigChannel+0x5e>
  MODIFY_REG(*preg,
 8003ab2:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8003ab4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003ab8:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
 8003aba:	e76e      	b.n	800399a <HAL_ADC_ConfigChannel+0x5e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003abc:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8003ac0:	b113      	cbz	r3, 8003ac8 <HAL_ADC_ConfigChannel+0x18c>
  return __builtin_clz(value);
 8003ac2:	fab3 f383 	clz	r3, r3
 8003ac6:	e7ca      	b.n	8003a5e <HAL_ADC_ConfigChannel+0x122>
    return 32U;
 8003ac8:	2320      	movs	r3, #32
 8003aca:	e7c8      	b.n	8003a5e <HAL_ADC_ConfigChannel+0x122>
  MODIFY_REG(*preg,
 8003acc:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8003ace:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003ad2:	6613      	str	r3, [r2, #96]	@ 0x60
}
 8003ad4:	e7c5      	b.n	8003a62 <HAL_ADC_ConfigChannel+0x126>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad6:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8003ada:	b113      	cbz	r3, 8003ae2 <HAL_ADC_ConfigChannel+0x1a6>
  return __builtin_clz(value);
 8003adc:	fab3 f383 	clz	r3, r3
 8003ae0:	e7ca      	b.n	8003a78 <HAL_ADC_ConfigChannel+0x13c>
    return 32U;
 8003ae2:	2320      	movs	r3, #32
 8003ae4:	e7c8      	b.n	8003a78 <HAL_ADC_ConfigChannel+0x13c>
  MODIFY_REG(*preg,
 8003ae6:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8003ae8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003aec:	664b      	str	r3, [r1, #100]	@ 0x64
}
 8003aee:	e7c5      	b.n	8003a7c <HAL_ADC_ConfigChannel+0x140>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003af0:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8003af4:	b113      	cbz	r3, 8003afc <HAL_ADC_ConfigChannel+0x1c0>
  return __builtin_clz(value);
 8003af6:	fab3 f383 	clz	r3, r3
 8003afa:	e7ca      	b.n	8003a92 <HAL_ADC_ConfigChannel+0x156>
    return 32U;
 8003afc:	2320      	movs	r3, #32
 8003afe:	e7c8      	b.n	8003a92 <HAL_ADC_ConfigChannel+0x156>
  MODIFY_REG(*preg,
 8003b00:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8003b02:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b06:	668b      	str	r3, [r1, #104]	@ 0x68
}
 8003b08:	e7c5      	b.n	8003a96 <HAL_ADC_ConfigChannel+0x15a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b0a:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8003b0e:	b113      	cbz	r3, 8003b16 <HAL_ADC_ConfigChannel+0x1da>
  return __builtin_clz(value);
 8003b10:	fab3 f383 	clz	r3, r3
 8003b14:	e7ca      	b.n	8003aac <HAL_ADC_ConfigChannel+0x170>
    return 32U;
 8003b16:	2320      	movs	r3, #32
 8003b18:	e7c8      	b.n	8003aac <HAL_ADC_ConfigChannel+0x170>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b1a:	6820      	ldr	r0, [r4, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b1c:	682b      	ldr	r3, [r5, #0]
 8003b1e:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8003b22:	bb3e      	cbnz	r6, 8003b74 <HAL_ADC_ConfigChannel+0x238>
 8003b24:	0e9a      	lsrs	r2, r3, #26
 8003b26:	3201      	adds	r2, #1
 8003b28:	f002 021f 	and.w	r2, r2, #31
 8003b2c:	2a09      	cmp	r2, #9
 8003b2e:	bf8c      	ite	hi
 8003b30:	2200      	movhi	r2, #0
 8003b32:	2201      	movls	r2, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b34:	2a00      	cmp	r2, #0
 8003b36:	d055      	beq.n	8003be4 <HAL_ADC_ConfigChannel+0x2a8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b38:	bb5e      	cbnz	r6, 8003b92 <HAL_ADC_ConfigChannel+0x256>
 8003b3a:	0e99      	lsrs	r1, r3, #26
 8003b3c:	3101      	adds	r1, #1
 8003b3e:	0689      	lsls	r1, r1, #26
 8003b40:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8003b44:	bb8e      	cbnz	r6, 8003baa <HAL_ADC_ConfigChannel+0x26e>
 8003b46:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 8003b4a:	f10c 0c01 	add.w	ip, ip, #1
 8003b4e:	f00c 0c1f 	and.w	ip, ip, #31
 8003b52:	2201      	movs	r2, #1
 8003b54:	fa02 f20c 	lsl.w	r2, r2, ip
 8003b58:	4311      	orrs	r1, r2
 8003b5a:	bbae      	cbnz	r6, 8003bc8 <HAL_ADC_ConfigChannel+0x28c>
 8003b5c:	0e9b      	lsrs	r3, r3, #26
 8003b5e:	3301      	adds	r3, #1
 8003b60:	f003 031f 	and.w	r3, r3, #31
 8003b64:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003b68:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b6a:	4319      	orrs	r1, r3
 8003b6c:	68aa      	ldr	r2, [r5, #8]
 8003b6e:	f7ff fd85 	bl	800367c <LL_ADC_SetChannelSamplingTime>
 8003b72:	e730      	b.n	80039d6 <HAL_ADC_ConfigChannel+0x9a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b74:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8003b78:	b14a      	cbz	r2, 8003b8e <HAL_ADC_ConfigChannel+0x252>
  return __builtin_clz(value);
 8003b7a:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b7e:	3201      	adds	r2, #1
 8003b80:	f002 021f 	and.w	r2, r2, #31
 8003b84:	2a09      	cmp	r2, #9
 8003b86:	bf8c      	ite	hi
 8003b88:	2200      	movhi	r2, #0
 8003b8a:	2201      	movls	r2, #1
 8003b8c:	e7d2      	b.n	8003b34 <HAL_ADC_ConfigChannel+0x1f8>
    return 32U;
 8003b8e:	2220      	movs	r2, #32
 8003b90:	e7f5      	b.n	8003b7e <HAL_ADC_ConfigChannel+0x242>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b92:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8003b96:	b131      	cbz	r1, 8003ba6 <HAL_ADC_ConfigChannel+0x26a>
  return __builtin_clz(value);
 8003b98:	fab1 f181 	clz	r1, r1
 8003b9c:	3101      	adds	r1, #1
 8003b9e:	0689      	lsls	r1, r1, #26
 8003ba0:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8003ba4:	e7ce      	b.n	8003b44 <HAL_ADC_ConfigChannel+0x208>
    return 32U;
 8003ba6:	2120      	movs	r1, #32
 8003ba8:	e7f8      	b.n	8003b9c <HAL_ADC_ConfigChannel+0x260>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003baa:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8003bae:	b14a      	cbz	r2, 8003bc4 <HAL_ADC_ConfigChannel+0x288>
  return __builtin_clz(value);
 8003bb0:	fab2 f282 	clz	r2, r2
 8003bb4:	3201      	adds	r2, #1
 8003bb6:	f002 021f 	and.w	r2, r2, #31
 8003bba:	f04f 0c01 	mov.w	ip, #1
 8003bbe:	fa0c f202 	lsl.w	r2, ip, r2
 8003bc2:	e7c9      	b.n	8003b58 <HAL_ADC_ConfigChannel+0x21c>
    return 32U;
 8003bc4:	2220      	movs	r2, #32
 8003bc6:	e7f5      	b.n	8003bb4 <HAL_ADC_ConfigChannel+0x278>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc8:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8003bcc:	b143      	cbz	r3, 8003be0 <HAL_ADC_ConfigChannel+0x2a4>
  return __builtin_clz(value);
 8003bce:	fab3 f383 	clz	r3, r3
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	f003 031f 	and.w	r3, r3, #31
 8003bd8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003bdc:	051b      	lsls	r3, r3, #20
 8003bde:	e7c4      	b.n	8003b6a <HAL_ADC_ConfigChannel+0x22e>
    return 32U;
 8003be0:	2320      	movs	r3, #32
 8003be2:	e7f6      	b.n	8003bd2 <HAL_ADC_ConfigChannel+0x296>
 8003be4:	b9e6      	cbnz	r6, 8003c20 <HAL_ADC_ConfigChannel+0x2e4>
 8003be6:	0e99      	lsrs	r1, r3, #26
 8003be8:	3101      	adds	r1, #1
 8003bea:	0689      	lsls	r1, r1, #26
 8003bec:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8003bf0:	bb16      	cbnz	r6, 8003c38 <HAL_ADC_ConfigChannel+0x2fc>
 8003bf2:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 8003bf6:	f10c 0c01 	add.w	ip, ip, #1
 8003bfa:	f00c 0c1f 	and.w	ip, ip, #31
 8003bfe:	2201      	movs	r2, #1
 8003c00:	fa02 f20c 	lsl.w	r2, r2, ip
 8003c04:	4311      	orrs	r1, r2
 8003c06:	bbce      	cbnz	r6, 8003c7c <HAL_ADC_ConfigChannel+0x340>
 8003c08:	0e9b      	lsrs	r3, r3, #26
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	f003 031f 	and.w	r3, r3, #31
 8003c10:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003c14:	3b1e      	subs	r3, #30
 8003c16:	051b      	lsls	r3, r3, #20
 8003c18:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c1c:	4319      	orrs	r1, r3
 8003c1e:	e7a5      	b.n	8003b6c <HAL_ADC_ConfigChannel+0x230>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c20:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8003c24:	b131      	cbz	r1, 8003c34 <HAL_ADC_ConfigChannel+0x2f8>
  return __builtin_clz(value);
 8003c26:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003c2a:	3101      	adds	r1, #1
 8003c2c:	0689      	lsls	r1, r1, #26
 8003c2e:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8003c32:	e7dd      	b.n	8003bf0 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8003c34:	2120      	movs	r1, #32
 8003c36:	e7f8      	b.n	8003c2a <HAL_ADC_ConfigChannel+0x2ee>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c38:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8003c3c:	b14a      	cbz	r2, 8003c52 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8003c3e:	fab2 f282 	clz	r2, r2
 8003c42:	3201      	adds	r2, #1
 8003c44:	f002 021f 	and.w	r2, r2, #31
 8003c48:	f04f 0c01 	mov.w	ip, #1
 8003c4c:	fa0c f202 	lsl.w	r2, ip, r2
 8003c50:	e7d8      	b.n	8003c04 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8003c52:	2220      	movs	r2, #32
 8003c54:	e7f5      	b.n	8003c42 <HAL_ADC_ConfigChannel+0x306>
 8003c56:	bf00      	nop
 8003c58:	0007ffff 	.word	0x0007ffff
 8003c5c:	407f0000 	.word	0x407f0000
 8003c60:	80080000 	.word	0x80080000
 8003c64:	50040300 	.word	0x50040300
 8003c68:	50040000 	.word	0x50040000
 8003c6c:	c7520000 	.word	0xc7520000
 8003c70:	cb840000 	.word	0xcb840000
 8003c74:	80000001 	.word	0x80000001
 8003c78:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c7c:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8003c80:	b15b      	cbz	r3, 8003c9a <HAL_ADC_ConfigChannel+0x35e>
  return __builtin_clz(value);
 8003c82:	fab3 f383 	clz	r3, r3
 8003c86:	3301      	adds	r3, #1
 8003c88:	f003 031f 	and.w	r3, r3, #31
 8003c8c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003c90:	3b1e      	subs	r3, #30
 8003c92:	051b      	lsls	r3, r3, #20
 8003c94:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003c98:	e7c0      	b.n	8003c1c <HAL_ADC_ConfigChannel+0x2e0>
    return 32U;
 8003c9a:	2320      	movs	r3, #32
 8003c9c:	e7f3      	b.n	8003c86 <HAL_ADC_ConfigChannel+0x34a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c9e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003ca0:	f043 0320 	orr.w	r3, r3, #32
 8003ca4:	6563      	str	r3, [r4, #84]	@ 0x54
          tmp_hal_status = HAL_ERROR;
 8003ca6:	2001      	movs	r0, #1
 8003ca8:	e660      	b.n	800396c <HAL_ADC_ConfigChannel+0x30>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003caa:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 8003cae:	f47f aea5 	bne.w	80039fc <HAL_ADC_ConfigChannel+0xc0>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003cb2:	6822      	ldr	r2, [r4, #0]
 8003cb4:	4b28      	ldr	r3, [pc, #160]	@ (8003d58 <HAL_ADC_ConfigChannel+0x41c>)
 8003cb6:	429a      	cmp	r2, r3
 8003cb8:	d001      	beq.n	8003cbe <HAL_ADC_ConfigChannel+0x382>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cba:	2000      	movs	r0, #0
 8003cbc:	e656      	b.n	800396c <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003cbe:	f440 0300 	orr.w	r3, r0, #8388608	@ 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003cc2:	4926      	ldr	r1, [pc, #152]	@ (8003d5c <HAL_ADC_ConfigChannel+0x420>)
 8003cc4:	688a      	ldr	r2, [r1, #8]
 8003cc6:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	608b      	str	r3, [r1, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003cce:	4b24      	ldr	r3, [pc, #144]	@ (8003d60 <HAL_ADC_ConfigChannel+0x424>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	099b      	lsrs	r3, r3, #6
 8003cd4:	4a23      	ldr	r2, [pc, #140]	@ (8003d64 <HAL_ADC_ConfigChannel+0x428>)
 8003cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cda:	099b      	lsrs	r3, r3, #6
 8003cdc:	3301      	adds	r3, #1
 8003cde:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	9301      	str	r3, [sp, #4]
              while(wait_loop_index != 0UL)
 8003ce6:	e002      	b.n	8003cee <HAL_ADC_ConfigChannel+0x3b2>
                wait_loop_index--;
 8003ce8:	9b01      	ldr	r3, [sp, #4]
 8003cea:	3b01      	subs	r3, #1
 8003cec:	9301      	str	r3, [sp, #4]
              while(wait_loop_index != 0UL)
 8003cee:	9b01      	ldr	r3, [sp, #4]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d1f9      	bne.n	8003ce8 <HAL_ADC_ConfigChannel+0x3ac>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	e639      	b.n	800396c <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003cf8:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 8003cfc:	f47f ae82 	bne.w	8003a04 <HAL_ADC_ConfigChannel+0xc8>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003d00:	6822      	ldr	r2, [r4, #0]
 8003d02:	4b15      	ldr	r3, [pc, #84]	@ (8003d58 <HAL_ADC_ConfigChannel+0x41c>)
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d001      	beq.n	8003d0c <HAL_ADC_ConfigChannel+0x3d0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d08:	2000      	movs	r0, #0
 8003d0a:	e62f      	b.n	800396c <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003d0c:	f040 7380 	orr.w	r3, r0, #16777216	@ 0x1000000
 8003d10:	4912      	ldr	r1, [pc, #72]	@ (8003d5c <HAL_ADC_ConfigChannel+0x420>)
 8003d12:	688a      	ldr	r2, [r1, #8]
 8003d14:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d1c:	2000      	movs	r0, #0
}
 8003d1e:	e625      	b.n	800396c <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003d20:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 8003d24:	d113      	bne.n	8003d4e <HAL_ADC_ConfigChannel+0x412>
            if (ADC_VREFINT_INSTANCE(hadc))
 8003d26:	6822      	ldr	r2, [r4, #0]
 8003d28:	4b0b      	ldr	r3, [pc, #44]	@ (8003d58 <HAL_ADC_ConfigChannel+0x41c>)
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d001      	beq.n	8003d32 <HAL_ADC_ConfigChannel+0x3f6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d2e:	2000      	movs	r0, #0
 8003d30:	e61c      	b.n	800396c <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003d32:	f440 0380 	orr.w	r3, r0, #4194304	@ 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003d36:	4909      	ldr	r1, [pc, #36]	@ (8003d5c <HAL_ADC_ConfigChannel+0x420>)
 8003d38:	688a      	ldr	r2, [r1, #8]
 8003d3a:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d42:	2000      	movs	r0, #0
}
 8003d44:	e612      	b.n	800396c <HAL_ADC_ConfigChannel+0x30>
 8003d46:	2000      	movs	r0, #0
 8003d48:	e610      	b.n	800396c <HAL_ADC_ConfigChannel+0x30>
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	e60e      	b.n	800396c <HAL_ADC_ConfigChannel+0x30>
 8003d4e:	2000      	movs	r0, #0
 8003d50:	e60c      	b.n	800396c <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 8003d52:	2002      	movs	r0, #2
 8003d54:	e60d      	b.n	8003972 <HAL_ADC_ConfigChannel+0x36>
 8003d56:	bf00      	nop
 8003d58:	50040000 	.word	0x50040000
 8003d5c:	50040300 	.word	0x50040300
 8003d60:	20000054 	.word	0x20000054
 8003d64:	053e2d63 	.word	0x053e2d63

08003d68 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003d68:	b530      	push	{r4, r5, lr}
 8003d6a:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d70:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d72:	689a      	ldr	r2, [r3, #8]
 8003d74:	f012 0f01 	tst.w	r2, #1
 8003d78:	d152      	bne.n	8003e20 <ADC_Enable+0xb8>
 8003d7a:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003d7c:	6899      	ldr	r1, [r3, #8]
 8003d7e:	4a2a      	ldr	r2, [pc, #168]	@ (8003e28 <ADC_Enable+0xc0>)
 8003d80:	4211      	tst	r1, r2
 8003d82:	d116      	bne.n	8003db2 <ADC_Enable+0x4a>
  MODIFY_REG(ADCx->CR,
 8003d84:	689a      	ldr	r2, [r3, #8]
 8003d86:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003d8a:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003d8e:	f042 0201 	orr.w	r2, r2, #1
 8003d92:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003d94:	4b25      	ldr	r3, [pc, #148]	@ (8003e2c <ADC_Enable+0xc4>)
 8003d96:	689b      	ldr	r3, [r3, #8]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003d98:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8003d9c:	d019      	beq.n	8003dd2 <ADC_Enable+0x6a>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d9e:	4b24      	ldr	r3, [pc, #144]	@ (8003e30 <ADC_Enable+0xc8>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	099b      	lsrs	r3, r3, #6
 8003da4:	4a23      	ldr	r2, [pc, #140]	@ (8003e34 <ADC_Enable+0xcc>)
 8003da6:	fba2 2303 	umull	r2, r3, r2, r3
 8003daa:	099b      	lsrs	r3, r3, #6
 8003dac:	3301      	adds	r3, #1
 8003dae:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8003db0:	e00c      	b.n	8003dcc <ADC_Enable+0x64>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003db2:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8003db4:	f043 0310 	orr.w	r3, r3, #16
 8003db8:	6543      	str	r3, [r0, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dba:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8003dbc:	f043 0301 	orr.w	r3, r3, #1
 8003dc0:	6583      	str	r3, [r0, #88]	@ 0x58
      return HAL_ERROR;
 8003dc2:	2001      	movs	r0, #1
 8003dc4:	e02d      	b.n	8003e22 <ADC_Enable+0xba>
      {
        wait_loop_index--;
 8003dc6:	9b01      	ldr	r3, [sp, #4]
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8003dcc:	9b01      	ldr	r3, [sp, #4]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1f9      	bne.n	8003dc6 <ADC_Enable+0x5e>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003dd2:	f7ff fc2f 	bl	8003634 <HAL_GetTick>
 8003dd6:	4605      	mov	r5, r0
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003dd8:	e004      	b.n	8003de4 <ADC_Enable+0x7c>
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
        {
          LL_ADC_Enable(hadc->Instance);
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003dda:	f7ff fc2b 	bl	8003634 <HAL_GetTick>
 8003dde:	1b43      	subs	r3, r0, r5
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d811      	bhi.n	8003e08 <ADC_Enable+0xa0>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003de4:	6823      	ldr	r3, [r4, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	f012 0f01 	tst.w	r2, #1
 8003dec:	d116      	bne.n	8003e1c <ADC_Enable+0xb4>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003dee:	689a      	ldr	r2, [r3, #8]
 8003df0:	f012 0f01 	tst.w	r2, #1
 8003df4:	d1f1      	bne.n	8003dda <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 8003df6:	689a      	ldr	r2, [r3, #8]
 8003df8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003dfc:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003e00:	f042 0201 	orr.w	r2, r2, #1
 8003e04:	609a      	str	r2, [r3, #8]
}
 8003e06:	e7e8      	b.n	8003dda <ADC_Enable+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e08:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003e0a:	f043 0310 	orr.w	r3, r3, #16
 8003e0e:	6563      	str	r3, [r4, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e10:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003e12:	f043 0301 	orr.w	r3, r3, #1
 8003e16:	65a3      	str	r3, [r4, #88]	@ 0x58
          
          return HAL_ERROR;
 8003e18:	2001      	movs	r0, #1
 8003e1a:	e002      	b.n	8003e22 <ADC_Enable+0xba>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003e1c:	2000      	movs	r0, #0
 8003e1e:	e000      	b.n	8003e22 <ADC_Enable+0xba>
 8003e20:	2000      	movs	r0, #0
}
 8003e22:	b003      	add	sp, #12
 8003e24:	bd30      	pop	{r4, r5, pc}
 8003e26:	bf00      	nop
 8003e28:	8000003f 	.word	0x8000003f
 8003e2c:	50040300 	.word	0x50040300
 8003e30:	20000054 	.word	0x20000054
 8003e34:	053e2d63 	.word	0x053e2d63

08003e38 <HAL_ADC_Start>:
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e38:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	f013 0f04 	tst.w	r3, #4
 8003e40:	d132      	bne.n	8003ea8 <HAL_ADC_Start+0x70>
{
 8003e42:	b510      	push	{r4, lr}
 8003e44:	4604      	mov	r4, r0
    __HAL_LOCK(hadc);
 8003e46:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d02e      	beq.n	8003eac <HAL_ADC_Start+0x74>
 8003e4e:	2301      	movs	r3, #1
 8003e50:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8003e54:	f7ff ff88 	bl	8003d68 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003e58:	bb10      	cbnz	r0, 8003ea0 <HAL_ADC_Start+0x68>
      ADC_STATE_CLR_SET(hadc->State,
 8003e5a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003e5c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003e60:	f023 0301 	bic.w	r3, r3, #1
 8003e64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e68:	6563      	str	r3, [r4, #84]	@ 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e6a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003e6c:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8003e70:	d013      	beq.n	8003e9a <HAL_ADC_Start+0x62>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003e72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003e74:	f023 0306 	bic.w	r3, r3, #6
 8003e78:	65a3      	str	r3, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003e7a:	6823      	ldr	r3, [r4, #0]
 8003e7c:	221c      	movs	r2, #28
 8003e7e:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8003e80:	2300      	movs	r3, #0
 8003e82:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003e86:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8003e88:	6893      	ldr	r3, [r2, #8]
 8003e8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003e8e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003e92:	f043 0304 	orr.w	r3, r3, #4
 8003e96:	6093      	str	r3, [r2, #8]
}
 8003e98:	bd10      	pop	{r4, pc}
        ADC_CLEAR_ERRORCODE(hadc);
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003e9e:	e7ec      	b.n	8003e7a <HAL_ADC_Start+0x42>
      __HAL_UNLOCK(hadc);
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 8003ea6:	e7f7      	b.n	8003e98 <HAL_ADC_Start+0x60>
    tmp_hal_status = HAL_BUSY;
 8003ea8:	2002      	movs	r0, #2
}
 8003eaa:	4770      	bx	lr
    __HAL_LOCK(hadc);
 8003eac:	2002      	movs	r0, #2
 8003eae:	e7f3      	b.n	8003e98 <HAL_ADC_Start+0x60>

08003eb0 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8003eb0:	2800      	cmp	r0, #0
 8003eb2:	db07      	blt.n	8003ec4 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003eb4:	f000 021f 	and.w	r2, r0, #31
 8003eb8:	0940      	lsrs	r0, r0, #5
 8003eba:	2301      	movs	r3, #1
 8003ebc:	4093      	lsls	r3, r2
 8003ebe:	4a02      	ldr	r2, [pc, #8]	@ (8003ec8 <__NVIC_EnableIRQ+0x18>)
 8003ec0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop
 8003ec8:	e000e100 	.word	0xe000e100

08003ecc <__NVIC_DisableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8003ecc:	2800      	cmp	r0, #0
 8003ece:	db0c      	blt.n	8003eea <__NVIC_DisableIRQ+0x1e>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ed0:	f000 021f 	and.w	r2, r0, #31
 8003ed4:	0940      	lsrs	r0, r0, #5
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	4093      	lsls	r3, r2
 8003eda:	3020      	adds	r0, #32
 8003edc:	4a03      	ldr	r2, [pc, #12]	@ (8003eec <__NVIC_DisableIRQ+0x20>)
 8003ede:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003ee2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003ee6:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8003eea:	4770      	bx	lr
 8003eec:	e000e100 	.word	0xe000e100

08003ef0 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8003ef0:	2800      	cmp	r0, #0
 8003ef2:	db08      	blt.n	8003f06 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ef4:	0109      	lsls	r1, r1, #4
 8003ef6:	b2c9      	uxtb	r1, r1
 8003ef8:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8003efc:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8003f00:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8003f04:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f06:	f000 000f 	and.w	r0, r0, #15
 8003f0a:	0109      	lsls	r1, r1, #4
 8003f0c:	b2c9      	uxtb	r1, r1
 8003f0e:	4b01      	ldr	r3, [pc, #4]	@ (8003f14 <__NVIC_SetPriority+0x24>)
 8003f10:	5419      	strb	r1, [r3, r0]
  }
}
 8003f12:	4770      	bx	lr
 8003f14:	e000ed14 	.word	0xe000ed14

08003f18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f18:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f1a:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f1e:	f1c0 0c07 	rsb	ip, r0, #7
 8003f22:	f1bc 0f04 	cmp.w	ip, #4
 8003f26:	bf28      	it	cs
 8003f28:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f2c:	1d03      	adds	r3, r0, #4
 8003f2e:	2b06      	cmp	r3, #6
 8003f30:	d90f      	bls.n	8003f52 <NVIC_EncodePriority+0x3a>
 8003f32:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f34:	f04f 3eff 	mov.w	lr, #4294967295
 8003f38:	fa0e f00c 	lsl.w	r0, lr, ip
 8003f3c:	ea21 0100 	bic.w	r1, r1, r0
 8003f40:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f42:	fa0e fe03 	lsl.w	lr, lr, r3
 8003f46:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8003f4a:	ea41 0002 	orr.w	r0, r1, r2
 8003f4e:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f52:	2300      	movs	r3, #0
 8003f54:	e7ee      	b.n	8003f34 <NVIC_EncodePriority+0x1c>
	...

08003f58 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f58:	4a07      	ldr	r2, [pc, #28]	@ (8003f78 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003f5a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f5c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003f60:	041b      	lsls	r3, r3, #16
 8003f62:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f64:	0200      	lsls	r0, r0, #8
 8003f66:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f6a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8003f6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8003f74:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003f76:	4770      	bx	lr
 8003f78:	e000ed00 	.word	0xe000ed00

08003f7c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f7c:	b510      	push	{r4, lr}
 8003f7e:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f80:	4b05      	ldr	r3, [pc, #20]	@ (8003f98 <HAL_NVIC_SetPriority+0x1c>)
 8003f82:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f84:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8003f88:	f7ff ffc6 	bl	8003f18 <NVIC_EncodePriority>
 8003f8c:	4601      	mov	r1, r0
 8003f8e:	4620      	mov	r0, r4
 8003f90:	f7ff ffae 	bl	8003ef0 <__NVIC_SetPriority>
}
 8003f94:	bd10      	pop	{r4, pc}
 8003f96:	bf00      	nop
 8003f98:	e000ed00 	.word	0xe000ed00

08003f9c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f9c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f9e:	f7ff ff87 	bl	8003eb0 <__NVIC_EnableIRQ>
}
 8003fa2:	bd08      	pop	{r3, pc}

08003fa4 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003fa4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003fa6:	f7ff ff91 	bl	8003ecc <__NVIC_DisableIRQ>
}
 8003faa:	bd08      	pop	{r3, pc}

08003fac <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fac:	3801      	subs	r0, #1
 8003fae:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8003fb2:	d20b      	bcs.n	8003fcc <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fb4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003fb8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fba:	4a05      	ldr	r2, [pc, #20]	@ (8003fd0 <HAL_SYSTICK_Config+0x24>)
 8003fbc:	21f0      	movs	r1, #240	@ 0xf0
 8003fbe:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fc2:	2000      	movs	r0, #0
 8003fc4:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fc6:	2207      	movs	r2, #7
 8003fc8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fca:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003fcc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8003fce:	4770      	bx	lr
 8003fd0:	e000ed00 	.word	0xe000ed00

08003fd4 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003fd4:	2800      	cmp	r0, #0
 8003fd6:	db08      	blt.n	8003fea <HAL_NVIC_SetPendingIRQ+0x16>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fd8:	f000 021f 	and.w	r2, r0, #31
 8003fdc:	0940      	lsrs	r0, r0, #5
 8003fde:	2301      	movs	r3, #1
 8003fe0:	4093      	lsls	r3, r2
 8003fe2:	3040      	adds	r0, #64	@ 0x40
 8003fe4:	4a01      	ldr	r2, [pc, #4]	@ (8003fec <HAL_NVIC_SetPendingIRQ+0x18>)
 8003fe6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
}
 8003fea:	4770      	bx	lr
 8003fec:	e000e100 	.word	0xe000e100

08003ff0 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003ff0:	2800      	cmp	r0, #0
 8003ff2:	db08      	blt.n	8004006 <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ff4:	f000 021f 	and.w	r2, r0, #31
 8003ff8:	0940      	lsrs	r0, r0, #5
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	4093      	lsls	r3, r2
 8003ffe:	3060      	adds	r0, #96	@ 0x60
 8004000:	4a01      	ldr	r2, [pc, #4]	@ (8004008 <HAL_NVIC_ClearPendingIRQ+0x18>)
 8004002:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8004006:	4770      	bx	lr
 8004008:	e000e100 	.word	0xe000e100

0800400c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800400c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00u;
 800400e:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004010:	e066      	b.n	80040e0 <HAL_GPIO_Init+0xd4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004012:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004014:	005e      	lsls	r6, r3, #1
 8004016:	2403      	movs	r4, #3
 8004018:	40b4      	lsls	r4, r6
 800401a:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800401e:	68cc      	ldr	r4, [r1, #12]
 8004020:	40b4      	lsls	r4, r6
 8004022:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8004024:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004026:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004028:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800402c:	684c      	ldr	r4, [r1, #4]
 800402e:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8004032:	409c      	lsls	r4, r3
 8004034:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8004036:	6044      	str	r4, [r0, #4]
 8004038:	e063      	b.n	8004102 <HAL_GPIO_Init+0xf6>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800403a:	08dd      	lsrs	r5, r3, #3
 800403c:	3508      	adds	r5, #8
 800403e:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004042:	f003 0c07 	and.w	ip, r3, #7
 8004046:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800404a:	f04f 0e0f 	mov.w	lr, #15
 800404e:	fa0e fe0c 	lsl.w	lr, lr, ip
 8004052:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004056:	690c      	ldr	r4, [r1, #16]
 8004058:	fa04 f40c 	lsl.w	r4, r4, ip
 800405c:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 8004060:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8004064:	e064      	b.n	8004130 <HAL_GPIO_Init+0x124>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004066:	2404      	movs	r4, #4
 8004068:	e000      	b.n	800406c <HAL_GPIO_Init+0x60>
 800406a:	2400      	movs	r4, #0
 800406c:	fa04 f40e 	lsl.w	r4, r4, lr
 8004070:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004072:	f10c 0c02 	add.w	ip, ip, #2
 8004076:	4d4f      	ldr	r5, [pc, #316]	@ (80041b4 <HAL_GPIO_Init+0x1a8>)
 8004078:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800407c:	4c4e      	ldr	r4, [pc, #312]	@ (80041b8 <HAL_GPIO_Init+0x1ac>)
 800407e:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8004080:	43d4      	mvns	r4, r2
 8004082:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004086:	684f      	ldr	r7, [r1, #4]
 8004088:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 800408c:	d001      	beq.n	8004092 <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 800408e:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8004092:	4d49      	ldr	r5, [pc, #292]	@ (80041b8 <HAL_GPIO_Init+0x1ac>)
 8004094:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8004096:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8004098:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800409c:	684f      	ldr	r7, [r1, #4]
 800409e:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 80040a2:	d001      	beq.n	80040a8 <HAL_GPIO_Init+0x9c>
        {
          temp |= iocurrent;
 80040a4:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 80040a8:	4d43      	ldr	r5, [pc, #268]	@ (80041b8 <HAL_GPIO_Init+0x1ac>)
 80040aa:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80040ac:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 80040b0:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80040b4:	684f      	ldr	r7, [r1, #4]
 80040b6:	f417 3f80 	tst.w	r7, #65536	@ 0x10000
 80040ba:	d001      	beq.n	80040c0 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 80040bc:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR1 = temp;
 80040c0:	4d3d      	ldr	r5, [pc, #244]	@ (80041b8 <HAL_GPIO_Init+0x1ac>)
 80040c2:	f8c5 6080 	str.w	r6, [r5, #128]	@ 0x80

        temp = EXTI->EMR1;
 80040c6:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 80040ca:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80040cc:	684e      	ldr	r6, [r1, #4]
 80040ce:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 80040d2:	d001      	beq.n	80040d8 <HAL_GPIO_Init+0xcc>
        {
          temp |= iocurrent;
 80040d4:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->EMR1 = temp;
 80040d8:	4a37      	ldr	r2, [pc, #220]	@ (80041b8 <HAL_GPIO_Init+0x1ac>)
 80040da:	f8c2 4084 	str.w	r4, [r2, #132]	@ 0x84
      }
    }

    position++;
 80040de:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040e0:	680a      	ldr	r2, [r1, #0]
 80040e2:	fa32 f403 	lsrs.w	r4, r2, r3
 80040e6:	d064      	beq.n	80041b2 <HAL_GPIO_Init+0x1a6>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80040e8:	f04f 0c01 	mov.w	ip, #1
 80040ec:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 80040f0:	ea1c 0202 	ands.w	r2, ip, r2
 80040f4:	d0f3      	beq.n	80040de <HAL_GPIO_Init+0xd2>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80040f6:	684c      	ldr	r4, [r1, #4]
 80040f8:	f004 0403 	and.w	r4, r4, #3
 80040fc:	3c01      	subs	r4, #1
 80040fe:	2c01      	cmp	r4, #1
 8004100:	d987      	bls.n	8004012 <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004102:	684c      	ldr	r4, [r1, #4]
 8004104:	f004 0403 	and.w	r4, r4, #3
 8004108:	2c03      	cmp	r4, #3
 800410a:	d00c      	beq.n	8004126 <HAL_GPIO_Init+0x11a>
        temp = GPIOx->PUPDR;
 800410c:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800410e:	005d      	lsls	r5, r3, #1
 8004110:	f04f 0c03 	mov.w	ip, #3
 8004114:	fa0c fc05 	lsl.w	ip, ip, r5
 8004118:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800411c:	688c      	ldr	r4, [r1, #8]
 800411e:	40ac      	lsls	r4, r5
 8004120:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8004124:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004126:	684c      	ldr	r4, [r1, #4]
 8004128:	f004 0403 	and.w	r4, r4, #3
 800412c:	2c02      	cmp	r4, #2
 800412e:	d084      	beq.n	800403a <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 8004130:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004132:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8004136:	f04f 0c03 	mov.w	ip, #3
 800413a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800413e:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004142:	684c      	ldr	r4, [r1, #4]
 8004144:	f004 0403 	and.w	r4, r4, #3
 8004148:	fa04 f40e 	lsl.w	r4, r4, lr
 800414c:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8004150:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004152:	684c      	ldr	r4, [r1, #4]
 8004154:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 8004158:	d0c1      	beq.n	80040de <HAL_GPIO_Init+0xd2>
        temp = SYSCFG->EXTICR[position >> 2u];
 800415a:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800415e:	f10c 0502 	add.w	r5, ip, #2
 8004162:	4c14      	ldr	r4, [pc, #80]	@ (80041b4 <HAL_GPIO_Init+0x1a8>)
 8004164:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004168:	f003 0e03 	and.w	lr, r3, #3
 800416c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8004170:	240f      	movs	r4, #15
 8004172:	fa04 f40e 	lsl.w	r4, r4, lr
 8004176:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800417a:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 800417e:	f43f af74 	beq.w	800406a <HAL_GPIO_Init+0x5e>
 8004182:	4c0e      	ldr	r4, [pc, #56]	@ (80041bc <HAL_GPIO_Init+0x1b0>)
 8004184:	42a0      	cmp	r0, r4
 8004186:	d00e      	beq.n	80041a6 <HAL_GPIO_Init+0x19a>
 8004188:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800418c:	42a0      	cmp	r0, r4
 800418e:	d00c      	beq.n	80041aa <HAL_GPIO_Init+0x19e>
 8004190:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8004194:	42a0      	cmp	r0, r4
 8004196:	d00a      	beq.n	80041ae <HAL_GPIO_Init+0x1a2>
 8004198:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800419c:	42a0      	cmp	r0, r4
 800419e:	f43f af62 	beq.w	8004066 <HAL_GPIO_Init+0x5a>
 80041a2:	2407      	movs	r4, #7
 80041a4:	e762      	b.n	800406c <HAL_GPIO_Init+0x60>
 80041a6:	2401      	movs	r4, #1
 80041a8:	e760      	b.n	800406c <HAL_GPIO_Init+0x60>
 80041aa:	2402      	movs	r4, #2
 80041ac:	e75e      	b.n	800406c <HAL_GPIO_Init+0x60>
 80041ae:	2403      	movs	r4, #3
 80041b0:	e75c      	b.n	800406c <HAL_GPIO_Init+0x60>
  }
}
 80041b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041b4:	40010000 	.word	0x40010000
 80041b8:	58000800 	.word	0x58000800
 80041bc:	48000400 	.word	0x48000400

080041c0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80041c0:	b10a      	cbz	r2, 80041c6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80041c2:	6181      	str	r1, [r0, #24]
 80041c4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80041c6:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 80041c8:	4770      	bx	lr

080041ca <HAL_HSEM_FreeCallback>:
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 80041ca:	4770      	bx	lr

080041cc <HAL_HSEM_IRQHandler>:
{
 80041cc:	b508      	push	{r3, lr}
  statusreg = HSEM_COMMON->MISR;
 80041ce:	4b05      	ldr	r3, [pc, #20]	@ (80041e4 <HAL_HSEM_IRQHandler+0x18>)
 80041d0:	68d8      	ldr	r0, [r3, #12]
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	ea22 0200 	bic.w	r2, r2, r0
 80041d8:	601a      	str	r2, [r3, #0]
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 80041da:	6058      	str	r0, [r3, #4]
  HAL_HSEM_FreeCallback(statusreg);
 80041dc:	f7ff fff5 	bl	80041ca <HAL_HSEM_FreeCallback>
}
 80041e0:	bd08      	pop	{r3, pc}
 80041e2:	bf00      	nop
 80041e4:	58001500 	.word	0x58001500

080041e8 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041e8:	2800      	cmp	r0, #0
 80041ea:	d05f      	beq.n	80042ac <HAL_I2C_Init+0xc4>
{
 80041ec:	b510      	push	{r4, lr}
 80041ee:	4604      	mov	r4, r0
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041f0:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d048      	beq.n	800428a <HAL_I2C_Init+0xa2>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041f8:	2324      	movs	r3, #36	@ 0x24
 80041fa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041fe:	6822      	ldr	r2, [r4, #0]
 8004200:	6813      	ldr	r3, [r2, #0]
 8004202:	f023 0301 	bic.w	r3, r3, #1
 8004206:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004208:	6863      	ldr	r3, [r4, #4]
 800420a:	6822      	ldr	r2, [r4, #0]
 800420c:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8004210:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004212:	6822      	ldr	r2, [r4, #0]
 8004214:	6893      	ldr	r3, [r2, #8]
 8004216:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800421a:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800421c:	68e3      	ldr	r3, [r4, #12]
 800421e:	2b01      	cmp	r3, #1
 8004220:	d038      	beq.n	8004294 <HAL_I2C_Init+0xac>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004222:	68a3      	ldr	r3, [r4, #8]
 8004224:	6822      	ldr	r2, [r4, #0]
 8004226:	f443 4304 	orr.w	r3, r3, #33792	@ 0x8400
 800422a:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800422c:	68e3      	ldr	r3, [r4, #12]
 800422e:	2b02      	cmp	r3, #2
 8004230:	d036      	beq.n	80042a0 <HAL_I2C_Init+0xb8>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004232:	6822      	ldr	r2, [r4, #0]
 8004234:	6853      	ldr	r3, [r2, #4]
 8004236:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800423a:	6053      	str	r3, [r2, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800423c:	6822      	ldr	r2, [r4, #0]
 800423e:	6853      	ldr	r3, [r2, #4]
 8004240:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004244:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004248:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800424a:	6822      	ldr	r2, [r4, #0]
 800424c:	68d3      	ldr	r3, [r2, #12]
 800424e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004252:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004254:	6923      	ldr	r3, [r4, #16]
 8004256:	6962      	ldr	r2, [r4, #20]
 8004258:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800425a:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800425c:	6822      	ldr	r2, [r4, #0]
 800425e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004262:	60d3      	str	r3, [r2, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004264:	69e3      	ldr	r3, [r4, #28]
 8004266:	6a21      	ldr	r1, [r4, #32]
 8004268:	6822      	ldr	r2, [r4, #0]
 800426a:	430b      	orrs	r3, r1
 800426c:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800426e:	6822      	ldr	r2, [r4, #0]
 8004270:	6813      	ldr	r3, [r2, #0]
 8004272:	f043 0301 	orr.w	r3, r3, #1
 8004276:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004278:	2000      	movs	r0, #0
 800427a:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800427c:	2320      	movs	r3, #32
 800427e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004282:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004284:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42

  return HAL_OK;
}
 8004288:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800428a:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 800428e:	f000 f8ed 	bl	800446c <HAL_I2C_MspInit>
 8004292:	e7b1      	b.n	80041f8 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004294:	68a3      	ldr	r3, [r4, #8]
 8004296:	6822      	ldr	r2, [r4, #0]
 8004298:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800429c:	6093      	str	r3, [r2, #8]
 800429e:	e7c5      	b.n	800422c <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80042a0:	6822      	ldr	r2, [r4, #0]
 80042a2:	6853      	ldr	r3, [r2, #4]
 80042a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80042a8:	6053      	str	r3, [r2, #4]
 80042aa:	e7c7      	b.n	800423c <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 80042ac:	2001      	movs	r0, #1
}
 80042ae:	4770      	bx	lr

080042b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80042b0:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042b2:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80042b6:	b2d2      	uxtb	r2, r2
 80042b8:	2a20      	cmp	r2, #32
 80042ba:	d123      	bne.n	8004304 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042bc:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 80042c0:	2a01      	cmp	r2, #1
 80042c2:	d021      	beq.n	8004308 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 80042c4:	2201      	movs	r2, #1
 80042c6:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80042ca:	2224      	movs	r2, #36	@ 0x24
 80042cc:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80042d0:	6800      	ldr	r0, [r0, #0]
 80042d2:	6802      	ldr	r2, [r0, #0]
 80042d4:	f022 0201 	bic.w	r2, r2, #1
 80042d8:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80042da:	6818      	ldr	r0, [r3, #0]
 80042dc:	6802      	ldr	r2, [r0, #0]
 80042de:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80042e2:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80042e4:	6818      	ldr	r0, [r3, #0]
 80042e6:	6802      	ldr	r2, [r0, #0]
 80042e8:	4311      	orrs	r1, r2
 80042ea:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 80042ec:	6819      	ldr	r1, [r3, #0]
 80042ee:	680a      	ldr	r2, [r1, #0]
 80042f0:	f042 0201 	orr.w	r2, r2, #1
 80042f4:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042f6:	2220      	movs	r2, #32
 80042f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042fc:	2000      	movs	r0, #0
 80042fe:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 8004302:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8004304:	2002      	movs	r0, #2
 8004306:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8004308:	2002      	movs	r0, #2
  }
}
 800430a:	4770      	bx	lr

0800430c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800430c:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800430e:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8004312:	b2d2      	uxtb	r2, r2
 8004314:	2a20      	cmp	r2, #32
 8004316:	d121      	bne.n	800435c <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004318:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800431c:	2a01      	cmp	r2, #1
 800431e:	d01f      	beq.n	8004360 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8004320:	2201      	movs	r2, #1
 8004322:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004326:	2224      	movs	r2, #36	@ 0x24
 8004328:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800432c:	6800      	ldr	r0, [r0, #0]
 800432e:	6802      	ldr	r2, [r0, #0]
 8004330:	f022 0201 	bic.w	r2, r2, #1
 8004334:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004336:	6818      	ldr	r0, [r3, #0]
 8004338:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800433a:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800433e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004342:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004344:	6819      	ldr	r1, [r3, #0]
 8004346:	680a      	ldr	r2, [r1, #0]
 8004348:	f042 0201 	orr.w	r2, r2, #1
 800434c:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800434e:	2220      	movs	r2, #32
 8004350:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004354:	2000      	movs	r0, #0
 8004356:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 800435a:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 800435c:	2002      	movs	r0, #2
 800435e:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8004360:	2002      	movs	r0, #2
  }
}
 8004362:	4770      	bx	lr

08004364 <HAL_IPCC_RxCallback>:
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8004364:	4770      	bx	lr

08004366 <HAL_IPCC_TxCallback>:
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8004366:	4770      	bx	lr

08004368 <IPCC_SetDefaultCallbacks>:
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8004368:	2300      	movs	r3, #0
 800436a:	e009      	b.n	8004380 <IPCC_SetDefaultCallbacks+0x18>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 800436c:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8004370:	4905      	ldr	r1, [pc, #20]	@ (8004388 <IPCC_SetDefaultCallbacks+0x20>)
 8004372:	6051      	str	r1, [r2, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8004374:	1d9a      	adds	r2, r3, #6
 8004376:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800437a:	4904      	ldr	r1, [pc, #16]	@ (800438c <IPCC_SetDefaultCallbacks+0x24>)
 800437c:	6051      	str	r1, [r2, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800437e:	3301      	adds	r3, #1
 8004380:	2b05      	cmp	r3, #5
 8004382:	d9f3      	bls.n	800436c <IPCC_SetDefaultCallbacks+0x4>
  }
}
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	08004365 	.word	0x08004365
 800438c:	08004367 	.word	0x08004367

08004390 <IPCC_Reset_Register>:
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8004390:	2300      	movs	r3, #0
 8004392:	6003      	str	r3, [r0, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8004394:	f04f 133f 	mov.w	r3, #4128831	@ 0x3f003f
 8004398:	6043      	str	r3, [r0, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 800439a:	233f      	movs	r3, #63	@ 0x3f
 800439c:	6083      	str	r3, [r0, #8]
}
 800439e:	4770      	bx	lr

080043a0 <HAL_IPCC_Init>:
  if (hipcc != NULL)
 80043a0:	b1c0      	cbz	r0, 80043d4 <HAL_IPCC_Init+0x34>
{
 80043a2:	b538      	push	{r3, r4, r5, lr}
 80043a4:	4604      	mov	r4, r0
    if (hipcc->State == HAL_IPCC_STATE_RESET)
 80043a6:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 80043aa:	b183      	cbz	r3, 80043ce <HAL_IPCC_Init+0x2e>
    IPCC_Reset_Register(currentInstance);
 80043ac:	4d0a      	ldr	r5, [pc, #40]	@ (80043d8 <HAL_IPCC_Init+0x38>)
 80043ae:	4628      	mov	r0, r5
 80043b0:	f7ff ffee 	bl	8004390 <IPCC_Reset_Register>
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 80043b4:	682b      	ldr	r3, [r5, #0]
 80043b6:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80043ba:	602b      	str	r3, [r5, #0]
    IPCC_SetDefaultCallbacks(hipcc);
 80043bc:	4620      	mov	r0, r4
 80043be:	f7ff ffd3 	bl	8004368 <IPCC_SetDefaultCallbacks>
    hipcc->callbackRequest = 0;
 80043c2:	2000      	movs	r0, #0
 80043c4:	6360      	str	r0, [r4, #52]	@ 0x34
    hipcc->State = HAL_IPCC_STATE_READY;
 80043c6:	2301      	movs	r3, #1
 80043c8:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
}
 80043cc:	bd38      	pop	{r3, r4, r5, pc}
      HAL_IPCC_MspInit(hipcc);
 80043ce:	f000 f893 	bl	80044f8 <HAL_IPCC_MspInit>
 80043d2:	e7eb      	b.n	80043ac <HAL_IPCC_Init+0xc>
    err = HAL_ERROR;
 80043d4:	2001      	movs	r0, #1
}
 80043d6:	4770      	bx	lr
 80043d8:	58000c00 	.word	0x58000c00

080043dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043dc:	b500      	push	{lr}
 80043de:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB3ENR, Periphs);
 80043e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80043e6:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80043ea:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80043ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043f2:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80043f4:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 80043f6:	2200      	movs	r2, #0
 80043f8:	4611      	mov	r1, r2
 80043fa:	202e      	movs	r0, #46	@ 0x2e
 80043fc:	f7ff fdbe 	bl	8003f7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8004400:	202e      	movs	r0, #46	@ 0x2e
 8004402:	f7ff fdcb 	bl	8003f9c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004406:	b003      	add	sp, #12
 8004408:	f85d fb04 	ldr.w	pc, [sp], #4

0800440c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800440c:	b500      	push	{lr}
 800440e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004410:	2300      	movs	r3, #0
 8004412:	9303      	str	r3, [sp, #12]
 8004414:	9304      	str	r3, [sp, #16]
 8004416:	9305      	str	r3, [sp, #20]
 8004418:	9306      	str	r3, [sp, #24]
 800441a:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 800441c:	6802      	ldr	r2, [r0, #0]
 800441e:	4b11      	ldr	r3, [pc, #68]	@ (8004464 <HAL_ADC_MspInit+0x58>)
 8004420:	429a      	cmp	r2, r3
 8004422:	d002      	beq.n	800442a <HAL_ADC_MspInit+0x1e>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004424:	b009      	add	sp, #36	@ 0x24
 8004426:	f85d fb04 	ldr.w	pc, [sp], #4
  SET_BIT(RCC->AHB2ENR, Periphs);
 800442a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800442e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004430:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004434:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004436:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004438:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800443c:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 800443e:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004440:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004442:	f042 0204 	orr.w	r2, r2, #4
 8004446:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800444a:	f003 0304 	and.w	r3, r3, #4
 800444e:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8004450:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004452:	2304      	movs	r3, #4
 8004454:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004456:	2303      	movs	r3, #3
 8004458:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800445a:	a903      	add	r1, sp, #12
 800445c:	4802      	ldr	r0, [pc, #8]	@ (8004468 <HAL_ADC_MspInit+0x5c>)
 800445e:	f7ff fdd5 	bl	800400c <HAL_GPIO_Init>
}
 8004462:	e7df      	b.n	8004424 <HAL_ADC_MspInit+0x18>
 8004464:	50040000 	.word	0x50040000
 8004468:	48000800 	.word	0x48000800

0800446c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800446c:	b510      	push	{r4, lr}
 800446e:	b09c      	sub	sp, #112	@ 0x70
 8004470:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004472:	2100      	movs	r1, #0
 8004474:	9117      	str	r1, [sp, #92]	@ 0x5c
 8004476:	9118      	str	r1, [sp, #96]	@ 0x60
 8004478:	9119      	str	r1, [sp, #100]	@ 0x64
 800447a:	911a      	str	r1, [sp, #104]	@ 0x68
 800447c:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800447e:	2250      	movs	r2, #80	@ 0x50
 8004480:	a803      	add	r0, sp, #12
 8004482:	f006 f8c6 	bl	800a612 <memset>
  if(hi2c->Instance==I2C1)
 8004486:	6822      	ldr	r2, [r4, #0]
 8004488:	4b19      	ldr	r3, [pc, #100]	@ (80044f0 <HAL_I2C_MspInit+0x84>)
 800448a:	429a      	cmp	r2, r3
 800448c:	d001      	beq.n	8004492 <HAL_I2C_MspInit+0x26>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800448e:	b01c      	add	sp, #112	@ 0x70
 8004490:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004492:	2304      	movs	r3, #4
 8004494:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004496:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800449a:	930b      	str	r3, [sp, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800449c:	a803      	add	r0, sp, #12
 800449e:	f002 f864 	bl	800656a <HAL_RCCEx_PeriphCLKConfig>
 80044a2:	bb10      	cbnz	r0, 80044ea <HAL_I2C_MspInit+0x7e>
  SET_BIT(RCC->AHB2ENR, Periphs);
 80044a4:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 80044a8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80044aa:	f043 0302 	orr.w	r3, r3, #2
 80044ae:	64e3      	str	r3, [r4, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80044b0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 80044b8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80044ba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80044be:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80044c0:	2312      	movs	r3, #18
 80044c2:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044c4:	2300      	movs	r3, #0
 80044c6:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044c8:	931a      	str	r3, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80044ca:	2304      	movs	r3, #4
 80044cc:	931b      	str	r3, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044ce:	a917      	add	r1, sp, #92	@ 0x5c
 80044d0:	4808      	ldr	r0, [pc, #32]	@ (80044f4 <HAL_I2C_MspInit+0x88>)
 80044d2:	f7ff fd9b 	bl	800400c <HAL_GPIO_Init>
  SET_BIT(RCC->APB1ENR1, Periphs);
 80044d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80044d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80044dc:	65a3      	str	r3, [r4, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80044de:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80044e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044e4:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80044e6:	9b01      	ldr	r3, [sp, #4]
}
 80044e8:	e7d1      	b.n	800448e <HAL_I2C_MspInit+0x22>
      Error_Handler();
 80044ea:	f7fe faf5 	bl	8002ad8 <Error_Handler>
 80044ee:	e7d9      	b.n	80044a4 <HAL_I2C_MspInit+0x38>
 80044f0:	40005400 	.word	0x40005400
 80044f4:	48000400 	.word	0x48000400

080044f8 <HAL_IPCC_MspInit>:
  * @param hipcc: IPCC handle pointer
  * @retval None
  */
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
  if(hipcc->Instance==IPCC)
 80044f8:	6802      	ldr	r2, [r0, #0]
 80044fa:	4b12      	ldr	r3, [pc, #72]	@ (8004544 <HAL_IPCC_MspInit+0x4c>)
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d000      	beq.n	8004502 <HAL_IPCC_MspInit+0xa>
 8004500:	4770      	bx	lr
{
 8004502:	b500      	push	{lr}
 8004504:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB3ENR, Periphs);
 8004506:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800450a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800450c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004510:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8004512:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004514:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004518:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800451a:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 800451c:	2200      	movs	r2, #0
 800451e:	4611      	mov	r1, r2
 8004520:	202c      	movs	r0, #44	@ 0x2c
 8004522:	f7ff fd2b 	bl	8003f7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8004526:	202c      	movs	r0, #44	@ 0x2c
 8004528:	f7ff fd38 	bl	8003f9c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 800452c:	2200      	movs	r2, #0
 800452e:	4611      	mov	r1, r2
 8004530:	202d      	movs	r0, #45	@ 0x2d
 8004532:	f7ff fd23 	bl	8003f7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8004536:	202d      	movs	r0, #45	@ 0x2d
 8004538:	f7ff fd30 	bl	8003f9c <HAL_NVIC_EnableIRQ>

    /* USER CODE END IPCC_MspInit 1 */

  }

}
 800453c:	b003      	add	sp, #12
 800453e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004542:	bf00      	nop
 8004544:	58000c00 	.word	0x58000c00

08004548 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004548:	b510      	push	{r4, lr}
 800454a:	b096      	sub	sp, #88	@ 0x58
 800454c:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800454e:	2250      	movs	r2, #80	@ 0x50
 8004550:	2100      	movs	r1, #0
 8004552:	a802      	add	r0, sp, #8
 8004554:	f006 f85d 	bl	800a612 <memset>
  if(hrtc->Instance==RTC)
 8004558:	6822      	ldr	r2, [r4, #0]
 800455a:	4b17      	ldr	r3, [pc, #92]	@ (80045b8 <HAL_RTC_MspInit+0x70>)
 800455c:	429a      	cmp	r2, r3
 800455e:	d001      	beq.n	8004564 <HAL_RTC_MspInit+0x1c>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8004560:	b016      	add	sp, #88	@ 0x58
 8004562:	bd10      	pop	{r4, pc}
    HAL_PWR_EnableBkUpAccess();
 8004564:	f001 f92c 	bl	80057c0 <HAL_PWR_EnableBkUpAccess>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004568:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800456c:	9302      	str	r3, [sp, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800456e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004572:	9312      	str	r3, [sp, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004574:	a802      	add	r0, sp, #8
 8004576:	f001 fff8 	bl	800656a <HAL_RCCEx_PeriphCLKConfig>
 800457a:	b9c8      	cbnz	r0, 80045b0 <HAL_RTC_MspInit+0x68>
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800457c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004580:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004584:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004588:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->APB1ENR1, Periphs);
 800458c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800458e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004592:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004596:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800459a:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800459c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800459e:	2200      	movs	r2, #0
 80045a0:	4611      	mov	r1, r2
 80045a2:	2003      	movs	r0, #3
 80045a4:	f7ff fcea 	bl	8003f7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80045a8:	2003      	movs	r0, #3
 80045aa:	f7ff fcf7 	bl	8003f9c <HAL_NVIC_EnableIRQ>
}
 80045ae:	e7d7      	b.n	8004560 <HAL_RTC_MspInit+0x18>
      Error_Handler();
 80045b0:	f7fe fa92 	bl	8002ad8 <Error_Handler>
 80045b4:	e7e2      	b.n	800457c <HAL_RTC_MspInit+0x34>
 80045b6:	bf00      	nop
 80045b8:	40002800 	.word	0x40002800

080045bc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80045bc:	b500      	push	{lr}
 80045be:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM1)
 80045c0:	6803      	ldr	r3, [r0, #0]
 80045c2:	4a18      	ldr	r2, [pc, #96]	@ (8004624 <HAL_TIM_Base_MspInit+0x68>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d005      	beq.n	80045d4 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
    /* USER CODE BEGIN TIM1_MspInit 1 */

    /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM16)
 80045c8:	4a17      	ldr	r2, [pc, #92]	@ (8004628 <HAL_TIM_Base_MspInit+0x6c>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d016      	beq.n	80045fc <HAL_TIM_Base_MspInit+0x40>
    /* USER CODE BEGIN TIM16_MspInit 1 */

    /* USER CODE END TIM16_MspInit 1 */
  }

}
 80045ce:	b003      	add	sp, #12
 80045d0:	f85d fb04 	ldr.w	pc, [sp], #4
  SET_BIT(RCC->APB2ENR, Periphs);
 80045d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045d8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80045da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045de:	661a      	str	r2, [r3, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80045e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045e6:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80045e8:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80045ea:	2200      	movs	r2, #0
 80045ec:	4611      	mov	r1, r2
 80045ee:	2019      	movs	r0, #25
 80045f0:	f7ff fcc4 	bl	8003f7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80045f4:	2019      	movs	r0, #25
 80045f6:	f7ff fcd1 	bl	8003f9c <HAL_NVIC_EnableIRQ>
 80045fa:	e7e8      	b.n	80045ce <HAL_TIM_Base_MspInit+0x12>
  SET_BIT(RCC->APB2ENR, Periphs);
 80045fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004600:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004602:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004606:	661a      	str	r2, [r3, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004608:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800460a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800460e:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8004610:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8004612:	2200      	movs	r2, #0
 8004614:	4611      	mov	r1, r2
 8004616:	2019      	movs	r0, #25
 8004618:	f7ff fcb0 	bl	8003f7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800461c:	2019      	movs	r0, #25
 800461e:	f7ff fcbd 	bl	8003f9c <HAL_NVIC_EnableIRQ>
}
 8004622:	e7d4      	b.n	80045ce <HAL_TIM_Base_MspInit+0x12>
 8004624:	40012c00 	.word	0x40012c00
 8004628:	40014400 	.word	0x40014400

0800462c <HAL_TIM_PWM_MspInit>:
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM2)
 800462c:	6803      	ldr	r3, [r0, #0]
 800462e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004632:	d000      	beq.n	8004636 <HAL_TIM_PWM_MspInit+0xa>
 8004634:	4770      	bx	lr
{
 8004636:	b082      	sub	sp, #8
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004638:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800463c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800463e:	f042 0201 	orr.w	r2, r2, #1
 8004642:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004646:	f003 0301 	and.w	r3, r3, #1
 800464a:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800464c:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800464e:	b002      	add	sp, #8
 8004650:	4770      	bx	lr
	...

08004654 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004654:	b530      	push	{r4, r5, lr}
 8004656:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004658:	2300      	movs	r3, #0
 800465a:	9305      	str	r3, [sp, #20]
 800465c:	9306      	str	r3, [sp, #24]
 800465e:	9307      	str	r3, [sp, #28]
 8004660:	9308      	str	r3, [sp, #32]
 8004662:	9309      	str	r3, [sp, #36]	@ 0x24
  if(htim->Instance==TIM1)
 8004664:	6803      	ldr	r3, [r0, #0]
 8004666:	4a32      	ldr	r2, [pc, #200]	@ (8004730 <HAL_TIM_MspPostInit+0xdc>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d007      	beq.n	800467c <HAL_TIM_MspPostInit+0x28>

    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM2)
 800466c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004670:	d031      	beq.n	80046d6 <HAL_TIM_MspPostInit+0x82>

    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(htim->Instance==TIM16)
 8004672:	4a30      	ldr	r2, [pc, #192]	@ (8004734 <HAL_TIM_MspPostInit+0xe0>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d045      	beq.n	8004704 <HAL_TIM_MspPostInit+0xb0>
    /* USER CODE BEGIN TIM16_MspPostInit 1 */

    /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8004678:	b00b      	add	sp, #44	@ 0x2c
 800467a:	bd30      	pop	{r4, r5, pc}
  SET_BIT(RCC->AHB2ENR, Periphs);
 800467c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004680:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004682:	f042 0201 	orr.w	r2, r2, #1
 8004686:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004688:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800468a:	f002 0201 	and.w	r2, r2, #1
 800468e:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8004690:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004692:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004694:	f042 0202 	orr.w	r2, r2, #2
 8004698:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800469a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80046a2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 80046a4:	f44f 63b0 	mov.w	r3, #1408	@ 0x580
 80046a8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046aa:	2502      	movs	r5, #2
 80046ac:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80046ae:	2401      	movs	r4, #1
 80046b0:	9409      	str	r4, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046b2:	a905      	add	r1, sp, #20
 80046b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046b8:	f7ff fca8 	bl	800400c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80046bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046c0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046c2:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046c4:	2300      	movs	r3, #0
 80046c6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046c8:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80046ca:	9409      	str	r4, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046cc:	a905      	add	r1, sp, #20
 80046ce:	481a      	ldr	r0, [pc, #104]	@ (8004738 <HAL_TIM_MspPostInit+0xe4>)
 80046d0:	f7ff fc9c 	bl	800400c <HAL_GPIO_Init>
 80046d4:	e7d0      	b.n	8004678 <HAL_TIM_MspPostInit+0x24>
  SET_BIT(RCC->AHB2ENR, Periphs);
 80046d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80046da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80046dc:	f042 0201 	orr.w	r2, r2, #1
 80046e0:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80046e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046e4:	f003 0301 	and.w	r3, r3, #1
 80046e8:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 80046ea:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = DISCHARGE_Pin|GPIO_PIN_1|GPIO_PIN_2;
 80046ec:	2307      	movs	r3, #7
 80046ee:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046f0:	2302      	movs	r3, #2
 80046f2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80046f4:	2301      	movs	r3, #1
 80046f6:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046f8:	a905      	add	r1, sp, #20
 80046fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046fe:	f7ff fc85 	bl	800400c <HAL_GPIO_Init>
 8004702:	e7b9      	b.n	8004678 <HAL_TIM_MspPostInit+0x24>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004704:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004708:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800470a:	f042 0202 	orr.w	r2, r2, #2
 800470e:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004712:	f003 0302 	and.w	r3, r3, #2
 8004716:	9304      	str	r3, [sp, #16]
  (void)tmpreg;
 8004718:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = EXCITER_Pin;
 800471a:	2340      	movs	r3, #64	@ 0x40
 800471c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800471e:	2302      	movs	r3, #2
 8004720:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8004722:	230e      	movs	r3, #14
 8004724:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(EXCITER_GPIO_Port, &GPIO_InitStruct);
 8004726:	a905      	add	r1, sp, #20
 8004728:	4803      	ldr	r0, [pc, #12]	@ (8004738 <HAL_TIM_MspPostInit+0xe4>)
 800472a:	f7ff fc6f 	bl	800400c <HAL_GPIO_Init>
}
 800472e:	e7a3      	b.n	8004678 <HAL_TIM_MspPostInit+0x24>
 8004730:	40012c00 	.word	0x40012c00
 8004734:	40014400 	.word	0x40014400
 8004738:	48000400 	.word	0x48000400

0800473c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800473c:	b570      	push	{r4, r5, r6, lr}
 800473e:	b09c      	sub	sp, #112	@ 0x70
 8004740:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004742:	2100      	movs	r1, #0
 8004744:	9117      	str	r1, [sp, #92]	@ 0x5c
 8004746:	9118      	str	r1, [sp, #96]	@ 0x60
 8004748:	9119      	str	r1, [sp, #100]	@ 0x64
 800474a:	911a      	str	r1, [sp, #104]	@ 0x68
 800474c:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800474e:	2250      	movs	r2, #80	@ 0x50
 8004750:	a803      	add	r0, sp, #12
 8004752:	f005 ff5e 	bl	800a612 <memset>
  if(huart->Instance==USART1)
 8004756:	6822      	ldr	r2, [r4, #0]
 8004758:	4b22      	ldr	r3, [pc, #136]	@ (80047e4 <HAL_UART_MspInit+0xa8>)
 800475a:	429a      	cmp	r2, r3
 800475c:	d001      	beq.n	8004762 <HAL_UART_MspInit+0x26>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800475e:	b01c      	add	sp, #112	@ 0x70
 8004760:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004762:	2301      	movs	r3, #1
 8004764:	9303      	str	r3, [sp, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004766:	a803      	add	r0, sp, #12
 8004768:	f001 feff 	bl	800656a <HAL_RCCEx_PeriphCLKConfig>
 800476c:	2800      	cmp	r0, #0
 800476e:	d136      	bne.n	80047de <HAL_UART_MspInit+0xa2>
  SET_BIT(RCC->APB2ENR, Periphs);
 8004770:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004774:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004776:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800477a:	661a      	str	r2, [r3, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800477c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800477e:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8004782:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8004784:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004786:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004788:	f042 0201 	orr.w	r2, r2, #1
 800478c:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800478e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004790:	f002 0201 	and.w	r2, r2, #1
 8004794:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8004796:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004798:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800479a:	f042 0202 	orr.w	r2, r2, #2
 800479e:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80047a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047a2:	f003 0302 	and.w	r3, r3, #2
 80047a6:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80047a8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80047aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80047ae:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047b0:	2602      	movs	r6, #2
 80047b2:	9618      	str	r6, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047b4:	2400      	movs	r4, #0
 80047b6:	9419      	str	r4, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047b8:	941a      	str	r4, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80047ba:	2507      	movs	r5, #7
 80047bc:	951b      	str	r5, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047be:	a917      	add	r1, sp, #92	@ 0x5c
 80047c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80047c4:	f7ff fc22 	bl	800400c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80047c8:	2380      	movs	r3, #128	@ 0x80
 80047ca:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047cc:	9618      	str	r6, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ce:	9419      	str	r4, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047d0:	941a      	str	r4, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80047d2:	951b      	str	r5, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047d4:	a917      	add	r1, sp, #92	@ 0x5c
 80047d6:	4804      	ldr	r0, [pc, #16]	@ (80047e8 <HAL_UART_MspInit+0xac>)
 80047d8:	f7ff fc18 	bl	800400c <HAL_GPIO_Init>
}
 80047dc:	e7bf      	b.n	800475e <HAL_UART_MspInit+0x22>
      Error_Handler();
 80047de:	f7fe f97b 	bl	8002ad8 <Error_Handler>
 80047e2:	e7c5      	b.n	8004770 <HAL_UART_MspInit+0x34>
 80047e4:	40013800 	.word	0x40013800
 80047e8:	48000400 	.word	0x48000400

080047ec <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80047ec:	b538      	push	{r3, r4, r5, lr}
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80047ee:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 80047f2:	d043      	beq.n	800487c <HAL_PCD_EP_DB_Receive+0x90>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80047f4:	6804      	ldr	r4, [r0, #0]
 80047f6:	f8b4 3050 	ldrh.w	r3, [r4, #80]	@ 0x50
 80047fa:	f891 c000 	ldrb.w	ip, [r1]
 80047fe:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 8004802:	fa1e f383 	uxtah	r3, lr, r3
 8004806:	4423      	add	r3, r4
 8004808:	f8b3 4402 	ldrh.w	r4, [r3, #1026]	@ 0x402
 800480c:	f3c4 0409 	ubfx	r4, r4, #0, #10

    if (ep->xfer_len >= count)
 8004810:	698b      	ldr	r3, [r1, #24]
 8004812:	42a3      	cmp	r3, r4
 8004814:	d328      	bcc.n	8004868 <HAL_PCD_EP_DB_Receive+0x7c>
    {
      ep->xfer_len -= count;
 8004816:	1b1b      	subs	r3, r3, r4
 8004818:	618b      	str	r3, [r1, #24]
    else
    {
      ep->xfer_len = 0U;
    }

    if (ep->xfer_len == 0U)
 800481a:	698b      	ldr	r3, [r1, #24]
 800481c:	b97b      	cbnz	r3, 800483e <HAL_PCD_EP_DB_Receive+0x52>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800481e:	6805      	ldr	r5, [r0, #0]
 8004820:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 8004824:	b29b      	uxth	r3, r3
 8004826:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800482a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800482e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004832:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004836:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800483a:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800483e:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8004842:	d00e      	beq.n	8004862 <HAL_PCD_EP_DB_Receive+0x76>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004844:	6802      	ldr	r2, [r0, #0]
 8004846:	780d      	ldrb	r5, [r1, #0]
 8004848:	f832 3025 	ldrh.w	r3, [r2, r5, lsl #2]
 800484c:	b29b      	uxth	r3, r3
 800484e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004852:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004856:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800485a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800485e:	f822 3025 	strh.w	r3, [r2, r5, lsl #2]
    }

    if (count != 0U)
 8004862:	b924      	cbnz	r4, 800486e <HAL_PCD_EP_DB_Receive+0x82>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
    }
  }

  return count;
}
 8004864:	4620      	mov	r0, r4
 8004866:	bd38      	pop	{r3, r4, r5, pc}
      ep->xfer_len = 0U;
 8004868:	2300      	movs	r3, #0
 800486a:	618b      	str	r3, [r1, #24]
 800486c:	e7d5      	b.n	800481a <HAL_PCD_EP_DB_Receive+0x2e>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800486e:	4623      	mov	r3, r4
 8004870:	890a      	ldrh	r2, [r1, #8]
 8004872:	6949      	ldr	r1, [r1, #20]
 8004874:	6800      	ldr	r0, [r0, #0]
 8004876:	f004 f951 	bl	8008b1c <USB_ReadPMA>
 800487a:	e7f3      	b.n	8004864 <HAL_PCD_EP_DB_Receive+0x78>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800487c:	6804      	ldr	r4, [r0, #0]
 800487e:	f8b4 3050 	ldrh.w	r3, [r4, #80]	@ 0x50
 8004882:	f891 c000 	ldrb.w	ip, [r1]
 8004886:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 800488a:	fa1e f383 	uxtah	r3, lr, r3
 800488e:	4423      	add	r3, r4
 8004890:	f8b3 4406 	ldrh.w	r4, [r3, #1030]	@ 0x406
 8004894:	f3c4 0409 	ubfx	r4, r4, #0, #10
    if (ep->xfer_len >= count)
 8004898:	698b      	ldr	r3, [r1, #24]
 800489a:	42a3      	cmp	r3, r4
 800489c:	d32f      	bcc.n	80048fe <HAL_PCD_EP_DB_Receive+0x112>
      ep->xfer_len -= count;
 800489e:	1b1b      	subs	r3, r3, r4
 80048a0:	618b      	str	r3, [r1, #24]
    if (ep->xfer_len == 0U)
 80048a2:	698b      	ldr	r3, [r1, #24]
 80048a4:	b97b      	cbnz	r3, 80048c6 <HAL_PCD_EP_DB_Receive+0xda>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80048a6:	6805      	ldr	r5, [r0, #0]
 80048a8:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048b6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80048ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048c2:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80048c6:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80048ca:	d10f      	bne.n	80048ec <HAL_PCD_EP_DB_Receive+0x100>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80048cc:	6802      	ldr	r2, [r0, #0]
 80048ce:	f891 c000 	ldrb.w	ip, [r1]
 80048d2:	f832 302c 	ldrh.w	r3, [r2, ip, lsl #2]
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048e4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80048e8:	f822 302c 	strh.w	r3, [r2, ip, lsl #2]
    if (count != 0U)
 80048ec:	2c00      	cmp	r4, #0
 80048ee:	d0b9      	beq.n	8004864 <HAL_PCD_EP_DB_Receive+0x78>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80048f0:	4623      	mov	r3, r4
 80048f2:	894a      	ldrh	r2, [r1, #10]
 80048f4:	6949      	ldr	r1, [r1, #20]
 80048f6:	6800      	ldr	r0, [r0, #0]
 80048f8:	f004 f910 	bl	8008b1c <USB_ReadPMA>
 80048fc:	e7b2      	b.n	8004864 <HAL_PCD_EP_DB_Receive+0x78>
      ep->xfer_len = 0U;
 80048fe:	2300      	movs	r3, #0
 8004900:	618b      	str	r3, [r1, #24]
 8004902:	e7ce      	b.n	80048a2 <HAL_PCD_EP_DB_Receive+0xb6>

08004904 <HAL_PCD_Init>:
  if (hpcd == NULL)
 8004904:	2800      	cmp	r0, #0
 8004906:	d056      	beq.n	80049b6 <HAL_PCD_Init+0xb2>
{
 8004908:	b510      	push	{r4, lr}
 800490a:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800490c:	f890 3291 	ldrb.w	r3, [r0, #657]	@ 0x291
 8004910:	b13b      	cbz	r3, 8004922 <HAL_PCD_Init+0x1e>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8004912:	2303      	movs	r3, #3
 8004914:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
  __HAL_PCD_DISABLE(hpcd);
 8004918:	6820      	ldr	r0, [r4, #0]
 800491a:	f003 fa10 	bl	8007d3e <USB_DisableGlobalInt>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800491e:	2300      	movs	r3, #0
 8004920:	e015      	b.n	800494e <HAL_PCD_Init+0x4a>
    hpcd->Lock = HAL_UNLOCKED;
 8004922:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
    HAL_PCD_MspInit(hpcd);
 8004926:	f004 fbc1 	bl	80090ac <HAL_PCD_MspInit>
 800492a:	e7f2      	b.n	8004912 <HAL_PCD_Init+0xe>
    hpcd->IN_ep[i].is_in = 1U;
 800492c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8004930:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8004934:	2101      	movs	r1, #1
 8004936:	7451      	strb	r1, [r2, #17]
    hpcd->IN_ep[i].num = i;
 8004938:	7413      	strb	r3, [r2, #16]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800493a:	2100      	movs	r1, #0
 800493c:	74d1      	strb	r1, [r2, #19]
    hpcd->IN_ep[i].maxpacket = 0U;
 800493e:	6211      	str	r1, [r2, #32]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004940:	6251      	str	r1, [r2, #36]	@ 0x24
    hpcd->IN_ep[i].xfer_len = 0U;
 8004942:	3301      	adds	r3, #1
 8004944:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8004948:	00d2      	lsls	r2, r2, #3
 800494a:	50a1      	str	r1, [r4, r2]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800494c:	b2db      	uxtb	r3, r3
 800494e:	7920      	ldrb	r0, [r4, #4]
 8004950:	4298      	cmp	r0, r3
 8004952:	d8eb      	bhi.n	800492c <HAL_PCD_Init+0x28>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004954:	2300      	movs	r3, #0
 8004956:	e016      	b.n	8004986 <HAL_PCD_Init+0x82>
    hpcd->OUT_ep[i].is_in = 0U;
 8004958:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800495c:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8004960:	2100      	movs	r1, #0
 8004962:	f882 1151 	strb.w	r1, [r2, #337]	@ 0x151
    hpcd->OUT_ep[i].num = i;
 8004966:	f882 3150 	strb.w	r3, [r2, #336]	@ 0x150
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800496a:	f882 1153 	strb.w	r1, [r2, #339]	@ 0x153
    hpcd->OUT_ep[i].maxpacket = 0U;
 800496e:	f8c2 1160 	str.w	r1, [r2, #352]	@ 0x160
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004972:	f8c2 1164 	str.w	r1, [r2, #356]	@ 0x164
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004976:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800497a:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800497e:	f8c2 1168 	str.w	r1, [r2, #360]	@ 0x168
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004982:	3301      	adds	r3, #1
 8004984:	b2db      	uxtb	r3, r3
 8004986:	4298      	cmp	r0, r3
 8004988:	d8e6      	bhi.n	8004958 <HAL_PCD_Init+0x54>
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800498a:	4623      	mov	r3, r4
 800498c:	f853 0b04 	ldr.w	r0, [r3], #4
 8004990:	e893 0006 	ldmia.w	r3, {r1, r2}
 8004994:	f003 f9dd 	bl	8007d52 <USB_DevInit>
  hpcd->USB_Address = 0U;
 8004998:	2300      	movs	r3, #0
 800499a:	7323      	strb	r3, [r4, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800499c:	2301      	movs	r3, #1
 800499e:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
  if (hpcd->Init.lpm_enable == 1U)
 80049a2:	7aa3      	ldrb	r3, [r4, #10]
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d001      	beq.n	80049ac <HAL_PCD_Init+0xa8>
  return HAL_OK;
 80049a8:	2000      	movs	r0, #0
}
 80049aa:	bd10      	pop	{r4, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80049ac:	4620      	mov	r0, r4
 80049ae:	f000 fef0 	bl	8005792 <HAL_PCDEx_ActivateLPM>
  return HAL_OK;
 80049b2:	2000      	movs	r0, #0
 80049b4:	e7f9      	b.n	80049aa <HAL_PCD_Init+0xa6>
    return HAL_ERROR;
 80049b6:	2001      	movs	r0, #1
}
 80049b8:	4770      	bx	lr

080049ba <HAL_PCD_Start>:
  __HAL_LOCK(hpcd);
 80049ba:	f890 3290 	ldrb.w	r3, [r0, #656]	@ 0x290
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d00e      	beq.n	80049e0 <HAL_PCD_Start+0x26>
{
 80049c2:	b510      	push	{r4, lr}
 80049c4:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80049c6:	2301      	movs	r3, #1
 80049c8:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80049cc:	6800      	ldr	r0, [r0, #0]
 80049ce:	f003 f9ad 	bl	8007d2c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80049d2:	6820      	ldr	r0, [r4, #0]
 80049d4:	f003 fdbf 	bl	8008556 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80049d8:	2000      	movs	r0, #0
 80049da:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80049de:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80049e0:	2002      	movs	r0, #2
}
 80049e2:	4770      	bx	lr

080049e4 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80049e4:	b570      	push	{r4, r5, r6, lr}
 80049e6:	4605      	mov	r5, r0
 80049e8:	460c      	mov	r4, r1
 80049ea:	4616      	mov	r6, r2
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80049ec:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80049f0:	f000 8120 	beq.w	8004c34 <HAL_PCD_EP_DB_Transmit+0x250>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80049f4:	6802      	ldr	r2, [r0, #0]
 80049f6:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 80049fa:	7809      	ldrb	r1, [r1, #0]
 80049fc:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
 8004a00:	fa1c f383 	uxtah	r3, ip, r3
 8004a04:	4413      	add	r3, r2
 8004a06:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8004a0a:	f3c2 0209 	ubfx	r2, r2, #0, #10

    if (ep->xfer_len > TxPctSize)
 8004a0e:	69a3      	ldr	r3, [r4, #24]
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d92c      	bls.n	8004a6e <HAL_PCD_EP_DB_Transmit+0x8a>
    {
      ep->xfer_len -= TxPctSize;
 8004a14:	1a9b      	subs	r3, r3, r2
 8004a16:	61a3      	str	r3, [r4, #24]
    {
      ep->xfer_len = 0U;
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004a18:	69a0      	ldr	r0, [r4, #24]
 8004a1a:	b358      	cbz	r0, 8004a74 <HAL_PCD_EP_DB_Transmit+0x90>
      return HAL_OK;
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004a1c:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8004a20:	d00d      	beq.n	8004a3e <HAL_PCD_EP_DB_Transmit+0x5a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004a22:	6828      	ldr	r0, [r5, #0]
 8004a24:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a32:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004a36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a3a:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004a3e:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	f000 808d 	beq.w	8004b62 <HAL_PCD_EP_DB_Transmit+0x17e>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004a48:	682a      	ldr	r2, [r5, #0]
 8004a4a:	7821      	ldrb	r1, [r4, #0]
 8004a4c:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a5a:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 8004a5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a66:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
}
 8004a6a:	2000      	movs	r0, #0
 8004a6c:	bd70      	pop	{r4, r5, r6, pc}
      ep->xfer_len = 0U;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	61a3      	str	r3, [r4, #24]
 8004a72:	e7d1      	b.n	8004a18 <HAL_PCD_EP_DB_Transmit+0x34>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004a74:	7863      	ldrb	r3, [r4, #1]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d148      	bne.n	8004b0c <HAL_PCD_EP_DB_Transmit+0x128>
 8004a7a:	682a      	ldr	r2, [r5, #0]
 8004a7c:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8004a80:	fa12 f383 	uxtah	r3, r2, r3
 8004a84:	4463      	add	r3, ip
 8004a86:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8004a8a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004a8e:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8004a92:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8004a96:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8004a9a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8004a9e:	b292      	uxth	r2, r2
 8004aa0:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004aa4:	682a      	ldr	r2, [r5, #0]
 8004aa6:	7863      	ldrb	r3, [r4, #1]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d13b      	bne.n	8004b24 <HAL_PCD_EP_DB_Transmit+0x140>
 8004aac:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8004ab0:	fa12 f383 	uxtah	r3, r2, r3
 8004ab4:	7822      	ldrb	r2, [r4, #0]
 8004ab6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004aba:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8004abe:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004ac2:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8004ac6:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8004aca:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8004ace:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8004ad2:	b292      	uxth	r2, r2
 8004ad4:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
      if (ep->type == EP_TYPE_BULK)
 8004ad8:	78e3      	ldrb	r3, [r4, #3]
 8004ada:	2b02      	cmp	r3, #2
 8004adc:	d02f      	beq.n	8004b3e <HAL_PCD_EP_DB_Transmit+0x15a>
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004ade:	7821      	ldrb	r1, [r4, #0]
 8004ae0:	4628      	mov	r0, r5
 8004ae2:	f004 fb31 	bl	8009148 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004ae6:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8004aea:	d0be      	beq.n	8004a6a <HAL_PCD_EP_DB_Transmit+0x86>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004aec:	682a      	ldr	r2, [r5, #0]
 8004aee:	7821      	ldrb	r1, [r4, #0]
 8004af0:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004afa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004afe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b06:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
      return HAL_OK;
 8004b0a:	e7ae      	b.n	8004a6a <HAL_PCD_EP_DB_Transmit+0x86>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d1c9      	bne.n	8004aa4 <HAL_PCD_EP_DB_Transmit+0xc0>
 8004b10:	682a      	ldr	r2, [r5, #0]
 8004b12:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8004b16:	fa12 f383 	uxtah	r3, r2, r3
 8004b1a:	4463      	add	r3, ip
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8004b22:	e7bf      	b.n	8004aa4 <HAL_PCD_EP_DB_Transmit+0xc0>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d1d7      	bne.n	8004ad8 <HAL_PCD_EP_DB_Transmit+0xf4>
 8004b28:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8004b2c:	fa12 f383 	uxtah	r3, r2, r3
 8004b30:	7822      	ldrb	r2, [r4, #0]
 8004b32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004b36:	2200      	movs	r2, #0
 8004b38:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8004b3c:	e7cc      	b.n	8004ad8 <HAL_PCD_EP_DB_Transmit+0xf4>
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8004b3e:	682a      	ldr	r2, [r5, #0]
 8004b40:	7821      	ldrb	r1, [r4, #0]
 8004b42:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b50:	f083 0320 	eor.w	r3, r3, #32
 8004b54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b5c:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8004b60:	e7bd      	b.n	8004ade <HAL_PCD_EP_DB_Transmit+0xfa>
        ep->xfer_buff += TxPctSize;
 8004b62:	6963      	ldr	r3, [r4, #20]
 8004b64:	4413      	add	r3, r2
 8004b66:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 8004b68:	69e3      	ldr	r3, [r4, #28]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 8004b6e:	6a21      	ldr	r1, [r4, #32]
 8004b70:	6923      	ldr	r3, [r4, #16]
 8004b72:	4299      	cmp	r1, r3
 8004b74:	d31d      	bcc.n	8004bb2 <HAL_PCD_EP_DB_Transmit+0x1ce>
          ep->xfer_len_db -= len;
 8004b76:	1ac9      	subs	r1, r1, r3
 8004b78:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004b7a:	7862      	ldrb	r2, [r4, #1]
 8004b7c:	2a00      	cmp	r2, #0
 8004b7e:	d144      	bne.n	8004c0a <HAL_PCD_EP_DB_Transmit+0x226>
 8004b80:	6829      	ldr	r1, [r5, #0]
 8004b82:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 8004b86:	fa11 f282 	uxtah	r2, r1, r2
 8004b8a:	7821      	ldrb	r1, [r4, #0]
 8004b8c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8004b90:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 8004b94:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8004b98:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8004b9c:	b9ab      	cbnz	r3, 8004bca <HAL_PCD_EP_DB_Transmit+0x1e6>
 8004b9e:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 8004ba2:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8004ba6:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8004baa:	b289      	uxth	r1, r1
 8004bac:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8004bb0:	e02d      	b.n	8004c0e <HAL_PCD_EP_DB_Transmit+0x22a>
        else if (ep->xfer_len_db == 0U)
 8004bb2:	b921      	cbnz	r1, 8004bbe <HAL_PCD_EP_DB_Transmit+0x1da>
          ep->xfer_fill_db = 0U;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = TxPctSize;
 8004bba:	4613      	mov	r3, r2
 8004bbc:	e7dd      	b.n	8004b7a <HAL_PCD_EP_DB_Transmit+0x196>
          ep->xfer_fill_db = 0U;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 8004bc4:	6223      	str	r3, [r4, #32]
          len = ep->xfer_len_db;
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	e7d7      	b.n	8004b7a <HAL_PCD_EP_DB_Transmit+0x196>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004bca:	2b3e      	cmp	r3, #62	@ 0x3e
 8004bcc:	d80d      	bhi.n	8004bea <HAL_PCD_EP_DB_Transmit+0x206>
 8004bce:	0859      	lsrs	r1, r3, #1
 8004bd0:	f013 0f01 	tst.w	r3, #1
 8004bd4:	d000      	beq.n	8004bd8 <HAL_PCD_EP_DB_Transmit+0x1f4>
 8004bd6:	3101      	adds	r1, #1
 8004bd8:	f8b2 0402 	ldrh.w	r0, [r2, #1026]	@ 0x402
 8004bdc:	b280      	uxth	r0, r0
 8004bde:	0289      	lsls	r1, r1, #10
 8004be0:	b289      	uxth	r1, r1
 8004be2:	4301      	orrs	r1, r0
 8004be4:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8004be8:	e011      	b.n	8004c0e <HAL_PCD_EP_DB_Transmit+0x22a>
 8004bea:	0958      	lsrs	r0, r3, #5
 8004bec:	f013 0f1f 	tst.w	r3, #31
 8004bf0:	d100      	bne.n	8004bf4 <HAL_PCD_EP_DB_Transmit+0x210>
 8004bf2:	3801      	subs	r0, #1
 8004bf4:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 8004bf8:	b289      	uxth	r1, r1
 8004bfa:	0280      	lsls	r0, r0, #10
 8004bfc:	b280      	uxth	r0, r0
 8004bfe:	4301      	orrs	r1, r0
 8004c00:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8004c04:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8004c08:	e001      	b.n	8004c0e <HAL_PCD_EP_DB_Transmit+0x22a>
 8004c0a:	2a01      	cmp	r2, #1
 8004c0c:	d006      	beq.n	8004c1c <HAL_PCD_EP_DB_Transmit+0x238>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	8922      	ldrh	r2, [r4, #8]
 8004c12:	6961      	ldr	r1, [r4, #20]
 8004c14:	6828      	ldr	r0, [r5, #0]
 8004c16:	f003 fcad 	bl	8008574 <USB_WritePMA>
 8004c1a:	e715      	b.n	8004a48 <HAL_PCD_EP_DB_Transmit+0x64>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004c1c:	6829      	ldr	r1, [r5, #0]
 8004c1e:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 8004c22:	fa11 f282 	uxtah	r2, r1, r2
 8004c26:	7821      	ldrb	r1, [r4, #0]
 8004c28:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8004c2c:	b299      	uxth	r1, r3
 8004c2e:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8004c32:	e7ec      	b.n	8004c0e <HAL_PCD_EP_DB_Transmit+0x22a>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004c34:	6802      	ldr	r2, [r0, #0]
 8004c36:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8004c3a:	7809      	ldrb	r1, [r1, #0]
 8004c3c:	00c8      	lsls	r0, r1, #3
 8004c3e:	fa10 f383 	uxtah	r3, r0, r3
 8004c42:	4413      	add	r3, r2
 8004c44:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8004c48:	f3c2 0209 	ubfx	r2, r2, #0, #10
    if (ep->xfer_len >= TxPctSize)
 8004c4c:	69a3      	ldr	r3, [r4, #24]
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d346      	bcc.n	8004ce0 <HAL_PCD_EP_DB_Transmit+0x2fc>
      ep->xfer_len -= TxPctSize;
 8004c52:	1a9b      	subs	r3, r3, r2
 8004c54:	61a3      	str	r3, [r4, #24]
    if (ep->xfer_len == 0U)
 8004c56:	69a3      	ldr	r3, [r4, #24]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d044      	beq.n	8004ce6 <HAL_PCD_EP_DB_Transmit+0x302>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004c5c:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8004c60:	d10d      	bne.n	8004c7e <HAL_PCD_EP_DB_Transmit+0x29a>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004c62:	6828      	ldr	r0, [r5, #0]
 8004c64:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c72:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004c76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c7a:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8004c7e:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	f47f aee0 	bne.w	8004a48 <HAL_PCD_EP_DB_Transmit+0x64>
        ep->xfer_buff += TxPctSize;
 8004c88:	6963      	ldr	r3, [r4, #20]
 8004c8a:	4413      	add	r3, r2
 8004c8c:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 8004c8e:	69e3      	ldr	r3, [r4, #28]
 8004c90:	4413      	add	r3, r2
 8004c92:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 8004c94:	6a21      	ldr	r1, [r4, #32]
 8004c96:	6923      	ldr	r3, [r4, #16]
 8004c98:	4299      	cmp	r1, r3
 8004c9a:	f0c0 809c 	bcc.w	8004dd6 <HAL_PCD_EP_DB_Transmit+0x3f2>
          ep->xfer_len_db -= len;
 8004c9e:	1ac9      	subs	r1, r1, r3
 8004ca0:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004ca2:	6829      	ldr	r1, [r5, #0]
 8004ca4:	7862      	ldrb	r2, [r4, #1]
 8004ca6:	2a00      	cmp	r2, #0
 8004ca8:	f040 80c1 	bne.w	8004e2e <HAL_PCD_EP_DB_Transmit+0x44a>
 8004cac:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 8004cb0:	fa11 f282 	uxtah	r2, r1, r2
 8004cb4:	7821      	ldrb	r1, [r4, #0]
 8004cb6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8004cba:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 8004cbe:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8004cc2:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	f040 8091 	bne.w	8004dee <HAL_PCD_EP_DB_Transmit+0x40a>
 8004ccc:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 8004cd0:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8004cd4:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8004cd8:	b289      	uxth	r1, r1
 8004cda:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8004cde:	e0a8      	b.n	8004e32 <HAL_PCD_EP_DB_Transmit+0x44e>
      ep->xfer_len = 0U;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	61a3      	str	r3, [r4, #24]
 8004ce4:	e7b7      	b.n	8004c56 <HAL_PCD_EP_DB_Transmit+0x272>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004ce6:	7863      	ldrb	r3, [r4, #1]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d149      	bne.n	8004d80 <HAL_PCD_EP_DB_Transmit+0x39c>
 8004cec:	682a      	ldr	r2, [r5, #0]
 8004cee:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8004cf2:	fa12 f383 	uxtah	r3, r2, r3
 8004cf6:	4403      	add	r3, r0
 8004cf8:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8004cfc:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004d00:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8004d04:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8004d08:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8004d0c:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8004d10:	b292      	uxth	r2, r2
 8004d12:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004d16:	682a      	ldr	r2, [r5, #0]
 8004d18:	7863      	ldrb	r3, [r4, #1]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d13c      	bne.n	8004d98 <HAL_PCD_EP_DB_Transmit+0x3b4>
 8004d1e:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8004d22:	fa12 f383 	uxtah	r3, r2, r3
 8004d26:	7822      	ldrb	r2, [r4, #0]
 8004d28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d2c:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8004d30:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004d34:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8004d38:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8004d3c:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8004d40:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8004d44:	b292      	uxth	r2, r2
 8004d46:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
      if (ep->type == EP_TYPE_BULK)
 8004d4a:	78e3      	ldrb	r3, [r4, #3]
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d030      	beq.n	8004db2 <HAL_PCD_EP_DB_Transmit+0x3ce>
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004d50:	7821      	ldrb	r1, [r4, #0]
 8004d52:	4628      	mov	r0, r5
 8004d54:	f004 f9f8 	bl	8009148 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004d58:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8004d5c:	f47f ae85 	bne.w	8004a6a <HAL_PCD_EP_DB_Transmit+0x86>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004d60:	682a      	ldr	r2, [r5, #0]
 8004d62:	7821      	ldrb	r1, [r4, #0]
 8004d64:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d72:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004d76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d7a:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
      return HAL_OK;
 8004d7e:	e674      	b.n	8004a6a <HAL_PCD_EP_DB_Transmit+0x86>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d1c8      	bne.n	8004d16 <HAL_PCD_EP_DB_Transmit+0x332>
 8004d84:	682a      	ldr	r2, [r5, #0]
 8004d86:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8004d8a:	fa12 f383 	uxtah	r3, r2, r3
 8004d8e:	4403      	add	r3, r0
 8004d90:	2200      	movs	r2, #0
 8004d92:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8004d96:	e7be      	b.n	8004d16 <HAL_PCD_EP_DB_Transmit+0x332>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d1d6      	bne.n	8004d4a <HAL_PCD_EP_DB_Transmit+0x366>
 8004d9c:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8004da0:	fa12 f383 	uxtah	r3, r2, r3
 8004da4:	7822      	ldrb	r2, [r4, #0]
 8004da6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004daa:	2200      	movs	r2, #0
 8004dac:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8004db0:	e7cb      	b.n	8004d4a <HAL_PCD_EP_DB_Transmit+0x366>
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8004db2:	682a      	ldr	r2, [r5, #0]
 8004db4:	7821      	ldrb	r1, [r4, #0]
 8004db6:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004dc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004dc4:	f083 0320 	eor.w	r3, r3, #32
 8004dc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004dcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dd0:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8004dd4:	e7bc      	b.n	8004d50 <HAL_PCD_EP_DB_Transmit+0x36c>
        else if (ep->xfer_len_db == 0U)
 8004dd6:	b921      	cbnz	r1, 8004de2 <HAL_PCD_EP_DB_Transmit+0x3fe>
          ep->xfer_fill_db = 0U;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = TxPctSize;
 8004dde:	4613      	mov	r3, r2
 8004de0:	e75f      	b.n	8004ca2 <HAL_PCD_EP_DB_Transmit+0x2be>
          ep->xfer_len_db = 0U;
 8004de2:	2300      	movs	r3, #0
 8004de4:	6223      	str	r3, [r4, #32]
          ep->xfer_fill_db = 0;
 8004de6:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = ep->xfer_len_db;
 8004dea:	460b      	mov	r3, r1
 8004dec:	e759      	b.n	8004ca2 <HAL_PCD_EP_DB_Transmit+0x2be>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004dee:	2b3e      	cmp	r3, #62	@ 0x3e
 8004df0:	d80d      	bhi.n	8004e0e <HAL_PCD_EP_DB_Transmit+0x42a>
 8004df2:	0859      	lsrs	r1, r3, #1
 8004df4:	f013 0f01 	tst.w	r3, #1
 8004df8:	d000      	beq.n	8004dfc <HAL_PCD_EP_DB_Transmit+0x418>
 8004dfa:	3101      	adds	r1, #1
 8004dfc:	f8b2 0406 	ldrh.w	r0, [r2, #1030]	@ 0x406
 8004e00:	b280      	uxth	r0, r0
 8004e02:	0289      	lsls	r1, r1, #10
 8004e04:	b289      	uxth	r1, r1
 8004e06:	4301      	orrs	r1, r0
 8004e08:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8004e0c:	e011      	b.n	8004e32 <HAL_PCD_EP_DB_Transmit+0x44e>
 8004e0e:	0958      	lsrs	r0, r3, #5
 8004e10:	f013 0f1f 	tst.w	r3, #31
 8004e14:	d100      	bne.n	8004e18 <HAL_PCD_EP_DB_Transmit+0x434>
 8004e16:	3801      	subs	r0, #1
 8004e18:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 8004e1c:	b289      	uxth	r1, r1
 8004e1e:	0280      	lsls	r0, r0, #10
 8004e20:	b280      	uxth	r0, r0
 8004e22:	4301      	orrs	r1, r0
 8004e24:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8004e28:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8004e2c:	e001      	b.n	8004e32 <HAL_PCD_EP_DB_Transmit+0x44e>
 8004e2e:	2a01      	cmp	r2, #1
 8004e30:	d006      	beq.n	8004e40 <HAL_PCD_EP_DB_Transmit+0x45c>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004e32:	b29b      	uxth	r3, r3
 8004e34:	8962      	ldrh	r2, [r4, #10]
 8004e36:	6961      	ldr	r1, [r4, #20]
 8004e38:	6828      	ldr	r0, [r5, #0]
 8004e3a:	f003 fb9b 	bl	8008574 <USB_WritePMA>
 8004e3e:	e603      	b.n	8004a48 <HAL_PCD_EP_DB_Transmit+0x64>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004e40:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 8004e44:	fa11 f282 	uxtah	r2, r1, r2
 8004e48:	7821      	ldrb	r1, [r4, #0]
 8004e4a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8004e4e:	b299      	uxth	r1, r3
 8004e50:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8004e54:	e7ed      	b.n	8004e32 <HAL_PCD_EP_DB_Transmit+0x44e>

08004e56 <PCD_EP_ISR_Handler>:
{
 8004e56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e5a:	4605      	mov	r5, r0
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004e5c:	6828      	ldr	r0, [r5, #0]
 8004e5e:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
 8004e62:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8004e66:	f000 8255 	beq.w	8005314 <PCD_EP_ISR_Handler+0x4be>
    wIstr = hpcd->Instance->ISTR;
 8004e6a:	f8b0 4044 	ldrh.w	r4, [r0, #68]	@ 0x44
 8004e6e:	b2a3      	uxth	r3, r4
    if (epindex == 0U)
 8004e70:	f014 040f 	ands.w	r4, r4, #15
 8004e74:	f040 809f 	bne.w	8004fb6 <PCD_EP_ISR_Handler+0x160>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004e78:	f013 0f10 	tst.w	r3, #16
 8004e7c:	d04a      	beq.n	8004f14 <PCD_EP_ISR_Handler+0xbe>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004e7e:	8803      	ldrh	r3, [r0, #0]
 8004e80:	b29a      	uxth	r2, r3
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004e82:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8004e86:	d175      	bne.n	8004f74 <PCD_EP_ISR_Handler+0x11e>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004e88:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8004e8c:	d0e6      	beq.n	8004e5c <PCD_EP_ISR_Handler+0x6>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004e8e:	8803      	ldrh	r3, [r0, #0]
 8004e90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e94:	051b      	lsls	r3, r3, #20
 8004e96:	0d1b      	lsrs	r3, r3, #20
 8004e98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e9c:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004e9e:	6828      	ldr	r0, [r5, #0]
 8004ea0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8004ea4:	f895 2150 	ldrb.w	r2, [r5, #336]	@ 0x150
 8004ea8:	00d2      	lsls	r2, r2, #3
 8004eaa:	fa12 f383 	uxtah	r3, r2, r3
 8004eae:	4403      	add	r3, r0
 8004eb0:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8004eb4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004eb8:	f8c5 316c 	str.w	r3, [r5, #364]	@ 0x16c
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004ebc:	b18b      	cbz	r3, 8004ee2 <PCD_EP_ISR_Handler+0x8c>
 8004ebe:	f8d5 1164 	ldr.w	r1, [r5, #356]	@ 0x164
 8004ec2:	b171      	cbz	r1, 8004ee2 <PCD_EP_ISR_Handler+0x8c>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004ec4:	f8b5 2156 	ldrh.w	r2, [r5, #342]	@ 0x156
 8004ec8:	f003 fe28 	bl	8008b1c <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8004ecc:	f8d5 3164 	ldr.w	r3, [r5, #356]	@ 0x164
 8004ed0:	f8d5 216c 	ldr.w	r2, [r5, #364]	@ 0x16c
 8004ed4:	4413      	add	r3, r2
 8004ed6:	f8c5 3164 	str.w	r3, [r5, #356]	@ 0x164
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004eda:	2100      	movs	r1, #0
 8004edc:	4628      	mov	r0, r5
 8004ede:	f004 f927 	bl	8009130 <HAL_PCD_DataOutStageCallback>
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004ee2:	682a      	ldr	r2, [r5, #0]
 8004ee4:	8813      	ldrh	r3, [r2, #0]
 8004ee6:	b299      	uxth	r1, r3
          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8004ee8:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8004eec:	d1b6      	bne.n	8004e5c <PCD_EP_ISR_Handler+0x6>
 8004eee:	f401 5140 	and.w	r1, r1, #12288	@ 0x3000
 8004ef2:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8004ef6:	d0b1      	beq.n	8004e5c <PCD_EP_ISR_Handler+0x6>
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004ef8:	8813      	ldrh	r3, [r2, #0]
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f04:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8004f08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f10:	8013      	strh	r3, [r2, #0]
 8004f12:	e7a3      	b.n	8004e5c <PCD_EP_ISR_Handler+0x6>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004f14:	8803      	ldrh	r3, [r0, #0]
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8004f1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004f2c:	6829      	ldr	r1, [r5, #0]
 8004f2e:	f8b1 3050 	ldrh.w	r3, [r1, #80]	@ 0x50
 8004f32:	7c2a      	ldrb	r2, [r5, #16]
 8004f34:	00d2      	lsls	r2, r2, #3
 8004f36:	fa12 f383 	uxtah	r3, r2, r3
 8004f3a:	440b      	add	r3, r1
 8004f3c:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8004f40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f44:	62eb      	str	r3, [r5, #44]	@ 0x2c
        ep->xfer_buff += ep->xfer_count;
 8004f46:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8004f48:	441a      	add	r2, r3
 8004f4a:	626a      	str	r2, [r5, #36]	@ 0x24
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004f4c:	2100      	movs	r1, #0
 8004f4e:	4628      	mov	r0, r5
 8004f50:	f004 f8fa 	bl	8009148 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004f54:	7b2b      	ldrb	r3, [r5, #12]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d080      	beq.n	8004e5c <PCD_EP_ISR_Handler+0x6>
 8004f5a:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f47f af7d 	bne.w	8004e5c <PCD_EP_ISR_Handler+0x6>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004f62:	7b2b      	ldrb	r3, [r5, #12]
 8004f64:	682a      	ldr	r2, [r5, #0]
 8004f66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f6a:	f8a2 304c 	strh.w	r3, [r2, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	732b      	strb	r3, [r5, #12]
 8004f72:	e773      	b.n	8004e5c <PCD_EP_ISR_Handler+0x6>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004f74:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8004f78:	f895 2150 	ldrb.w	r2, [r5, #336]	@ 0x150
 8004f7c:	00d2      	lsls	r2, r2, #3
 8004f7e:	fa12 f383 	uxtah	r3, r2, r3
 8004f82:	4403      	add	r3, r0
 8004f84:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8004f88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f8c:	f8c5 316c 	str.w	r3, [r5, #364]	@ 0x16c
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004f90:	f8b5 2156 	ldrh.w	r2, [r5, #342]	@ 0x156
 8004f94:	f505 7126 	add.w	r1, r5, #664	@ 0x298
 8004f98:	f003 fdc0 	bl	8008b1c <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004f9c:	682a      	ldr	r2, [r5, #0]
 8004f9e:	8813      	ldrh	r3, [r2, #0]
 8004fa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fa4:	051b      	lsls	r3, r3, #20
 8004fa6:	0d1b      	lsrs	r3, r3, #20
 8004fa8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fac:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8004fae:	4628      	mov	r0, r5
 8004fb0:	f004 f8b6 	bl	8009120 <HAL_PCD_SetupStageCallback>
 8004fb4:	e752      	b.n	8004e5c <PCD_EP_ISR_Handler+0x6>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004fb6:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8004fba:	b29e      	uxth	r6, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004fbc:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8004fc0:	d14e      	bne.n	8005060 <PCD_EP_ISR_Handler+0x20a>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004fc2:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8004fc6:	f43f af49 	beq.w	8004e5c <PCD_EP_ISR_Handler+0x6>
        ep = &hpcd->IN_ep[epindex];
 8004fca:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8004fce:	00c9      	lsls	r1, r1, #3
 8004fd0:	3110      	adds	r1, #16
 8004fd2:	4429      	add	r1, r5
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004fd4:	682a      	ldr	r2, [r5, #0]
 8004fd6:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8004fe0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fe4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fe8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	f822 3024 	strh.w	r3, [r2, r4, lsl #2]
        if (ep->type == EP_TYPE_ISOC)
 8004ff2:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8004ff6:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8004ffa:	7cdb      	ldrb	r3, [r3, #19]
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	f000 80e9 	beq.w	80051d4 <PCD_EP_ISR_Handler+0x37e>
          if ((wEPVal & USB_EP_KIND) == 0U)
 8005002:	f416 7f80 	tst.w	r6, #256	@ 0x100
 8005006:	f040 8180 	bne.w	800530a <PCD_EP_ISR_Handler+0x4b4>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800500a:	6828      	ldr	r0, [r5, #0]
 800500c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8005010:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8005014:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005018:	7c16      	ldrb	r6, [r2, #16]
 800501a:	00f2      	lsls	r2, r6, #3
 800501c:	fa12 f383 	uxtah	r3, r2, r3
 8005020:	4403      	add	r3, r0
 8005022:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8005026:	f3c3 0309 	ubfx	r3, r3, #0, #10
            if (ep->xfer_len > TxPctSize)
 800502a:	1c62      	adds	r2, r4, #1
 800502c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005030:	f855 2032 	ldr.w	r2, [r5, r2, lsl #3]
 8005034:	429a      	cmp	r2, r3
 8005036:	f240 814b 	bls.w	80052d0 <PCD_EP_ISR_Handler+0x47a>
              ep->xfer_len -= TxPctSize;
 800503a:	1c67      	adds	r7, r4, #1
 800503c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8005040:	1ad2      	subs	r2, r2, r3
 8005042:	f845 2037 	str.w	r2, [r5, r7, lsl #3]
            if (ep->xfer_len == 0U)
 8005046:	1c62      	adds	r2, r4, #1
 8005048:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800504c:	f855 2032 	ldr.w	r2, [r5, r2, lsl #3]
 8005050:	2a00      	cmp	r2, #0
 8005052:	f040 8144 	bne.w	80052de <PCD_EP_ISR_Handler+0x488>
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005056:	4631      	mov	r1, r6
 8005058:	4628      	mov	r0, r5
 800505a:	f004 f875 	bl	8009148 <HAL_PCD_DataInStageCallback>
 800505e:	e6fd      	b.n	8004e5c <PCD_EP_ISR_Handler+0x6>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005060:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8005064:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005068:	051b      	lsls	r3, r3, #20
 800506a:	0d1b      	lsrs	r3, r3, #20
 800506c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005070:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
 8005074:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8005078:	00c9      	lsls	r1, r1, #3
 800507a:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 800507e:	eb05 0801 	add.w	r8, r5, r1
        if (ep->doublebuffer == 0U)
 8005082:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8005086:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800508a:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 800508e:	2b00      	cmp	r3, #0
 8005090:	d140      	bne.n	8005114 <PCD_EP_ISR_Handler+0x2be>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005092:	6828      	ldr	r0, [r5, #0]
 8005094:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8005098:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800509c:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80050a0:	f892 2150 	ldrb.w	r2, [r2, #336]	@ 0x150
 80050a4:	00d2      	lsls	r2, r2, #3
 80050a6:	fa12 f383 	uxtah	r3, r2, r3
 80050aa:	4403      	add	r3, r0
 80050ac:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	@ 0x406
 80050b0:	f3c7 0709 	ubfx	r7, r7, #0, #10
          if (count != 0U)
 80050b4:	bb17      	cbnz	r7, 80050fc <PCD_EP_ISR_Handler+0x2a6>
        ep->xfer_count += count;
 80050b6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80050ba:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80050be:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
 80050c2:	443a      	add	r2, r7
 80050c4:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
        ep->xfer_buff += count;
 80050c8:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 80050cc:	443a      	add	r2, r7
 80050ce:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80050d2:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 80050d6:	b13b      	cbz	r3, 80050e8 <PCD_EP_ISR_Handler+0x292>
 80050d8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80050dc:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80050e0:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80050e4:	429f      	cmp	r7, r3
 80050e6:	d270      	bcs.n	80051ca <PCD_EP_ISR_Handler+0x374>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80050e8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80050ec:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80050f0:	f893 1150 	ldrb.w	r1, [r3, #336]	@ 0x150
 80050f4:	4628      	mov	r0, r5
 80050f6:	f004 f81b 	bl	8009130 <HAL_PCD_DataOutStageCallback>
 80050fa:	e762      	b.n	8004fc2 <PCD_EP_ISR_Handler+0x16c>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80050fc:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8005100:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8005104:	463b      	mov	r3, r7
 8005106:	f8b1 2156 	ldrh.w	r2, [r1, #342]	@ 0x156
 800510a:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 800510e:	f003 fd05 	bl	8008b1c <USB_ReadPMA>
 8005112:	e7d0      	b.n	80050b6 <PCD_EP_ISR_Handler+0x260>
          if (ep->type == EP_TYPE_BULK)
 8005114:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8005118:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800511c:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8005120:	2b02      	cmp	r3, #2
 8005122:	d033      	beq.n	800518c <PCD_EP_ISR_Handler+0x336>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005124:	6829      	ldr	r1, [r5, #0]
 8005126:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800512a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800512e:	f892 0150 	ldrb.w	r0, [r2, #336]	@ 0x150
 8005132:	f831 3020 	ldrh.w	r3, [r1, r0, lsl #2]
 8005136:	b29b      	uxth	r3, r3
 8005138:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800513c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005140:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005144:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005148:	f821 3020 	strh.w	r3, [r1, r0, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800514c:	6828      	ldr	r0, [r5, #0]
 800514e:	f892 3150 	ldrb.w	r3, [r2, #336]	@ 0x150
 8005152:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8005156:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 800515a:	d01e      	beq.n	800519a <PCD_EP_ISR_Handler+0x344>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800515c:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8005160:	00db      	lsls	r3, r3, #3
 8005162:	fa13 f382 	uxtah	r3, r3, r2
 8005166:	4403      	add	r3, r0
 8005168:	f8b3 7402 	ldrh.w	r7, [r3, #1026]	@ 0x402
 800516c:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 8005170:	2f00      	cmp	r7, #0
 8005172:	d0a0      	beq.n	80050b6 <PCD_EP_ISR_Handler+0x260>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005174:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8005178:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 800517c:	463b      	mov	r3, r7
 800517e:	f8b1 2158 	ldrh.w	r2, [r1, #344]	@ 0x158
 8005182:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 8005186:	f003 fcc9 	bl	8008b1c <USB_ReadPMA>
 800518a:	e794      	b.n	80050b6 <PCD_EP_ISR_Handler+0x260>
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800518c:	4632      	mov	r2, r6
 800518e:	4641      	mov	r1, r8
 8005190:	4628      	mov	r0, r5
 8005192:	f7ff fb2b 	bl	80047ec <HAL_PCD_EP_DB_Receive>
 8005196:	4607      	mov	r7, r0
 8005198:	e78d      	b.n	80050b6 <PCD_EP_ISR_Handler+0x260>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800519a:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 800519e:	00db      	lsls	r3, r3, #3
 80051a0:	fa13 f382 	uxtah	r3, r3, r2
 80051a4:	4403      	add	r3, r0
 80051a6:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	@ 0x406
 80051aa:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 80051ae:	2f00      	cmp	r7, #0
 80051b0:	d081      	beq.n	80050b6 <PCD_EP_ISR_Handler+0x260>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80051b2:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 80051b6:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 80051ba:	463b      	mov	r3, r7
 80051bc:	f8b1 215a 	ldrh.w	r2, [r1, #346]	@ 0x15a
 80051c0:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 80051c4:	f003 fcaa 	bl	8008b1c <USB_ReadPMA>
 80051c8:	e775      	b.n	80050b6 <PCD_EP_ISR_Handler+0x260>
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80051ca:	4641      	mov	r1, r8
 80051cc:	6828      	ldr	r0, [r5, #0]
 80051ce:	f003 f9e3 	bl	8008598 <USB_EPStartXfer>
 80051d2:	e6f6      	b.n	8004fc2 <PCD_EP_ISR_Handler+0x16c>
          ep->xfer_len = 0U;
 80051d4:	1c63      	adds	r3, r4, #1
 80051d6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80051da:	00db      	lsls	r3, r3, #3
 80051dc:	2200      	movs	r2, #0
 80051de:	50ea      	str	r2, [r5, r3]
          if (ep->doublebuffer != 0U)
 80051e0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80051e4:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80051e8:	7f1b      	ldrb	r3, [r3, #28]
 80051ea:	b31b      	cbz	r3, 8005234 <PCD_EP_ISR_Handler+0x3de>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80051ec:	f016 0f40 	tst.w	r6, #64	@ 0x40
 80051f0:	d03b      	beq.n	800526a <PCD_EP_ISR_Handler+0x414>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80051f2:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80051f6:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80051fa:	7c5b      	ldrb	r3, [r3, #17]
 80051fc:	bb1b      	cbnz	r3, 8005246 <PCD_EP_ISR_Handler+0x3f0>
 80051fe:	682a      	ldr	r2, [r5, #0]
 8005200:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8005204:	fa12 f383 	uxtah	r3, r2, r3
 8005208:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800520c:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005210:	7c12      	ldrb	r2, [r2, #16]
 8005212:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005216:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 800521a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800521e:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8005222:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8005226:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800522a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800522e:	b292      	uxth	r2, r2
 8005230:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005234:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8005238:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 800523c:	7c21      	ldrb	r1, [r4, #16]
 800523e:	4628      	mov	r0, r5
 8005240:	f003 ff82 	bl	8009148 <HAL_PCD_DataInStageCallback>
 8005244:	e60a      	b.n	8004e5c <PCD_EP_ISR_Handler+0x6>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005246:	2b01      	cmp	r3, #1
 8005248:	d1f4      	bne.n	8005234 <PCD_EP_ISR_Handler+0x3de>
 800524a:	682a      	ldr	r2, [r5, #0]
 800524c:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8005250:	fa12 f383 	uxtah	r3, r2, r3
 8005254:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8005258:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800525c:	7c12      	ldrb	r2, [r2, #16]
 800525e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005262:	2200      	movs	r2, #0
 8005264:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8005268:	e7e4      	b.n	8005234 <PCD_EP_ISR_Handler+0x3de>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800526a:	682a      	ldr	r2, [r5, #0]
 800526c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8005270:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8005274:	7c5b      	ldrb	r3, [r3, #17]
 8005276:	b9d3      	cbnz	r3, 80052ae <PCD_EP_ISR_Handler+0x458>
 8005278:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 800527c:	fa12 f383 	uxtah	r3, r2, r3
 8005280:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8005284:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005288:	7c12      	ldrb	r2, [r2, #16]
 800528a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800528e:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8005292:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005296:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 800529a:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 800529e:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80052a2:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80052a6:	b292      	uxth	r2, r2
 80052a8:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80052ac:	e7c2      	b.n	8005234 <PCD_EP_ISR_Handler+0x3de>
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d1c0      	bne.n	8005234 <PCD_EP_ISR_Handler+0x3de>
 80052b2:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 80052b6:	fa12 f383 	uxtah	r3, r2, r3
 80052ba:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80052be:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80052c2:	7c12      	ldrb	r2, [r2, #16]
 80052c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80052c8:	2200      	movs	r2, #0
 80052ca:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80052ce:	e7b1      	b.n	8005234 <PCD_EP_ISR_Handler+0x3de>
              ep->xfer_len = 0U;
 80052d0:	1c62      	adds	r2, r4, #1
 80052d2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80052d6:	00d2      	lsls	r2, r2, #3
 80052d8:	2700      	movs	r7, #0
 80052da:	50af      	str	r7, [r5, r2]
 80052dc:	e6b3      	b.n	8005046 <PCD_EP_ISR_Handler+0x1f0>
              ep->xfer_buff += TxPctSize;
 80052de:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80052e2:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80052e6:	6a56      	ldr	r6, [r2, #36]	@ 0x24
 80052e8:	441e      	add	r6, r3
 80052ea:	6256      	str	r6, [r2, #36]	@ 0x24
              ep->xfer_count += TxPctSize;
 80052ec:	3401      	adds	r4, #1
 80052ee:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80052f2:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80052f6:	6852      	ldr	r2, [r2, #4]
 80052f8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80052fc:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 8005300:	4413      	add	r3, r2
 8005302:	6063      	str	r3, [r4, #4]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005304:	f003 f948 	bl	8008598 <USB_EPStartXfer>
 8005308:	e5a8      	b.n	8004e5c <PCD_EP_ISR_Handler+0x6>
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800530a:	4632      	mov	r2, r6
 800530c:	4628      	mov	r0, r5
 800530e:	f7ff fb69 	bl	80049e4 <HAL_PCD_EP_DB_Transmit>
 8005312:	e5a3      	b.n	8004e5c <PCD_EP_ISR_Handler+0x6>
}
 8005314:	2000      	movs	r0, #0
 8005316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800531a <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 800531a:	f890 3290 	ldrb.w	r3, [r0, #656]	@ 0x290
 800531e:	2b01      	cmp	r3, #1
 8005320:	d00c      	beq.n	800533c <HAL_PCD_SetAddress+0x22>
{
 8005322:	b510      	push	{r4, lr}
 8005324:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8005326:	2301      	movs	r3, #1
 8005328:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
  hpcd->USB_Address = address;
 800532c:	7301      	strb	r1, [r0, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800532e:	6800      	ldr	r0, [r0, #0]
 8005330:	f003 f90b 	bl	800854a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005334:	2000      	movs	r0, #0
 8005336:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 800533a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800533c:	2002      	movs	r0, #2
}
 800533e:	4770      	bx	lr

08005340 <HAL_PCD_IRQHandler>:
{
 8005340:	b510      	push	{r4, lr}
 8005342:	4604      	mov	r4, r0
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005344:	6800      	ldr	r0, [r0, #0]
 8005346:	f003 f911 	bl	800856c <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800534a:	f410 4f00 	tst.w	r0, #32768	@ 0x8000
 800534e:	d123      	bne.n	8005398 <HAL_PCD_IRQHandler+0x58>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8005350:	f410 6f80 	tst.w	r0, #1024	@ 0x400
 8005354:	d124      	bne.n	80053a0 <HAL_PCD_IRQHandler+0x60>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8005356:	f410 4f80 	tst.w	r0, #16384	@ 0x4000
 800535a:	d132      	bne.n	80053c2 <HAL_PCD_IRQHandler+0x82>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800535c:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 8005360:	d139      	bne.n	80053d6 <HAL_PCD_IRQHandler+0x96>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8005362:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 8005366:	d140      	bne.n	80053ea <HAL_PCD_IRQHandler+0xaa>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005368:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 800536c:	d167      	bne.n	800543e <HAL_PCD_IRQHandler+0xfe>
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800536e:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8005372:	f040 8081 	bne.w	8005478 <HAL_PCD_IRQHandler+0x138>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8005376:	f410 7f00 	tst.w	r0, #512	@ 0x200
 800537a:	f040 80ad 	bne.w	80054d8 <HAL_PCD_IRQHandler+0x198>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800537e:	f410 7f80 	tst.w	r0, #256	@ 0x100
 8005382:	d027      	beq.n	80053d4 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005384:	6822      	ldr	r2, [r4, #0]
 8005386:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800538a:	b29b      	uxth	r3, r3
 800538c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005390:	b29b      	uxth	r3, r3
 8005392:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 8005396:	e01d      	b.n	80053d4 <HAL_PCD_IRQHandler+0x94>
    (void)PCD_EP_ISR_Handler(hpcd);
 8005398:	4620      	mov	r0, r4
 800539a:	f7ff fd5c 	bl	8004e56 <PCD_EP_ISR_Handler>
    return;
 800539e:	e019      	b.n	80053d4 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80053a0:	6822      	ldr	r2, [r4, #0]
 80053a2:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_ResetCallback(hpcd);
 80053b2:	4620      	mov	r0, r4
 80053b4:	f003 fed9 	bl	800916a <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80053b8:	2100      	movs	r1, #0
 80053ba:	4620      	mov	r0, r4
 80053bc:	f7ff ffad 	bl	800531a <HAL_PCD_SetAddress>
    return;
 80053c0:	e008      	b.n	80053d4 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80053c2:	6822      	ldr	r2, [r4, #0]
 80053c4:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
}
 80053d4:	bd10      	pop	{r4, pc}
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80053d6:	6822      	ldr	r2, [r4, #0]
 80053d8:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 80053dc:	b29b      	uxth	r3, r3
 80053de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 80053e8:	e7f4      	b.n	80053d4 <HAL_PCD_IRQHandler+0x94>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80053ea:	6822      	ldr	r2, [r4, #0]
 80053ec:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	f023 0304 	bic.w	r3, r3, #4
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80053fc:	6822      	ldr	r2, [r4, #0]
 80053fe:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8005402:	b29b      	uxth	r3, r3
 8005404:	f023 0308 	bic.w	r3, r3, #8
 8005408:	b29b      	uxth	r3, r3
 800540a:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    if (hpcd->LPM_State == LPM_L1)
 800540e:	f894 32c8 	ldrb.w	r3, [r4, #712]	@ 0x2c8
 8005412:	2b01      	cmp	r3, #1
 8005414:	d00c      	beq.n	8005430 <HAL_PCD_IRQHandler+0xf0>
    HAL_PCD_ResumeCallback(hpcd);
 8005416:	4620      	mov	r0, r4
 8005418:	f003 feca 	bl	80091b0 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800541c:	6822      	ldr	r2, [r4, #0]
 800541e:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8005422:	b29b      	uxth	r3, r3
 8005424:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005428:	b29b      	uxth	r3, r3
 800542a:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 800542e:	e7d1      	b.n	80053d4 <HAL_PCD_IRQHandler+0x94>
      hpcd->LPM_State = LPM_L0;
 8005430:	2100      	movs	r1, #0
 8005432:	f884 12c8 	strb.w	r1, [r4, #712]	@ 0x2c8
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005436:	4620      	mov	r0, r4
 8005438:	f003 ff60 	bl	80092fc <HAL_PCDEx_LPM_Callback>
 800543c:	e7eb      	b.n	8005416 <HAL_PCD_IRQHandler+0xd6>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800543e:	6822      	ldr	r2, [r4, #0]
 8005440:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8005444:	b29b      	uxth	r3, r3
 8005446:	f043 0308 	orr.w	r3, r3, #8
 800544a:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800544e:	6822      	ldr	r2, [r4, #0]
 8005450:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8005454:	b29b      	uxth	r3, r3
 8005456:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800545a:	b29b      	uxth	r3, r3
 800545c:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005460:	6822      	ldr	r2, [r4, #0]
 8005462:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8005466:	b29b      	uxth	r3, r3
 8005468:	f043 0304 	orr.w	r3, r3, #4
 800546c:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    HAL_PCD_SuspendCallback(hpcd);
 8005470:	4620      	mov	r0, r4
 8005472:	f003 fe8d 	bl	8009190 <HAL_PCD_SuspendCallback>
    return;
 8005476:	e7ad      	b.n	80053d4 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8005478:	6822      	ldr	r2, [r4, #0]
 800547a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800547e:	b29b      	uxth	r3, r3
 8005480:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005484:	b29b      	uxth	r3, r3
 8005486:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800548a:	f894 32c8 	ldrb.w	r3, [r4, #712]	@ 0x2c8
 800548e:	b9fb      	cbnz	r3, 80054d0 <HAL_PCD_IRQHandler+0x190>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005490:	6822      	ldr	r2, [r4, #0]
 8005492:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8005496:	b29b      	uxth	r3, r3
 8005498:	f043 0304 	orr.w	r3, r3, #4
 800549c:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80054a0:	6822      	ldr	r2, [r4, #0]
 80054a2:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	f043 0308 	orr.w	r3, r3, #8
 80054ac:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
      hpcd->LPM_State = LPM_L1;
 80054b0:	2101      	movs	r1, #1
 80054b2:	f884 12c8 	strb.w	r1, [r4, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80054b6:	6823      	ldr	r3, [r4, #0]
 80054b8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80054bc:	f3c3 038d 	ubfx	r3, r3, #2, #14
 80054c0:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 80054c4:	f8c4 32cc 	str.w	r3, [r4, #716]	@ 0x2cc
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80054c8:	4620      	mov	r0, r4
 80054ca:	f003 ff17 	bl	80092fc <HAL_PCDEx_LPM_Callback>
 80054ce:	e781      	b.n	80053d4 <HAL_PCD_IRQHandler+0x94>
      HAL_PCD_SuspendCallback(hpcd);
 80054d0:	4620      	mov	r0, r4
 80054d2:	f003 fe5d 	bl	8009190 <HAL_PCD_SuspendCallback>
    return;
 80054d6:	e77d      	b.n	80053d4 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80054d8:	6822      	ldr	r2, [r4, #0]
 80054da:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 80054de:	b29b      	uxth	r3, r3
 80054e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_SOFCallback(hpcd);
 80054ea:	4620      	mov	r0, r4
 80054ec:	f003 fe37 	bl	800915e <HAL_PCD_SOFCallback>
    return;
 80054f0:	e770      	b.n	80053d4 <HAL_PCD_IRQHandler+0x94>

080054f2 <HAL_PCD_EP_Open>:
{
 80054f2:	b510      	push	{r4, lr}
 80054f4:	4604      	mov	r4, r0
 80054f6:	4608      	mov	r0, r1
  if ((ep_addr & 0x80U) == 0x80U)
 80054f8:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80054fc:	d127      	bne.n	800554e <HAL_PCD_EP_Open+0x5c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054fe:	f001 0c07 	and.w	ip, r1, #7
 8005502:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8005506:	00c9      	lsls	r1, r1, #3
 8005508:	f501 7ea8 	add.w	lr, r1, #336	@ 0x150
 800550c:	eb04 010e 	add.w	r1, r4, lr
    ep->is_in = 0U;
 8005510:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8005514:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 8005518:	f04f 0e00 	mov.w	lr, #0
 800551c:	f88c e151 	strb.w	lr, [ip, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 8005520:	f000 0007 	and.w	r0, r0, #7
 8005524:	7008      	strb	r0, [r1, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005526:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800552a:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 800552c:	70cb      	strb	r3, [r1, #3]
  if (ep_type == EP_TYPE_BULK)
 800552e:	2b02      	cmp	r3, #2
 8005530:	d01d      	beq.n	800556e <HAL_PCD_EP_Open+0x7c>
  __HAL_LOCK(hpcd);
 8005532:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 8005536:	2b01      	cmp	r3, #1
 8005538:	d01c      	beq.n	8005574 <HAL_PCD_EP_Open+0x82>
 800553a:	2301      	movs	r3, #1
 800553c:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005540:	6820      	ldr	r0, [r4, #0]
 8005542:	f002 fc17 	bl	8007d74 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005546:	2000      	movs	r0, #0
 8005548:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 800554c:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800554e:	f001 0c07 	and.w	ip, r1, #7
 8005552:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8005556:	00c9      	lsls	r1, r1, #3
 8005558:	3110      	adds	r1, #16
 800555a:	4421      	add	r1, r4
    ep->is_in = 1U;
 800555c:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8005560:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 8005564:	f04f 0e01 	mov.w	lr, #1
 8005568:	f88c e011 	strb.w	lr, [ip, #17]
 800556c:	e7d8      	b.n	8005520 <HAL_PCD_EP_Open+0x2e>
    ep->data_pid_start = 0U;
 800556e:	2300      	movs	r3, #0
 8005570:	710b      	strb	r3, [r1, #4]
 8005572:	e7de      	b.n	8005532 <HAL_PCD_EP_Open+0x40>
  __HAL_LOCK(hpcd);
 8005574:	2002      	movs	r0, #2
 8005576:	e7e9      	b.n	800554c <HAL_PCD_EP_Open+0x5a>

08005578 <HAL_PCD_EP_Close>:
{
 8005578:	b510      	push	{r4, lr}
 800557a:	4604      	mov	r4, r0
 800557c:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 800557e:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8005582:	d11f      	bne.n	80055c4 <HAL_PCD_EP_Close+0x4c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005584:	f001 0007 	and.w	r0, r1, #7
 8005588:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 800558c:	00db      	lsls	r3, r3, #3
 800558e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005592:	18e1      	adds	r1, r4, r3
    ep->is_in = 0U;
 8005594:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005598:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 800559c:	2300      	movs	r3, #0
 800559e:	f880 3151 	strb.w	r3, [r0, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 80055a2:	f002 0207 	and.w	r2, r2, #7
 80055a6:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 80055a8:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d017      	beq.n	80055e0 <HAL_PCD_EP_Close+0x68>
 80055b0:	2301      	movs	r3, #1
 80055b2:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80055b6:	6820      	ldr	r0, [r4, #0]
 80055b8:	f002 fe69 	bl	800828e <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80055bc:	2000      	movs	r0, #0
 80055be:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80055c2:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80055c4:	f001 0007 	and.w	r0, r1, #7
 80055c8:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 80055cc:	00db      	lsls	r3, r3, #3
 80055ce:	3310      	adds	r3, #16
 80055d0:	18e1      	adds	r1, r4, r3
    ep->is_in = 1U;
 80055d2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80055d6:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 80055da:	2301      	movs	r3, #1
 80055dc:	7443      	strb	r3, [r0, #17]
 80055de:	e7e0      	b.n	80055a2 <HAL_PCD_EP_Close+0x2a>
  __HAL_LOCK(hpcd);
 80055e0:	2002      	movs	r0, #2
 80055e2:	e7ee      	b.n	80055c2 <HAL_PCD_EP_Close+0x4a>

080055e4 <HAL_PCD_EP_Receive>:
{
 80055e4:	b510      	push	{r4, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80055e6:	f001 0c07 	and.w	ip, r1, #7
 80055ea:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 80055ee:	00c9      	lsls	r1, r1, #3
 80055f0:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
  ep->xfer_buff = pBuf;
 80055f4:	eb0c 0e8c 	add.w	lr, ip, ip, lsl #2
 80055f8:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 80055fc:	f8ce 2164 	str.w	r2, [lr, #356]	@ 0x164
  ep->xfer_len = len;
 8005600:	f8ce 3168 	str.w	r3, [lr, #360]	@ 0x168
  ep->xfer_count = 0U;
 8005604:	2400      	movs	r4, #0
 8005606:	f8ce 416c 	str.w	r4, [lr, #364]	@ 0x16c
  ep->is_in = 0U;
 800560a:	f88e 4151 	strb.w	r4, [lr, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 800560e:	f88e c150 	strb.w	ip, [lr, #336]	@ 0x150
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005612:	4401      	add	r1, r0
 8005614:	6800      	ldr	r0, [r0, #0]
 8005616:	f002 ffbf 	bl	8008598 <USB_EPStartXfer>
}
 800561a:	4620      	mov	r0, r4
 800561c:	bd10      	pop	{r4, pc}

0800561e <HAL_PCD_EP_Transmit>:
{
 800561e:	b538      	push	{r3, r4, r5, lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005620:	f001 0c07 	and.w	ip, r1, #7
 8005624:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8005628:	00c9      	lsls	r1, r1, #3
 800562a:	3110      	adds	r1, #16
  ep->xfer_buff = pBuf;
 800562c:	eb0c 0e8c 	add.w	lr, ip, ip, lsl #2
 8005630:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 8005634:	f8ce 2024 	str.w	r2, [lr, #36]	@ 0x24
  ep->xfer_len = len;
 8005638:	f10c 0201 	add.w	r2, ip, #1
 800563c:	eb02 0482 	add.w	r4, r2, r2, lsl #2
 8005640:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
  ep->xfer_fill_db = 1U;
 8005644:	2501      	movs	r5, #1
 8005646:	f88e 5034 	strb.w	r5, [lr, #52]	@ 0x34
  ep->xfer_len_db = len;
 800564a:	f8ce 3030 	str.w	r3, [lr, #48]	@ 0x30
  ep->xfer_count = 0U;
 800564e:	eb00 02c4 	add.w	r2, r0, r4, lsl #3
 8005652:	2400      	movs	r4, #0
 8005654:	6054      	str	r4, [r2, #4]
  ep->is_in = 1U;
 8005656:	f88e 5011 	strb.w	r5, [lr, #17]
  ep->num = ep_addr & EP_ADDR_MSK;
 800565a:	f88e c010 	strb.w	ip, [lr, #16]
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800565e:	4401      	add	r1, r0
 8005660:	6800      	ldr	r0, [r0, #0]
 8005662:	f002 ff99 	bl	8008598 <USB_EPStartXfer>
}
 8005666:	4620      	mov	r0, r4
 8005668:	bd38      	pop	{r3, r4, r5, pc}

0800566a <HAL_PCD_EP_SetStall>:
{
 800566a:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800566c:	f001 0207 	and.w	r2, r1, #7
 8005670:	7901      	ldrb	r1, [r0, #4]
 8005672:	4291      	cmp	r1, r2
 8005674:	d32e      	bcc.n	80056d4 <HAL_PCD_EP_SetStall+0x6a>
{
 8005676:	b510      	push	{r4, lr}
 8005678:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 800567a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800567e:	d11d      	bne.n	80056bc <HAL_PCD_EP_SetStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr];
 8005680:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8005684:	00c9      	lsls	r1, r1, #3
 8005686:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 800568a:	4401      	add	r1, r0
    ep->is_in = 0U;
 800568c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005690:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8005694:	2000      	movs	r0, #0
 8005696:	f883 0151 	strb.w	r0, [r3, #337]	@ 0x151
  ep->is_stall = 1U;
 800569a:	2301      	movs	r3, #1
 800569c:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800569e:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 80056a0:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d017      	beq.n	80056d8 <HAL_PCD_EP_SetStall+0x6e>
 80056a8:	2301      	movs	r3, #1
 80056aa:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80056ae:	6820      	ldr	r0, [r4, #0]
 80056b0:	f002 fed8 	bl	8008464 <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 80056b4:	2000      	movs	r0, #0
 80056b6:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80056ba:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80056bc:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80056c0:	00c9      	lsls	r1, r1, #3
 80056c2:	3110      	adds	r1, #16
 80056c4:	4401      	add	r1, r0
    ep->is_in = 1U;
 80056c6:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 80056ca:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 80056ce:	2001      	movs	r0, #1
 80056d0:	7458      	strb	r0, [r3, #17]
 80056d2:	e7e2      	b.n	800569a <HAL_PCD_EP_SetStall+0x30>
    return HAL_ERROR;
 80056d4:	2001      	movs	r0, #1
}
 80056d6:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 80056d8:	2002      	movs	r0, #2
 80056da:	e7ee      	b.n	80056ba <HAL_PCD_EP_SetStall+0x50>

080056dc <HAL_PCD_EP_ClrStall>:
{
 80056dc:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80056de:	7901      	ldrb	r1, [r0, #4]
 80056e0:	f003 020f 	and.w	r2, r3, #15
 80056e4:	4291      	cmp	r1, r2
 80056e6:	d334      	bcc.n	8005752 <HAL_PCD_EP_ClrStall+0x76>
{
 80056e8:	b510      	push	{r4, lr}
 80056ea:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 80056ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80056f0:	d121      	bne.n	8005736 <HAL_PCD_EP_ClrStall+0x5a>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80056f2:	f003 0207 	and.w	r2, r3, #7
 80056f6:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80056fa:	00c9      	lsls	r1, r1, #3
 80056fc:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8005700:	4401      	add	r1, r0
    ep->is_in = 0U;
 8005702:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005706:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800570a:	2000      	movs	r0, #0
 800570c:	f882 0151 	strb.w	r0, [r2, #337]	@ 0x151
  ep->is_stall = 0U;
 8005710:	2200      	movs	r2, #0
 8005712:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005714:	f003 0307 	and.w	r3, r3, #7
 8005718:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800571a:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 800571e:	2b01      	cmp	r3, #1
 8005720:	d019      	beq.n	8005756 <HAL_PCD_EP_ClrStall+0x7a>
 8005722:	2301      	movs	r3, #1
 8005724:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005728:	6820      	ldr	r0, [r4, #0]
 800572a:	f002 fec0 	bl	80084ae <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800572e:	2000      	movs	r0, #0
 8005730:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 8005734:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005736:	f003 0207 	and.w	r2, r3, #7
 800573a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800573e:	00c9      	lsls	r1, r1, #3
 8005740:	3110      	adds	r1, #16
 8005742:	4401      	add	r1, r0
    ep->is_in = 1U;
 8005744:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005748:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800574c:	2001      	movs	r0, #1
 800574e:	7450      	strb	r0, [r2, #17]
 8005750:	e7de      	b.n	8005710 <HAL_PCD_EP_ClrStall+0x34>
    return HAL_ERROR;
 8005752:	2001      	movs	r0, #1
}
 8005754:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8005756:	2002      	movs	r0, #2
 8005758:	e7ec      	b.n	8005734 <HAL_PCD_EP_ClrStall+0x58>

0800575a <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800575a:	f011 0f80 	tst.w	r1, #128	@ 0x80
 800575e:	d00b      	beq.n	8005778 <HAL_PCDEx_PMAConfig+0x1e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005760:	f001 0107 	and.w	r1, r1, #7
 8005764:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8005768:	00c9      	lsls	r1, r1, #3
 800576a:	3110      	adds	r1, #16
 800576c:	4408      	add	r0, r1
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800576e:	b952      	cbnz	r2, 8005786 <HAL_PCDEx_PMAConfig+0x2c>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8005770:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005772:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8005774:	2000      	movs	r0, #0
 8005776:	4770      	bx	lr
    ep = &hpcd->OUT_ep[ep_addr];
 8005778:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800577c:	00c9      	lsls	r1, r1, #3
 800577e:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8005782:	4408      	add	r0, r1
 8005784:	e7f3      	b.n	800576e <HAL_PCDEx_PMAConfig+0x14>
    ep->doublebuffer = 1U;
 8005786:	2201      	movs	r2, #1
 8005788:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800578a:	8103      	strh	r3, [r0, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800578c:	0c1b      	lsrs	r3, r3, #16
 800578e:	8143      	strh	r3, [r0, #10]
 8005790:	e7f0      	b.n	8005774 <HAL_PCDEx_PMAConfig+0x1a>

08005792 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005792:	4603      	mov	r3, r0

  USB_TypeDef *USBx = hpcd->Instance;
 8005794:	6802      	ldr	r2, [r0, #0]
  hpcd->lpm_active = 1U;
 8005796:	2101      	movs	r1, #1
 8005798:	f8c0 12d0 	str.w	r1, [r0, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800579c:	2000      	movs	r0, #0
 800579e:	f883 02c8 	strb.w	r0, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80057a2:	f8b2 3054 	ldrh.w	r3, [r2, #84]	@ 0x54
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	430b      	orrs	r3, r1
 80057aa:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80057ae:	f8b2 3054 	ldrh.w	r3, [r2, #84]	@ 0x54
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	f043 0302 	orr.w	r3, r3, #2
 80057b8:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

  return HAL_OK;
}
 80057bc:	4770      	bx	lr
	...

080057c0 <HAL_PWR_EnableBkUpAccess>:
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057c0:	4a02      	ldr	r2, [pc, #8]	@ (80057cc <HAL_PWR_EnableBkUpAccess+0xc>)
 80057c2:	6813      	ldr	r3, [r2, #0]
 80057c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057c8:	6013      	str	r3, [r2, #0]
}
 80057ca:	4770      	bx	lr
 80057cc:	58000400 	.word	0x58000400

080057d0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 80057d0:	4b02      	ldr	r3, [pc, #8]	@ (80057dc <HAL_PWREx_GetVoltageRange+0xc>)
 80057d2:	6818      	ldr	r0, [r3, #0]
}
 80057d4:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	58000400 	.word	0x58000400

080057e0 <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80057e0:	4a02      	ldr	r2, [pc, #8]	@ (80057ec <HAL_PWREx_EnableVddUSB+0xc>)
 80057e2:	6853      	ldr	r3, [r2, #4]
 80057e4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80057e8:	6053      	str	r3, [r2, #4]
}
 80057ea:	4770      	bx	lr
 80057ec:	58000400 	.word	0x58000400

080057f0 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80057f0:	b530      	push	{r4, r5, lr}
 80057f2:	b08d      	sub	sp, #52	@ 0x34
 80057f4:	4605      	mov	r5, r0
 80057f6:	468e      	mov	lr, r1
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 80057f8:	4c2b      	ldr	r4, [pc, #172]	@ (80058a8 <RCC_SetFlashLatency+0xb8>)
 80057fa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80057fe:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 8005802:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8005806:	ab05      	add	r3, sp, #20
 8005808:	f104 0210 	add.w	r2, r4, #16
 800580c:	ca07      	ldmia	r2, {r0, r1, r2}
 800580e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8005812:	f10d 0c04 	add.w	ip, sp, #4
 8005816:	341c      	adds	r4, #28
 8005818:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800581c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005820:	f5be 7f00 	cmp.w	lr, #512	@ 0x200
 8005824:	d007      	beq.n	8005836 <RCC_SetFlashLatency+0x46>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005826:	2300      	movs	r3, #0
 8005828:	e014      	b.n	8005854 <RCC_SetFlashLatency+0x64>
        latency = FLASH_LATENCY_RANGE[index];
 800582a:	aa0c      	add	r2, sp, #48	@ 0x30
 800582c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005830:	f853 5c2c 	ldr.w	r5, [r3, #-44]
        break;
 8005834:	e01e      	b.n	8005874 <RCC_SetFlashLatency+0x84>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005836:	2300      	movs	r3, #0
 8005838:	2b03      	cmp	r3, #3
 800583a:	d808      	bhi.n	800584e <RCC_SetFlashLatency+0x5e>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800583c:	aa0c      	add	r2, sp, #48	@ 0x30
 800583e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8005842:	f852 2c10 	ldr.w	r2, [r2, #-16]
 8005846:	42aa      	cmp	r2, r5
 8005848:	d2ef      	bcs.n	800582a <RCC_SetFlashLatency+0x3a>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800584a:	3301      	adds	r3, #1
 800584c:	e7f4      	b.n	8005838 <RCC_SetFlashLatency+0x48>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800584e:	2500      	movs	r5, #0
 8005850:	e010      	b.n	8005874 <RCC_SetFlashLatency+0x84>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005852:	3301      	adds	r3, #1
 8005854:	2b02      	cmp	r3, #2
 8005856:	d80c      	bhi.n	8005872 <RCC_SetFlashLatency+0x82>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005858:	aa0c      	add	r2, sp, #48	@ 0x30
 800585a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800585e:	f852 2c1c 	ldr.w	r2, [r2, #-28]
 8005862:	42aa      	cmp	r2, r5
 8005864:	d3f5      	bcc.n	8005852 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005866:	aa0c      	add	r2, sp, #48	@ 0x30
 8005868:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800586c:	f853 5c2c 	ldr.w	r5, [r3, #-44]
        break;
 8005870:	e000      	b.n	8005874 <RCC_SetFlashLatency+0x84>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005872:	2500      	movs	r5, #0
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8005874:	4a0d      	ldr	r2, [pc, #52]	@ (80058ac <RCC_SetFlashLatency+0xbc>)
 8005876:	6813      	ldr	r3, [r2, #0]
 8005878:	f023 0307 	bic.w	r3, r3, #7
 800587c:	432b      	orrs	r3, r5
 800587e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005880:	f7fd fed8 	bl	8003634 <HAL_GetTick>
 8005884:	4604      	mov	r4, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005886:	4b09      	ldr	r3, [pc, #36]	@ (80058ac <RCC_SetFlashLatency+0xbc>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0307 	and.w	r3, r3, #7
 800588e:	42ab      	cmp	r3, r5
 8005890:	d006      	beq.n	80058a0 <RCC_SetFlashLatency+0xb0>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005892:	f7fd fecf 	bl	8003634 <HAL_GetTick>
 8005896:	1b00      	subs	r0, r0, r4
 8005898:	2802      	cmp	r0, #2
 800589a:	d9f4      	bls.n	8005886 <RCC_SetFlashLatency+0x96>
    {
      return HAL_TIMEOUT;
 800589c:	2003      	movs	r0, #3
 800589e:	e000      	b.n	80058a2 <RCC_SetFlashLatency+0xb2>
    }
  }
  return HAL_OK;
 80058a0:	2000      	movs	r0, #0
}
 80058a2:	b00d      	add	sp, #52	@ 0x34
 80058a4:	bd30      	pop	{r4, r5, pc}
 80058a6:	bf00      	nop
 80058a8:	0800b494 	.word	0x0800b494
 80058ac:	58004000 	.word	0x58004000

080058b0 <RCC_SetFlashLatencyFromMSIRange>:
{
 80058b0:	b510      	push	{r4, lr}
  if (MSI_Range > RCC_MSIRANGE_11)
 80058b2:	28b0      	cmp	r0, #176	@ 0xb0
 80058b4:	d916      	bls.n	80058e4 <RCC_SetFlashLatencyFromMSIRange+0x34>
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80058b6:	4b0e      	ldr	r3, [pc, #56]	@ (80058f0 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 80058b8:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80058ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058be:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80058c2:	f003 030f 	and.w	r3, r3, #15
 80058c6:	4a0b      	ldr	r2, [pc, #44]	@ (80058f4 <RCC_SetFlashLatencyFromMSIRange+0x44>)
 80058c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058cc:	fbb4 f4f3 	udiv	r4, r4, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80058d0:	f7ff ff7e 	bl	80057d0 <HAL_PWREx_GetVoltageRange>
 80058d4:	4601      	mov	r1, r0
 80058d6:	4b08      	ldr	r3, [pc, #32]	@ (80058f8 <RCC_SetFlashLatencyFromMSIRange+0x48>)
 80058d8:	fba3 3404 	umull	r3, r4, r3, r4
 80058dc:	0ca0      	lsrs	r0, r4, #18
 80058de:	f7ff ff87 	bl	80057f0 <RCC_SetFlashLatency>
}
 80058e2:	bd10      	pop	{r4, pc}
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80058e4:	f3c0 1003 	ubfx	r0, r0, #4, #4
 80058e8:	4b01      	ldr	r3, [pc, #4]	@ (80058f0 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 80058ea:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 80058ee:	e7e4      	b.n	80058ba <RCC_SetFlashLatencyFromMSIRange+0xa>
 80058f0:	0800b7a4 	.word	0x0800b7a4
 80058f4:	0800b804 	.word	0x0800b804
 80058f8:	431bde83 	.word	0x431bde83

080058fc <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80058fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005900:	689b      	ldr	r3, [r3, #8]
  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005902:	f013 030c 	ands.w	r3, r3, #12
 8005906:	d10d      	bne.n	8005924 <HAL_RCC_GetSysClockFreq+0x28>
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8005908:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8005912:	2bb0      	cmp	r3, #176	@ 0xb0
 8005914:	d804      	bhi.n	8005920 <HAL_RCC_GetSysClockFreq+0x24>
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005916:	091b      	lsrs	r3, r3, #4
 8005918:	4a25      	ldr	r2, [pc, #148]	@ (80059b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800591a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800591e:	4770      	bx	lr
    msiRange = LL_RCC_MSIRANGE_11;
 8005920:	23b0      	movs	r3, #176	@ 0xb0
 8005922:	e7f8      	b.n	8005916 <HAL_RCC_GetSysClockFreq+0x1a>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005924:	2b04      	cmp	r3, #4
 8005926:	d03e      	beq.n	80059a6 <HAL_RCC_GetSysClockFreq+0xaa>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005928:	2b08      	cmp	r3, #8
 800592a:	d010      	beq.n	800594e <HAL_RCC_GetSysClockFreq+0x52>
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800592c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005930:	68db      	ldr	r3, [r3, #12]
 8005932:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8005936:	2b02      	cmp	r3, #2
 8005938:	d031      	beq.n	800599e <HAL_RCC_GetSysClockFreq+0xa2>
 800593a:	2b03      	cmp	r3, #3
 800593c:	d10f      	bne.n	800595e <HAL_RCC_GetSysClockFreq+0x62>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800593e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8005948:	d12b      	bne.n	80059a2 <HAL_RCC_GetSysClockFreq+0xa6>
          pllinputfreq = HSE_VALUE;
 800594a:	481a      	ldr	r0, [pc, #104]	@ (80059b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800594c:	e012      	b.n	8005974 <HAL_RCC_GetSysClockFreq+0x78>
 800594e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8005958:	d027      	beq.n	80059aa <HAL_RCC_GetSysClockFreq+0xae>
      sysclockfreq = HSE_VALUE / 2U;
 800595a:	4817      	ldr	r0, [pc, #92]	@ (80059b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800595c:	4770      	bx	lr
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800595e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8005968:	2bb0      	cmp	r3, #176	@ 0xb0
 800596a:	d816      	bhi.n	800599a <HAL_RCC_GetSysClockFreq+0x9e>
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800596c:	091b      	lsrs	r3, r3, #4
 800596e:	4a10      	ldr	r2, [pc, #64]	@ (80059b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005970:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005974:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005978:	68d3      	ldr	r3, [r2, #12]
 800597a:	f3c3 2306 	ubfx	r3, r3, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800597e:	fb03 f000 	mul.w	r0, r3, r0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005982:	68d3      	ldr	r3, [r2, #12]
 8005984:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8005988:	3301      	adds	r3, #1
 800598a:	fbb0 f0f3 	udiv	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800598e:	68d3      	ldr	r3, [r2, #12]
 8005990:	0f5b      	lsrs	r3, r3, #29
 8005992:	3301      	adds	r3, #1
 8005994:	fbb0 f0f3 	udiv	r0, r0, r3
 8005998:	4770      	bx	lr
    msiRange = LL_RCC_MSIRANGE_11;
 800599a:	23b0      	movs	r3, #176	@ 0xb0
 800599c:	e7e6      	b.n	800596c <HAL_RCC_GetSysClockFreq+0x70>
    switch (pllsource)
 800599e:	4806      	ldr	r0, [pc, #24]	@ (80059b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80059a0:	e7e8      	b.n	8005974 <HAL_RCC_GetSysClockFreq+0x78>
          pllinputfreq = HSE_VALUE / 2U;
 80059a2:	4805      	ldr	r0, [pc, #20]	@ (80059b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80059a4:	e7e6      	b.n	8005974 <HAL_RCC_GetSysClockFreq+0x78>
    sysclockfreq = HSI_VALUE;
 80059a6:	4804      	ldr	r0, [pc, #16]	@ (80059b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80059a8:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80059aa:	4802      	ldr	r0, [pc, #8]	@ (80059b4 <HAL_RCC_GetSysClockFreq+0xb8>)
}
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	0800b7a4 	.word	0x0800b7a4
 80059b4:	01e84800 	.word	0x01e84800
 80059b8:	00f42400 	.word	0x00f42400

080059bc <HAL_RCC_GetHCLKFreq>:
{
 80059bc:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80059be:	f7ff ff9d 	bl	80058fc <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80059c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80059cc:	4a02      	ldr	r2, [pc, #8]	@ (80059d8 <HAL_RCC_GetHCLKFreq+0x1c>)
 80059ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80059d2:	fbb0 f0f3 	udiv	r0, r0, r3
 80059d6:	bd08      	pop	{r3, pc}
 80059d8:	0800b804 	.word	0x0800b804

080059dc <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 80059dc:	2800      	cmp	r0, #0
 80059de:	f000 8372 	beq.w	80060c6 <HAL_RCC_OscConfig+0x6ea>
{
 80059e2:	b538      	push	{r3, r4, r5, lr}
 80059e4:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80059e6:	6803      	ldr	r3, [r0, #0]
 80059e8:	f013 0f20 	tst.w	r3, #32
 80059ec:	d02d      	beq.n	8005a4a <HAL_RCC_OscConfig+0x6e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80059ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80059f2:	6893      	ldr	r3, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80059f4:	68d2      	ldr	r2, [r2, #12]
 80059f6:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80059fa:	f013 030c 	ands.w	r3, r3, #12
 80059fe:	d058      	beq.n	8005ab2 <HAL_RCC_OscConfig+0xd6>
 8005a00:	2b0c      	cmp	r3, #12
 8005a02:	d054      	beq.n	8005aae <HAL_RCC_OscConfig+0xd2>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005a04:	69e3      	ldr	r3, [r4, #28]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	f000 80a0 	beq.w	8005b4c <HAL_RCC_OscConfig+0x170>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005a0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a10:	6813      	ldr	r3, [r2, #0]
 8005a12:	f043 0301 	orr.w	r3, r3, #1
 8005a16:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005a18:	f7fd fe0c 	bl	8003634 <HAL_GetTick>
 8005a1c:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005a1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f013 0f02 	tst.w	r3, #2
 8005a28:	f000 8088 	beq.w	8005b3c <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005a2c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005a2e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a32:	6811      	ldr	r1, [r2, #0]
 8005a34:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 8005a38:	430b      	orrs	r3, r1
 8005a3a:	6013      	str	r3, [r2, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005a3c:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005a3e:	6853      	ldr	r3, [r2, #4]
 8005a40:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a44:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a48:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a4a:	6823      	ldr	r3, [r4, #0]
 8005a4c:	f013 0f01 	tst.w	r3, #1
 8005a50:	f000 809a 	beq.w	8005b88 <HAL_RCC_OscConfig+0x1ac>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005a54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a58:	6893      	ldr	r3, [r2, #8]
 8005a5a:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005a5e:	68d2      	ldr	r2, [r2, #12]
 8005a60:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005a64:	2b08      	cmp	r3, #8
 8005a66:	f000 808b 	beq.w	8005b80 <HAL_RCC_OscConfig+0x1a4>
 8005a6a:	2b0c      	cmp	r3, #12
 8005a6c:	f000 8085 	beq.w	8005b7a <HAL_RCC_OscConfig+0x19e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a70:	6863      	ldr	r3, [r4, #4]
 8005a72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a76:	f000 80b0 	beq.w	8005bda <HAL_RCC_OscConfig+0x1fe>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005a7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a7e:	6813      	ldr	r3, [r2, #0]
 8005a80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a84:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a86:	6863      	ldr	r3, [r4, #4]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	f000 80ad 	beq.w	8005be8 <HAL_RCC_OscConfig+0x20c>
        tickstart = HAL_GetTick();
 8005a8e:	f7fd fdd1 	bl	8003634 <HAL_GetTick>
 8005a92:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005a94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005a9e:	d173      	bne.n	8005b88 <HAL_RCC_OscConfig+0x1ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005aa0:	f7fd fdc8 	bl	8003634 <HAL_GetTick>
 8005aa4:	1b40      	subs	r0, r0, r5
 8005aa6:	2864      	cmp	r0, #100	@ 0x64
 8005aa8:	d9f4      	bls.n	8005a94 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8005aaa:	2003      	movs	r0, #3
 8005aac:	e316      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8005aae:	2a01      	cmp	r2, #1
 8005ab0:	d1a8      	bne.n	8005a04 <HAL_RCC_OscConfig+0x28>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005ab2:	69e3      	ldr	r3, [r4, #28]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f000 8308 	beq.w	80060ca <HAL_RCC_OscConfig+0x6ee>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005aba:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8005abc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8005ac6:	2bb0      	cmp	r3, #176	@ 0xb0
 8005ac8:	d821      	bhi.n	8005b0e <HAL_RCC_OscConfig+0x132>
 8005aca:	4298      	cmp	r0, r3
 8005acc:	d921      	bls.n	8005b12 <HAL_RCC_OscConfig+0x136>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005ace:	f7ff feef 	bl	80058b0 <RCC_SetFlashLatencyFromMSIRange>
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	f040 82fb 	bne.w	80060ce <HAL_RCC_OscConfig+0x6f2>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005ad8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005ada:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ade:	6811      	ldr	r1, [r2, #0]
 8005ae0:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 8005ae4:	430b      	orrs	r3, r1
 8005ae6:	6013      	str	r3, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005ae8:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005aea:	6853      	ldr	r3, [r2, #4]
 8005aec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005af0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005af4:	6053      	str	r3, [r2, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005af6:	f7ff ff61 	bl	80059bc <HAL_RCC_GetHCLKFreq>
 8005afa:	4bbf      	ldr	r3, [pc, #764]	@ (8005df8 <HAL_RCC_OscConfig+0x41c>)
 8005afc:	6018      	str	r0, [r3, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005afe:	4bbf      	ldr	r3, [pc, #764]	@ (8005dfc <HAL_RCC_OscConfig+0x420>)
 8005b00:	6818      	ldr	r0, [r3, #0]
 8005b02:	f7fd fd4d 	bl	80035a0 <HAL_InitTick>
 8005b06:	2800      	cmp	r0, #0
 8005b08:	d09f      	beq.n	8005a4a <HAL_RCC_OscConfig+0x6e>
          return HAL_ERROR;
 8005b0a:	2001      	movs	r0, #1
 8005b0c:	e2e6      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
    msiRange = LL_RCC_MSIRANGE_11;
 8005b0e:	23b0      	movs	r3, #176	@ 0xb0
 8005b10:	e7db      	b.n	8005aca <HAL_RCC_OscConfig+0xee>
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005b12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005b16:	6813      	ldr	r3, [r2, #0]
 8005b18:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b1c:	4318      	orrs	r0, r3
 8005b1e:	6010      	str	r0, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005b20:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005b22:	6853      	ldr	r3, [r2, #4]
 8005b24:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b28:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b2c:	6053      	str	r3, [r2, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005b2e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005b30:	f7ff febe 	bl	80058b0 <RCC_SetFlashLatencyFromMSIRange>
 8005b34:	2800      	cmp	r0, #0
 8005b36:	d0de      	beq.n	8005af6 <HAL_RCC_OscConfig+0x11a>
            return HAL_ERROR;
 8005b38:	2001      	movs	r0, #1
 8005b3a:	e2cf      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005b3c:	f7fd fd7a 	bl	8003634 <HAL_GetTick>
 8005b40:	1b40      	subs	r0, r0, r5
 8005b42:	2802      	cmp	r0, #2
 8005b44:	f67f af6b 	bls.w	8005a1e <HAL_RCC_OscConfig+0x42>
            return HAL_TIMEOUT;
 8005b48:	2003      	movs	r0, #3
 8005b4a:	e2c7      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005b4c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005b50:	6813      	ldr	r3, [r2, #0]
 8005b52:	f023 0301 	bic.w	r3, r3, #1
 8005b56:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005b58:	f7fd fd6c 	bl	8003634 <HAL_GetTick>
 8005b5c:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005b5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f013 0f02 	tst.w	r3, #2
 8005b68:	f43f af6f 	beq.w	8005a4a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005b6c:	f7fd fd62 	bl	8003634 <HAL_GetTick>
 8005b70:	1b40      	subs	r0, r0, r5
 8005b72:	2802      	cmp	r0, #2
 8005b74:	d9f3      	bls.n	8005b5e <HAL_RCC_OscConfig+0x182>
            return HAL_TIMEOUT;
 8005b76:	2003      	movs	r0, #3
 8005b78:	e2b0      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8005b7a:	2a03      	cmp	r2, #3
 8005b7c:	f47f af78 	bne.w	8005a70 <HAL_RCC_OscConfig+0x94>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005b80:	6863      	ldr	r3, [r4, #4]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	f000 82a5 	beq.w	80060d2 <HAL_RCC_OscConfig+0x6f6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b88:	6823      	ldr	r3, [r4, #0]
 8005b8a:	f013 0f02 	tst.w	r3, #2
 8005b8e:	d054      	beq.n	8005c3a <HAL_RCC_OscConfig+0x25e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005b90:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005b94:	6893      	ldr	r3, [r2, #8]
 8005b96:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005b9a:	68d2      	ldr	r2, [r2, #12]
 8005b9c:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005ba0:	2b04      	cmp	r3, #4
 8005ba2:	d033      	beq.n	8005c0c <HAL_RCC_OscConfig+0x230>
 8005ba4:	2b0c      	cmp	r3, #12
 8005ba6:	d02f      	beq.n	8005c08 <HAL_RCC_OscConfig+0x22c>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ba8:	68e3      	ldr	r3, [r4, #12]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d071      	beq.n	8005c92 <HAL_RCC_OscConfig+0x2b6>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005bae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005bb2:	6813      	ldr	r3, [r2, #0]
 8005bb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bb8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005bba:	f7fd fd3b 	bl	8003634 <HAL_GetTick>
 8005bbe:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005bc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005bca:	d12d      	bne.n	8005c28 <HAL_RCC_OscConfig+0x24c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bcc:	f7fd fd32 	bl	8003634 <HAL_GetTick>
 8005bd0:	1b40      	subs	r0, r0, r5
 8005bd2:	2802      	cmp	r0, #2
 8005bd4:	d9f4      	bls.n	8005bc0 <HAL_RCC_OscConfig+0x1e4>
            return HAL_TIMEOUT;
 8005bd6:	2003      	movs	r0, #3
 8005bd8:	e280      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005bda:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005bde:	6813      	ldr	r3, [r2, #0]
 8005be0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005be4:	6013      	str	r3, [r2, #0]
}
 8005be6:	e74e      	b.n	8005a86 <HAL_RCC_OscConfig+0xaa>
        tickstart = HAL_GetTick();
 8005be8:	f7fd fd24 	bl	8003634 <HAL_GetTick>
 8005bec:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005bee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005bf8:	d0c6      	beq.n	8005b88 <HAL_RCC_OscConfig+0x1ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bfa:	f7fd fd1b 	bl	8003634 <HAL_GetTick>
 8005bfe:	1b40      	subs	r0, r0, r5
 8005c00:	2864      	cmp	r0, #100	@ 0x64
 8005c02:	d9f4      	bls.n	8005bee <HAL_RCC_OscConfig+0x212>
            return HAL_TIMEOUT;
 8005c04:	2003      	movs	r0, #3
 8005c06:	e269      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8005c08:	2a02      	cmp	r2, #2
 8005c0a:	d1cd      	bne.n	8005ba8 <HAL_RCC_OscConfig+0x1cc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005c0c:	68e3      	ldr	r3, [r4, #12]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	f000 8261 	beq.w	80060d6 <HAL_RCC_OscConfig+0x6fa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c14:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005c16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c1a:	6853      	ldr	r3, [r2, #4]
 8005c1c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005c20:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005c24:	6053      	str	r3, [r2, #4]
}
 8005c26:	e008      	b.n	8005c3a <HAL_RCC_OscConfig+0x25e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c28:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005c2a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c2e:	6853      	ldr	r3, [r2, #4]
 8005c30:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005c34:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005c38:	6053      	str	r3, [r2, #4]
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8005c3a:	6823      	ldr	r3, [r4, #0]
 8005c3c:	f013 0f18 	tst.w	r3, #24
 8005c40:	f000 80de 	beq.w	8005e00 <HAL_RCC_OscConfig+0x424>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c44:	6962      	ldr	r2, [r4, #20]
 8005c46:	2a00      	cmp	r2, #0
 8005c48:	f000 80a3 	beq.w	8005d92 <HAL_RCC_OscConfig+0x3b6>
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8005c4c:	f013 0f10 	tst.w	r3, #16
 8005c50:	d070      	beq.n	8005d34 <HAL_RCC_OscConfig+0x358>
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005c52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c5a:	f013 0f02 	tst.w	r3, #2
 8005c5e:	d12e      	bne.n	8005cbe <HAL_RCC_OscConfig+0x2e2>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005c60:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c64:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005c68:	f043 0301 	orr.w	r3, r3, #1
 8005c6c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
          tickstart = HAL_GetTick();
 8005c70:	f7fd fce0 	bl	8003634 <HAL_GetTick>
 8005c74:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005c76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c7e:	f013 0f02 	tst.w	r3, #2
 8005c82:	d11c      	bne.n	8005cbe <HAL_RCC_OscConfig+0x2e2>
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005c84:	f7fd fcd6 	bl	8003634 <HAL_GetTick>
 8005c88:	1b40      	subs	r0, r0, r5
 8005c8a:	2802      	cmp	r0, #2
 8005c8c:	d9f3      	bls.n	8005c76 <HAL_RCC_OscConfig+0x29a>
              return HAL_TIMEOUT;
 8005c8e:	2003      	movs	r0, #3
 8005c90:	e224      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005c92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c96:	6813      	ldr	r3, [r2, #0]
 8005c98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c9c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005c9e:	f7fd fcc9 	bl	8003634 <HAL_GetTick>
 8005ca2:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005ca4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005cae:	d0c4      	beq.n	8005c3a <HAL_RCC_OscConfig+0x25e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cb0:	f7fd fcc0 	bl	8003634 <HAL_GetTick>
 8005cb4:	1b40      	subs	r0, r0, r5
 8005cb6:	2802      	cmp	r0, #2
 8005cb8:	d9f4      	bls.n	8005ca4 <HAL_RCC_OscConfig+0x2c8>
            return HAL_TIMEOUT;
 8005cba:	2003      	movs	r0, #3
 8005cbc:	e20e      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005cbe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005cc2:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005cc6:	f043 0304 	orr.w	r3, r3, #4
 8005cca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8005cce:	f7fd fcb1 	bl	8003634 <HAL_GetTick>
 8005cd2:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005cd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cdc:	f013 0f08 	tst.w	r3, #8
 8005ce0:	d106      	bne.n	8005cf0 <HAL_RCC_OscConfig+0x314>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005ce2:	f7fd fca7 	bl	8003634 <HAL_GetTick>
 8005ce6:	1b40      	subs	r0, r0, r5
 8005ce8:	2803      	cmp	r0, #3
 8005cea:	d9f3      	bls.n	8005cd4 <HAL_RCC_OscConfig+0x2f8>
            return HAL_TIMEOUT;
 8005cec:	2003      	movs	r0, #3
 8005cee:	e1f5      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8005cf0:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8005cf2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005cf6:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005cfa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005cfe:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005d02:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005d06:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005d0a:	f023 0301 	bic.w	r3, r3, #1
 8005d0e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8005d12:	f7fd fc8f 	bl	8003634 <HAL_GetTick>
 8005d16:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005d18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d20:	f013 0f02 	tst.w	r3, #2
 8005d24:	d06c      	beq.n	8005e00 <HAL_RCC_OscConfig+0x424>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005d26:	f7fd fc85 	bl	8003634 <HAL_GetTick>
 8005d2a:	1b40      	subs	r0, r0, r5
 8005d2c:	2802      	cmp	r0, #2
 8005d2e:	d9f3      	bls.n	8005d18 <HAL_RCC_OscConfig+0x33c>
            return HAL_TIMEOUT;
 8005d30:	2003      	movs	r0, #3
 8005d32:	e1d3      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005d34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d38:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005d3c:	f043 0301 	orr.w	r3, r3, #1
 8005d40:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8005d44:	f7fd fc76 	bl	8003634 <HAL_GetTick>
 8005d48:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005d4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d52:	f013 0f02 	tst.w	r3, #2
 8005d56:	d106      	bne.n	8005d66 <HAL_RCC_OscConfig+0x38a>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005d58:	f7fd fc6c 	bl	8003634 <HAL_GetTick>
 8005d5c:	1b40      	subs	r0, r0, r5
 8005d5e:	2802      	cmp	r0, #2
 8005d60:	d9f3      	bls.n	8005d4a <HAL_RCC_OscConfig+0x36e>
            return HAL_TIMEOUT;
 8005d62:	2003      	movs	r0, #3
 8005d64:	e1ba      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005d66:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d6a:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005d6e:	f023 0304 	bic.w	r3, r3, #4
 8005d72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005d76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d7e:	f013 0f08 	tst.w	r3, #8
 8005d82:	d03d      	beq.n	8005e00 <HAL_RCC_OscConfig+0x424>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005d84:	f7fd fc56 	bl	8003634 <HAL_GetTick>
 8005d88:	1b40      	subs	r0, r0, r5
 8005d8a:	2803      	cmp	r0, #3
 8005d8c:	d9f3      	bls.n	8005d76 <HAL_RCC_OscConfig+0x39a>
            return HAL_TIMEOUT;
 8005d8e:	2003      	movs	r0, #3
 8005d90:	e1a4      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005d92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d96:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005d9a:	f023 0304 	bic.w	r3, r3, #4
 8005d9e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8005da2:	f7fd fc47 	bl	8003634 <HAL_GetTick>
 8005da6:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005da8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005db0:	f013 0f08 	tst.w	r3, #8
 8005db4:	d118      	bne.n	8005de8 <HAL_RCC_OscConfig+0x40c>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005db6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005dba:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005dbe:	f023 0301 	bic.w	r3, r3, #1
 8005dc2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8005dc6:	f7fd fc35 	bl	8003634 <HAL_GetTick>
 8005dca:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005dcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dd4:	f013 0f02 	tst.w	r3, #2
 8005dd8:	d012      	beq.n	8005e00 <HAL_RCC_OscConfig+0x424>
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005dda:	f7fd fc2b 	bl	8003634 <HAL_GetTick>
 8005dde:	1b40      	subs	r0, r0, r5
 8005de0:	2802      	cmp	r0, #2
 8005de2:	d9f3      	bls.n	8005dcc <HAL_RCC_OscConfig+0x3f0>
          return HAL_TIMEOUT;
 8005de4:	2003      	movs	r0, #3
 8005de6:	e179      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005de8:	f7fd fc24 	bl	8003634 <HAL_GetTick>
 8005dec:	1b40      	subs	r0, r0, r5
 8005dee:	2803      	cmp	r0, #3
 8005df0:	d9da      	bls.n	8005da8 <HAL_RCC_OscConfig+0x3cc>
          return HAL_TIMEOUT;
 8005df2:	2003      	movs	r0, #3
 8005df4:	e172      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
 8005df6:	bf00      	nop
 8005df8:	20000054 	.word	0x20000054
 8005dfc:	20000050 	.word	0x20000050
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e00:	6823      	ldr	r3, [r4, #0]
 8005e02:	f013 0f04 	tst.w	r3, #4
 8005e06:	d068      	beq.n	8005eda <HAL_RCC_OscConfig+0x4fe>
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005e08:	4bb7      	ldr	r3, [pc, #732]	@ (80060e8 <HAL_RCC_OscConfig+0x70c>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005e10:	d027      	beq.n	8005e62 <HAL_RCC_OscConfig+0x486>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e12:	68a3      	ldr	r3, [r4, #8]
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d035      	beq.n	8005e84 <HAL_RCC_OscConfig+0x4a8>
 8005e18:	2b05      	cmp	r3, #5
 8005e1a:	d03c      	beq.n	8005e96 <HAL_RCC_OscConfig+0x4ba>
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005e1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e20:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005e24:	f022 0201 	bic.w	r2, r2, #1
 8005e28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005e2c:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005e30:	f022 0204 	bic.w	r2, r2, #4
 8005e34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e38:	68a3      	ldr	r3, [r4, #8]
 8005e3a:	b3db      	cbz	r3, 8005eb4 <HAL_RCC_OscConfig+0x4d8>
      tickstart = HAL_GetTick();
 8005e3c:	f7fd fbfa 	bl	8003634 <HAL_GetTick>
 8005e40:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005e42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e4a:	f013 0f02 	tst.w	r3, #2
 8005e4e:	d144      	bne.n	8005eda <HAL_RCC_OscConfig+0x4fe>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e50:	f7fd fbf0 	bl	8003634 <HAL_GetTick>
 8005e54:	1b40      	subs	r0, r0, r5
 8005e56:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005e5a:	4298      	cmp	r0, r3
 8005e5c:	d9f1      	bls.n	8005e42 <HAL_RCC_OscConfig+0x466>
          return HAL_TIMEOUT;
 8005e5e:	2003      	movs	r0, #3
 8005e60:	e13c      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
      HAL_PWR_EnableBkUpAccess();
 8005e62:	f7ff fcad 	bl	80057c0 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 8005e66:	f7fd fbe5 	bl	8003634 <HAL_GetTick>
 8005e6a:	4605      	mov	r5, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005e6c:	4b9e      	ldr	r3, [pc, #632]	@ (80060e8 <HAL_RCC_OscConfig+0x70c>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005e74:	d1cd      	bne.n	8005e12 <HAL_RCC_OscConfig+0x436>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e76:	f7fd fbdd 	bl	8003634 <HAL_GetTick>
 8005e7a:	1b40      	subs	r0, r0, r5
 8005e7c:	2802      	cmp	r0, #2
 8005e7e:	d9f5      	bls.n	8005e6c <HAL_RCC_OscConfig+0x490>
          return HAL_TIMEOUT;
 8005e80:	2003      	movs	r0, #3
 8005e82:	e12b      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005e84:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e88:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8005e8c:	f043 0301 	orr.w	r3, r3, #1
 8005e90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005e94:	e7d0      	b.n	8005e38 <HAL_RCC_OscConfig+0x45c>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005e96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e9a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005e9e:	f042 0204 	orr.w	r2, r2, #4
 8005ea2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005ea6:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005eaa:	f042 0201 	orr.w	r2, r2, #1
 8005eae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
}
 8005eb2:	e7c1      	b.n	8005e38 <HAL_RCC_OscConfig+0x45c>
      tickstart = HAL_GetTick();
 8005eb4:	f7fd fbbe 	bl	8003634 <HAL_GetTick>
 8005eb8:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005eba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ec2:	f013 0f02 	tst.w	r3, #2
 8005ec6:	d008      	beq.n	8005eda <HAL_RCC_OscConfig+0x4fe>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ec8:	f7fd fbb4 	bl	8003634 <HAL_GetTick>
 8005ecc:	1b40      	subs	r0, r0, r5
 8005ece:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005ed2:	4298      	cmp	r0, r3
 8005ed4:	d9f1      	bls.n	8005eba <HAL_RCC_OscConfig+0x4de>
          return HAL_TIMEOUT;
 8005ed6:	2003      	movs	r0, #3
 8005ed8:	e100      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005eda:	6823      	ldr	r3, [r4, #0]
 8005edc:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8005ee0:	d033      	beq.n	8005f4a <HAL_RCC_OscConfig+0x56e>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005ee2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005ee4:	b1c3      	cbz	r3, 8005f18 <HAL_RCC_OscConfig+0x53c>
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005ee6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005eea:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8005eee:	f043 0301 	orr.w	r3, r3, #1
 8005ef2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8005ef6:	f7fd fb9d 	bl	8003634 <HAL_GetTick>
 8005efa:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8005efc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f04:	f013 0f02 	tst.w	r3, #2
 8005f08:	d11f      	bne.n	8005f4a <HAL_RCC_OscConfig+0x56e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f0a:	f7fd fb93 	bl	8003634 <HAL_GetTick>
 8005f0e:	1b40      	subs	r0, r0, r5
 8005f10:	2802      	cmp	r0, #2
 8005f12:	d9f3      	bls.n	8005efc <HAL_RCC_OscConfig+0x520>
          return HAL_TIMEOUT;
 8005f14:	2003      	movs	r0, #3
 8005f16:	e0e1      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005f18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f1c:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8005f20:	f023 0301 	bic.w	r3, r3, #1
 8005f24:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8005f28:	f7fd fb84 	bl	8003634 <HAL_GetTick>
 8005f2c:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8005f2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f36:	f013 0f02 	tst.w	r3, #2
 8005f3a:	d006      	beq.n	8005f4a <HAL_RCC_OscConfig+0x56e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f3c:	f7fd fb7a 	bl	8003634 <HAL_GetTick>
 8005f40:	1b40      	subs	r0, r0, r5
 8005f42:	2802      	cmp	r0, #2
 8005f44:	d9f3      	bls.n	8005f2e <HAL_RCC_OscConfig+0x552>
          return HAL_TIMEOUT;
 8005f46:	2003      	movs	r0, #3
 8005f48:	e0c8      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005f4a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	f000 80c4 	beq.w	80060da <HAL_RCC_OscConfig+0x6fe>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005f52:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f56:	6891      	ldr	r1, [r2, #8]
 8005f58:	f001 010c 	and.w	r1, r1, #12
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8005f5c:	68d2      	ldr	r2, [r2, #12]
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005f5e:	2b02      	cmp	r3, #2
 8005f60:	d019      	beq.n	8005f96 <HAL_RCC_OscConfig+0x5ba>
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f62:	290c      	cmp	r1, #12
 8005f64:	f000 80bd 	beq.w	80060e2 <HAL_RCC_OscConfig+0x706>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005f68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f6c:	6813      	ldr	r3, [r2, #0]
 8005f6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f72:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005f74:	f7fd fb5e 	bl	8003634 <HAL_GetTick>
 8005f78:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005f84:	f000 8097 	beq.w	80060b6 <HAL_RCC_OscConfig+0x6da>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f88:	f7fd fb54 	bl	8003634 <HAL_GetTick>
 8005f8c:	1b00      	subs	r0, r0, r4
 8005f8e:	2802      	cmp	r0, #2
 8005f90:	d9f3      	bls.n	8005f7a <HAL_RCC_OscConfig+0x59e>
            return HAL_TIMEOUT;
 8005f92:	2003      	movs	r0, #3
 8005f94:	e0a2      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f96:	f002 0303 	and.w	r3, r2, #3
 8005f9a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005f9c:	4283      	cmp	r3, r0
 8005f9e:	d00a      	beq.n	8005fb6 <HAL_RCC_OscConfig+0x5da>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005fa0:	290c      	cmp	r1, #12
 8005fa2:	f000 809c 	beq.w	80060de <HAL_RCC_OscConfig+0x702>
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005fa6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 8005fb0:	d022      	beq.n	8005ff8 <HAL_RCC_OscConfig+0x61c>
            return HAL_ERROR;
 8005fb2:	2001      	movs	r0, #1
 8005fb4:	e092      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005fb6:	f002 0370 	and.w	r3, r2, #112	@ 0x70
 8005fba:	6b60      	ldr	r0, [r4, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fbc:	4283      	cmp	r3, r0
 8005fbe:	d1ef      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x5c4>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005fc0:	f3c2 2306 	ubfx	r3, r2, #8, #7
 8005fc4:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005fc6:	4283      	cmp	r3, r0
 8005fc8:	d1ea      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005fca:	f402 1378 	and.w	r3, r2, #4063232	@ 0x3e0000
 8005fce:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005fd0:	4283      	cmp	r3, r0
 8005fd2:	d1e5      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005fd4:	f002 6360 	and.w	r3, r2, #234881024	@ 0xe000000
 8005fd8:	6c20      	ldr	r0, [r4, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005fda:	4283      	cmp	r3, r0
 8005fdc:	d1e0      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005fde:	f002 4260 	and.w	r2, r2, #3758096384	@ 0xe0000000
 8005fe2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d1db      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x5c4>
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005ff2:	d044      	beq.n	800607e <HAL_RCC_OscConfig+0x6a2>
  return HAL_OK;
 8005ff4:	2000      	movs	r0, #0
 8005ff6:	e071      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
 8005ff8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ffc:	6813      	ldr	r3, [r2, #0]
 8005ffe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006002:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 8006004:	f7fd fb16 	bl	8003634 <HAL_GetTick>
 8006008:	4605      	mov	r5, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800600a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8006014:	d006      	beq.n	8006024 <HAL_RCC_OscConfig+0x648>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006016:	f7fd fb0d 	bl	8003634 <HAL_GetTick>
 800601a:	1b40      	subs	r0, r0, r5
 800601c:	2802      	cmp	r0, #2
 800601e:	d9f4      	bls.n	800600a <HAL_RCC_OscConfig+0x62e>
                return HAL_TIMEOUT;
 8006020:	2003      	movs	r0, #3
 8006022:	e05b      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006024:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006028:	68d3      	ldr	r3, [r2, #12]
 800602a:	4930      	ldr	r1, [pc, #192]	@ (80060ec <HAL_RCC_OscConfig+0x710>)
 800602c:	4019      	ands	r1, r3
 800602e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006030:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8006032:	4303      	orrs	r3, r0
 8006034:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8006036:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800603a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800603c:	4303      	orrs	r3, r0
 800603e:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8006040:	4303      	orrs	r3, r0
 8006042:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8006044:	4303      	orrs	r3, r0
 8006046:	4319      	orrs	r1, r3
 8006048:	60d1      	str	r1, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800604a:	6813      	ldr	r3, [r2, #0]
 800604c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006050:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006052:	68d3      	ldr	r3, [r2, #12]
 8006054:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006058:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 800605a:	f7fd faeb 	bl	8003634 <HAL_GetTick>
 800605e:	4604      	mov	r4, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006060:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800606a:	d106      	bne.n	800607a <HAL_RCC_OscConfig+0x69e>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800606c:	f7fd fae2 	bl	8003634 <HAL_GetTick>
 8006070:	1b00      	subs	r0, r0, r4
 8006072:	2802      	cmp	r0, #2
 8006074:	d9f4      	bls.n	8006060 <HAL_RCC_OscConfig+0x684>
                return HAL_TIMEOUT;
 8006076:	2003      	movs	r0, #3
 8006078:	e030      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 800607a:	2000      	movs	r0, #0
 800607c:	e02e      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
 800607e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8006088:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800608a:	68da      	ldr	r2, [r3, #12]
 800608c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8006090:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 8006092:	f7fd facf 	bl	8003634 <HAL_GetTick>
 8006096:	4604      	mov	r4, r0
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006098:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80060a2:	d106      	bne.n	80060b2 <HAL_RCC_OscConfig+0x6d6>
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060a4:	f7fd fac6 	bl	8003634 <HAL_GetTick>
 80060a8:	1b03      	subs	r3, r0, r4
 80060aa:	2b02      	cmp	r3, #2
 80060ac:	d9f4      	bls.n	8006098 <HAL_RCC_OscConfig+0x6bc>
              return HAL_TIMEOUT;
 80060ae:	2003      	movs	r0, #3
 80060b0:	e014      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 80060b2:	2000      	movs	r0, #0
 80060b4:	e012      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80060b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80060ba:	68d1      	ldr	r1, [r2, #12]
 80060bc:	4b0c      	ldr	r3, [pc, #48]	@ (80060f0 <HAL_RCC_OscConfig+0x714>)
 80060be:	400b      	ands	r3, r1
 80060c0:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 80060c2:	2000      	movs	r0, #0
 80060c4:	e00a      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
    return HAL_ERROR;
 80060c6:	2001      	movs	r0, #1
}
 80060c8:	4770      	bx	lr
        return HAL_ERROR;
 80060ca:	2001      	movs	r0, #1
 80060cc:	e006      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
            return HAL_ERROR;
 80060ce:	2001      	movs	r0, #1
 80060d0:	e004      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 80060d2:	2001      	movs	r0, #1
 80060d4:	e002      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 80060d6:	2001      	movs	r0, #1
 80060d8:	e000      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 80060da:	2000      	movs	r0, #0
}
 80060dc:	bd38      	pop	{r3, r4, r5, pc}
          return HAL_ERROR;
 80060de:	2001      	movs	r0, #1
 80060e0:	e7fc      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 80060e2:	2001      	movs	r0, #1
 80060e4:	e7fa      	b.n	80060dc <HAL_RCC_OscConfig+0x700>
 80060e6:	bf00      	nop
 80060e8:	58000400 	.word	0x58000400
 80060ec:	11c1808c 	.word	0x11c1808c
 80060f0:	eefefffc 	.word	0xeefefffc

080060f4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80060f4:	2800      	cmp	r0, #0
 80060f6:	f000 8127 	beq.w	8006348 <HAL_RCC_ClockConfig+0x254>
{
 80060fa:	b570      	push	{r4, r5, r6, lr}
 80060fc:	460c      	mov	r4, r1
 80060fe:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006100:	4b93      	ldr	r3, [pc, #588]	@ (8006350 <HAL_RCC_ClockConfig+0x25c>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f003 0307 	and.w	r3, r3, #7
 8006108:	428b      	cmp	r3, r1
 800610a:	d32d      	bcc.n	8006168 <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800610c:	682b      	ldr	r3, [r5, #0]
 800610e:	f013 0f02 	tst.w	r3, #2
 8006112:	d13f      	bne.n	8006194 <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8006114:	682b      	ldr	r3, [r5, #0]
 8006116:	f013 0f20 	tst.w	r3, #32
 800611a:	d153      	bne.n	80061c4 <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800611c:	682b      	ldr	r3, [r5, #0]
 800611e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006122:	d16a      	bne.n	80061fa <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006124:	682b      	ldr	r3, [r5, #0]
 8006126:	f013 0f04 	tst.w	r3, #4
 800612a:	f040 8083 	bne.w	8006234 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800612e:	682b      	ldr	r3, [r5, #0]
 8006130:	f013 0f08 	tst.w	r3, #8
 8006134:	f040 8097 	bne.w	8006266 <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006138:	682b      	ldr	r3, [r5, #0]
 800613a:	f013 0f01 	tst.w	r3, #1
 800613e:	f000 80de 	beq.w	80062fe <HAL_RCC_ClockConfig+0x20a>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006142:	686b      	ldr	r3, [r5, #4]
 8006144:	2b02      	cmp	r3, #2
 8006146:	f000 80a8 	beq.w	800629a <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800614a:	2b03      	cmp	r3, #3
 800614c:	f000 80ad 	beq.w	80062aa <HAL_RCC_ClockConfig+0x1b6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006150:	2b00      	cmp	r3, #0
 8006152:	f040 80b2 	bne.w	80062ba <HAL_RCC_ClockConfig+0x1c6>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8006156:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800615a:	6812      	ldr	r2, [r2, #0]
 800615c:	f012 0f02 	tst.w	r2, #2
 8006160:	f040 80b1 	bne.w	80062c6 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8006164:	2001      	movs	r0, #1
 8006166:	e0ee      	b.n	8006346 <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006168:	4a79      	ldr	r2, [pc, #484]	@ (8006350 <HAL_RCC_ClockConfig+0x25c>)
 800616a:	6813      	ldr	r3, [r2, #0]
 800616c:	f023 0307 	bic.w	r3, r3, #7
 8006170:	430b      	orrs	r3, r1
 8006172:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006174:	f7fd fa5e 	bl	8003634 <HAL_GetTick>
 8006178:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800617a:	4b75      	ldr	r3, [pc, #468]	@ (8006350 <HAL_RCC_ClockConfig+0x25c>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f003 0307 	and.w	r3, r3, #7
 8006182:	42a3      	cmp	r3, r4
 8006184:	d0c2      	beq.n	800610c <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006186:	f7fd fa55 	bl	8003634 <HAL_GetTick>
 800618a:	1b80      	subs	r0, r0, r6
 800618c:	2802      	cmp	r0, #2
 800618e:	d9f4      	bls.n	800617a <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 8006190:	2003      	movs	r0, #3
 8006192:	e0d8      	b.n	8006346 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006194:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8006196:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800619a:	688a      	ldr	r2, [r1, #8]
 800619c:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80061a0:	4313      	orrs	r3, r2
 80061a2:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80061a4:	f7fd fa46 	bl	8003634 <HAL_GetTick>
 80061a8:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80061aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80061b4:	d1ae      	bne.n	8006114 <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80061b6:	f7fd fa3d 	bl	8003634 <HAL_GetTick>
 80061ba:	1b80      	subs	r0, r0, r6
 80061bc:	2802      	cmp	r0, #2
 80061be:	d9f4      	bls.n	80061aa <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 80061c0:	2003      	movs	r0, #3
 80061c2:	e0c0      	b.n	8006346 <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80061c4:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80061c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061ca:	f8d1 2108 	ldr.w	r2, [r1, #264]	@ 0x108
 80061ce:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80061d2:	4313      	orrs	r3, r2
 80061d4:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
    tickstart = HAL_GetTick();
 80061d8:	f7fd fa2c 	bl	8003634 <HAL_GetTick>
 80061dc:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80061de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061e2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80061e6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80061ea:	d197      	bne.n	800611c <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80061ec:	f7fd fa22 	bl	8003634 <HAL_GetTick>
 80061f0:	1b80      	subs	r0, r0, r6
 80061f2:	2802      	cmp	r0, #2
 80061f4:	d9f3      	bls.n	80061de <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 80061f6:	2003      	movs	r0, #3
 80061f8:	e0a5      	b.n	8006346 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80061fa:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80061fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006200:	f8d2 3108 	ldr.w	r3, [r2, #264]	@ 0x108
 8006204:	f023 030f 	bic.w	r3, r3, #15
 8006208:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 800620c:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
    tickstart = HAL_GetTick();
 8006210:	f7fd fa10 	bl	8003634 <HAL_GetTick>
 8006214:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8006216:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800621a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800621e:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8006222:	f47f af7f 	bne.w	8006124 <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006226:	f7fd fa05 	bl	8003634 <HAL_GetTick>
 800622a:	1b80      	subs	r0, r0, r6
 800622c:	2802      	cmp	r0, #2
 800622e:	d9f2      	bls.n	8006216 <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 8006230:	2003      	movs	r0, #3
 8006232:	e088      	b.n	8006346 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006234:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8006236:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800623a:	688a      	ldr	r2, [r1, #8]
 800623c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006240:	4313      	orrs	r3, r2
 8006242:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8006244:	f7fd f9f6 	bl	8003634 <HAL_GetTick>
 8006248:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800624a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8006254:	f47f af6b 	bne.w	800612e <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006258:	f7fd f9ec 	bl	8003634 <HAL_GetTick>
 800625c:	1b80      	subs	r0, r0, r6
 800625e:	2802      	cmp	r0, #2
 8006260:	d9f3      	bls.n	800624a <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 8006262:	2003      	movs	r0, #3
 8006264:	e06f      	b.n	8006346 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006266:	6929      	ldr	r1, [r5, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8006268:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800626c:	6893      	ldr	r3, [r2, #8]
 800626e:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8006272:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006276:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8006278:	f7fd f9dc 	bl	8003634 <HAL_GetTick>
 800627c:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800627e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8006288:	f47f af56 	bne.w	8006138 <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800628c:	f7fd f9d2 	bl	8003634 <HAL_GetTick>
 8006290:	1b80      	subs	r0, r0, r6
 8006292:	2802      	cmp	r0, #2
 8006294:	d9f3      	bls.n	800627e <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 8006296:	2003      	movs	r0, #3
 8006298:	e055      	b.n	8006346 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800629a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800629e:	6812      	ldr	r2, [r2, #0]
 80062a0:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80062a4:	d10f      	bne.n	80062c6 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 80062a6:	2001      	movs	r0, #1
 80062a8:	e04d      	b.n	8006346 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80062aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80062ae:	6812      	ldr	r2, [r2, #0]
 80062b0:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80062b4:	d107      	bne.n	80062c6 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 80062b6:	2001      	movs	r0, #1
 80062b8:	e045      	b.n	8006346 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80062ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80062be:	6812      	ldr	r2, [r2, #0]
 80062c0:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80062c4:	d042      	beq.n	800634c <HAL_RCC_ClockConfig+0x258>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80062c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80062ca:	688a      	ldr	r2, [r1, #8]
 80062cc:	f022 0203 	bic.w	r2, r2, #3
 80062d0:	4313      	orrs	r3, r2
 80062d2:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80062d4:	f7fd f9ae 	bl	8003634 <HAL_GetTick>
 80062d8:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80062da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062e4:	686a      	ldr	r2, [r5, #4]
 80062e6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80062ea:	d008      	beq.n	80062fe <HAL_RCC_ClockConfig+0x20a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062ec:	f7fd f9a2 	bl	8003634 <HAL_GetTick>
 80062f0:	1b80      	subs	r0, r0, r6
 80062f2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80062f6:	4298      	cmp	r0, r3
 80062f8:	d9ef      	bls.n	80062da <HAL_RCC_ClockConfig+0x1e6>
        return HAL_TIMEOUT;
 80062fa:	2003      	movs	r0, #3
 80062fc:	e023      	b.n	8006346 <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80062fe:	4b14      	ldr	r3, [pc, #80]	@ (8006350 <HAL_RCC_ClockConfig+0x25c>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 0307 	and.w	r3, r3, #7
 8006306:	42a3      	cmp	r3, r4
 8006308:	d915      	bls.n	8006336 <HAL_RCC_ClockConfig+0x242>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800630a:	4a11      	ldr	r2, [pc, #68]	@ (8006350 <HAL_RCC_ClockConfig+0x25c>)
 800630c:	6813      	ldr	r3, [r2, #0]
 800630e:	f023 0307 	bic.w	r3, r3, #7
 8006312:	4323      	orrs	r3, r4
 8006314:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006316:	f7fd f98d 	bl	8003634 <HAL_GetTick>
 800631a:	4605      	mov	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800631c:	4b0c      	ldr	r3, [pc, #48]	@ (8006350 <HAL_RCC_ClockConfig+0x25c>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 0307 	and.w	r3, r3, #7
 8006324:	42a3      	cmp	r3, r4
 8006326:	d006      	beq.n	8006336 <HAL_RCC_ClockConfig+0x242>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006328:	f7fd f984 	bl	8003634 <HAL_GetTick>
 800632c:	1b40      	subs	r0, r0, r5
 800632e:	2802      	cmp	r0, #2
 8006330:	d9f4      	bls.n	800631c <HAL_RCC_ClockConfig+0x228>
        return HAL_TIMEOUT;
 8006332:	2003      	movs	r0, #3
 8006334:	e007      	b.n	8006346 <HAL_RCC_ClockConfig+0x252>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006336:	f7ff fb41 	bl	80059bc <HAL_RCC_GetHCLKFreq>
 800633a:	4b06      	ldr	r3, [pc, #24]	@ (8006354 <HAL_RCC_ClockConfig+0x260>)
 800633c:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(HAL_GetTickPrio());
 800633e:	f7fd f97f 	bl	8003640 <HAL_GetTickPrio>
 8006342:	f7fd f92d 	bl	80035a0 <HAL_InitTick>
}
 8006346:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8006348:	2001      	movs	r0, #1
}
 800634a:	4770      	bx	lr
        return HAL_ERROR;
 800634c:	2001      	movs	r0, #1
 800634e:	e7fa      	b.n	8006346 <HAL_RCC_ClockConfig+0x252>
 8006350:	58004000 	.word	0x58004000
 8006354:	20000054 	.word	0x20000054

08006358 <HAL_RCC_GetPCLK1Freq>:
{
 8006358:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800635a:	f7ff fb2f 	bl	80059bc <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800635e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8006368:	4a03      	ldr	r2, [pc, #12]	@ (8006378 <HAL_RCC_GetPCLK1Freq+0x20>)
 800636a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800636e:	f003 031f 	and.w	r3, r3, #31
}
 8006372:	40d8      	lsrs	r0, r3
 8006374:	bd08      	pop	{r3, pc}
 8006376:	bf00      	nop
 8006378:	0800b7e4 	.word	0x0800b7e4

0800637c <HAL_RCC_GetPCLK2Freq>:
{
 800637c:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800637e:	f7ff fb1d 	bl	80059bc <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006382:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800638c:	4a03      	ldr	r2, [pc, #12]	@ (800639c <HAL_RCC_GetPCLK2Freq+0x20>)
 800638e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006392:	f003 031f 	and.w	r3, r3, #31
}
 8006396:	40d8      	lsrs	r0, r3
 8006398:	bd08      	pop	{r3, pc}
 800639a:	bf00      	nop
 800639c:	0800b7e4 	.word	0x0800b7e4

080063a0 <LL_RCC_SetI2CClockSource>:
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80063a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063a4:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 80063a8:	0902      	lsrs	r2, r0, #4
 80063aa:	f402 227f 	and.w	r2, r2, #1044480	@ 0xff000
 80063ae:	ea23 0302 	bic.w	r3, r3, r2
 80063b2:	0100      	lsls	r0, r0, #4
 80063b4:	f400 207f 	and.w	r0, r0, #1044480	@ 0xff000
 80063b8:	4303      	orrs	r3, r0
 80063ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80063be:	4770      	bx	lr

080063c0 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80063c0:	b570      	push	{r4, r5, r6, lr}
 80063c2:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80063c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80063c8:	6813      	ldr	r3, [r2, #0]
 80063ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80063ce:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80063d0:	f7fd f930 	bl	8003634 <HAL_GetTick>
 80063d4:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80063d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80063e0:	d006      	beq.n	80063f0 <RCCEx_PLLSAI1_ConfigNP+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80063e2:	f7fd f927 	bl	8003634 <HAL_GetTick>
 80063e6:	1b00      	subs	r0, r0, r4
 80063e8:	2802      	cmp	r0, #2
 80063ea:	d9f4      	bls.n	80063d6 <RCCEx_PLLSAI1_ConfigNP+0x16>
    {
      status = HAL_TIMEOUT;
 80063ec:	2403      	movs	r4, #3
 80063ee:	e000      	b.n	80063f2 <RCCEx_PLLSAI1_ConfigNP+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 80063f0:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 80063f2:	b10c      	cbz	r4, 80063f8 <RCCEx_PLLSAI1_ConfigNP+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 80063f4:	4620      	mov	r0, r4
 80063f6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80063f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063fc:	691a      	ldr	r2, [r3, #16]
 80063fe:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8006402:	6829      	ldr	r1, [r5, #0]
 8006404:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006408:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800640a:	691a      	ldr	r2, [r3, #16]
 800640c:	f422 1278 	bic.w	r2, r2, #4063232	@ 0x3e0000
 8006410:	6869      	ldr	r1, [r5, #4]
 8006412:	430a      	orrs	r2, r1
 8006414:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800641c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800641e:	f7fd f909 	bl	8003634 <HAL_GetTick>
 8006422:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8006424:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800642e:	d105      	bne.n	800643c <RCCEx_PLLSAI1_ConfigNP+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006430:	f7fd f900 	bl	8003634 <HAL_GetTick>
 8006434:	1b80      	subs	r0, r0, r6
 8006436:	2802      	cmp	r0, #2
 8006438:	d9f4      	bls.n	8006424 <RCCEx_PLLSAI1_ConfigNP+0x64>
        status = HAL_TIMEOUT;
 800643a:	2403      	movs	r4, #3
    if (status == HAL_OK)
 800643c:	2c00      	cmp	r4, #0
 800643e:	d1d9      	bne.n	80063f4 <RCCEx_PLLSAI1_ConfigNP+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8006440:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006444:	6913      	ldr	r3, [r2, #16]
 8006446:	6929      	ldr	r1, [r5, #16]
 8006448:	430b      	orrs	r3, r1
 800644a:	6113      	str	r3, [r2, #16]
 800644c:	e7d2      	b.n	80063f4 <RCCEx_PLLSAI1_ConfigNP+0x34>

0800644e <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800644e:	b570      	push	{r4, r5, r6, lr}
 8006450:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8006452:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006456:	6813      	ldr	r3, [r2, #0]
 8006458:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800645c:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800645e:	f7fd f8e9 	bl	8003634 <HAL_GetTick>
 8006462:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8006464:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800646e:	d006      	beq.n	800647e <RCCEx_PLLSAI1_ConfigNQ+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006470:	f7fd f8e0 	bl	8003634 <HAL_GetTick>
 8006474:	1b00      	subs	r0, r0, r4
 8006476:	2802      	cmp	r0, #2
 8006478:	d9f4      	bls.n	8006464 <RCCEx_PLLSAI1_ConfigNQ+0x16>
    {
      status = HAL_TIMEOUT;
 800647a:	2403      	movs	r4, #3
 800647c:	e000      	b.n	8006480 <RCCEx_PLLSAI1_ConfigNQ+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 800647e:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 8006480:	b10c      	cbz	r4, 8006486 <RCCEx_PLLSAI1_ConfigNQ+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8006482:	4620      	mov	r0, r4
 8006484:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006486:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800648a:	691a      	ldr	r2, [r3, #16]
 800648c:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8006490:	6829      	ldr	r1, [r5, #0]
 8006492:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006496:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8006498:	691a      	ldr	r2, [r3, #16]
 800649a:	f022 6260 	bic.w	r2, r2, #234881024	@ 0xe000000
 800649e:	68a9      	ldr	r1, [r5, #8]
 80064a0:	430a      	orrs	r2, r1
 80064a2:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80064aa:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80064ac:	f7fd f8c2 	bl	8003634 <HAL_GetTick>
 80064b0:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80064b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80064bc:	d105      	bne.n	80064ca <RCCEx_PLLSAI1_ConfigNQ+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80064be:	f7fd f8b9 	bl	8003634 <HAL_GetTick>
 80064c2:	1b80      	subs	r0, r0, r6
 80064c4:	2802      	cmp	r0, #2
 80064c6:	d9f4      	bls.n	80064b2 <RCCEx_PLLSAI1_ConfigNQ+0x64>
        status = HAL_TIMEOUT;
 80064c8:	2403      	movs	r4, #3
    if (status == HAL_OK)
 80064ca:	2c00      	cmp	r4, #0
 80064cc:	d1d9      	bne.n	8006482 <RCCEx_PLLSAI1_ConfigNQ+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80064ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80064d2:	6913      	ldr	r3, [r2, #16]
 80064d4:	6929      	ldr	r1, [r5, #16]
 80064d6:	430b      	orrs	r3, r1
 80064d8:	6113      	str	r3, [r2, #16]
 80064da:	e7d2      	b.n	8006482 <RCCEx_PLLSAI1_ConfigNQ+0x34>

080064dc <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80064dc:	b570      	push	{r4, r5, r6, lr}
 80064de:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80064e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80064e4:	6813      	ldr	r3, [r2, #0]
 80064e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80064ea:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80064ec:	f7fd f8a2 	bl	8003634 <HAL_GetTick>
 80064f0:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80064f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80064fc:	d006      	beq.n	800650c <RCCEx_PLLSAI1_ConfigNR+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80064fe:	f7fd f899 	bl	8003634 <HAL_GetTick>
 8006502:	1b00      	subs	r0, r0, r4
 8006504:	2802      	cmp	r0, #2
 8006506:	d9f4      	bls.n	80064f2 <RCCEx_PLLSAI1_ConfigNR+0x16>
    {
      status = HAL_TIMEOUT;
 8006508:	2403      	movs	r4, #3
 800650a:	e000      	b.n	800650e <RCCEx_PLLSAI1_ConfigNR+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 800650c:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 800650e:	b10c      	cbz	r4, 8006514 <RCCEx_PLLSAI1_ConfigNR+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8006510:	4620      	mov	r0, r4
 8006512:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006514:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006518:	691a      	ldr	r2, [r3, #16]
 800651a:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 800651e:	6829      	ldr	r1, [r5, #0]
 8006520:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006524:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8006526:	691a      	ldr	r2, [r3, #16]
 8006528:	f022 4260 	bic.w	r2, r2, #3758096384	@ 0xe0000000
 800652c:	68e9      	ldr	r1, [r5, #12]
 800652e:	430a      	orrs	r2, r1
 8006530:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8006538:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800653a:	f7fd f87b 	bl	8003634 <HAL_GetTick>
 800653e:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8006540:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800654a:	d105      	bne.n	8006558 <RCCEx_PLLSAI1_ConfigNR+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800654c:	f7fd f872 	bl	8003634 <HAL_GetTick>
 8006550:	1b80      	subs	r0, r0, r6
 8006552:	2802      	cmp	r0, #2
 8006554:	d9f4      	bls.n	8006540 <RCCEx_PLLSAI1_ConfigNR+0x64>
        status = HAL_TIMEOUT;
 8006556:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8006558:	2c00      	cmp	r4, #0
 800655a:	d1d9      	bne.n	8006510 <RCCEx_PLLSAI1_ConfigNR+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800655c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006560:	6913      	ldr	r3, [r2, #16]
 8006562:	6929      	ldr	r1, [r5, #16]
 8006564:	430b      	orrs	r3, r1
 8006566:	6113      	str	r3, [r2, #16]
 8006568:	e7d2      	b.n	8006510 <RCCEx_PLLSAI1_ConfigNR+0x34>

0800656a <HAL_RCCEx_PeriphCLKConfig>:
{
 800656a:	b570      	push	{r4, r5, r6, lr}
 800656c:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800656e:	6803      	ldr	r3, [r0, #0]
 8006570:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006574:	d02f      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch (PeriphClkInit->Sai1ClockSelection)
 8006576:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8006578:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800657c:	d014      	beq.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 800657e:	d80a      	bhi.n	8006596 <HAL_RCCEx_PeriphCLKConfig+0x2c>
 8006580:	b933      	cbnz	r3, 8006590 <HAL_RCCEx_PeriphCLKConfig+0x26>
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8006582:	3004      	adds	r0, #4
 8006584:	f7ff ff1c 	bl	80063c0 <RCCEx_PLLSAI1_ConfigNP>
    if (ret == HAL_OK)
 8006588:	4606      	mov	r6, r0
 800658a:	b1a0      	cbz	r0, 80065b6 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      status = ret;
 800658c:	4605      	mov	r5, r0
 800658e:	e024      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->Sai1ClockSelection)
 8006590:	2501      	movs	r5, #1
 8006592:	462e      	mov	r6, r5
 8006594:	e021      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x70>
 8006596:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800659a:	d018      	beq.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x64>
 800659c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80065a0:	d017      	beq.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x68>
 80065a2:	2501      	movs	r5, #1
 80065a4:	462e      	mov	r6, r5
 80065a6:	e018      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x70>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80065a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80065ac:	68d3      	ldr	r3, [r2, #12]
 80065ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065b2:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80065b4:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80065b6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80065b8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80065bc:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80065c0:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 80065c4:	4313      	orrs	r3, r2
 80065c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80065ca:	2500      	movs	r5, #0
}
 80065cc:	e005      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->Sai1ClockSelection)
 80065ce:	2600      	movs	r6, #0
 80065d0:	e7f1      	b.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0x4c>
 80065d2:	2600      	movs	r6, #0
 80065d4:	e7ef      	b.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80065d6:	2500      	movs	r5, #0
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80065d8:	462e      	mov	r6, r5
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80065da:	6823      	ldr	r3, [r4, #0]
 80065dc:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 80065e0:	d00a      	beq.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x8e>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80065e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065e6:	f8d3 5090 	ldr.w	r5, [r3, #144]	@ 0x90
 80065ea:	f405 7540 	and.w	r5, r5, #768	@ 0x300
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80065ee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80065f0:	42ab      	cmp	r3, r5
 80065f2:	f040 80b7 	bne.w	8006764 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      status = ret;
 80065f6:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80065f8:	6823      	ldr	r3, [r4, #0]
 80065fa:	f013 0f01 	tst.w	r3, #1
 80065fe:	d009      	beq.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006600:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8006602:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006606:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800660a:	f022 0203 	bic.w	r2, r2, #3
 800660e:	4313      	orrs	r3, r2
 8006610:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006614:	6823      	ldr	r3, [r4, #0]
 8006616:	f013 0f02 	tst.w	r3, #2
 800661a:	d009      	beq.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800661c:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800661e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006622:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006626:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800662a:	4313      	orrs	r3, r2
 800662c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006630:	6823      	ldr	r3, [r4, #0]
 8006632:	f013 0f10 	tst.w	r3, #16
 8006636:	d00c      	beq.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006638:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800663a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800663e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006642:	0c08      	lsrs	r0, r1, #16
 8006644:	0400      	lsls	r0, r0, #16
 8006646:	ea23 0300 	bic.w	r3, r3, r0
 800664a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800664e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006652:	6823      	ldr	r3, [r4, #0]
 8006654:	f013 0f20 	tst.w	r3, #32
 8006658:	d00c      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x10a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800665a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800665c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006660:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006664:	0c08      	lsrs	r0, r1, #16
 8006666:	0400      	lsls	r0, r0, #16
 8006668:	ea23 0300 	bic.w	r3, r3, r0
 800666c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8006670:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006674:	6823      	ldr	r3, [r4, #0]
 8006676:	f013 0f04 	tst.w	r3, #4
 800667a:	f040 80b4 	bne.w	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800667e:	6823      	ldr	r3, [r4, #0]
 8006680:	f013 0f08 	tst.w	r3, #8
 8006684:	f040 80b3 	bne.w	80067ee <HAL_RCCEx_PeriphCLKConfig+0x284>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006688:	6823      	ldr	r3, [r4, #0]
 800668a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800668e:	d013      	beq.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006690:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8006692:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006696:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800669a:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 800669e:	4313      	orrs	r3, r2
 80066a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80066a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80066a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066aa:	f000 80a4 	beq.w	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80066ae:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80066b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80066b4:	f000 80a4 	beq.w	8006800 <HAL_RCCEx_PeriphCLKConfig+0x296>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	f413 7f00 	tst.w	r3, #512	@ 0x200
 80066be:	d017      	beq.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x186>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80066c0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80066c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066c6:	d005      	beq.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80066c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066cc:	d002      	beq.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	f040 809e 	bne.w	8006810 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80066d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80066d8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80066dc:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 80066e0:	4313      	orrs	r3, r2
 80066e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80066e6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80066e8:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80066ec:	f000 80a2 	beq.w	8006834 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80066f0:	6823      	ldr	r3, [r4, #0]
 80066f2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80066f6:	d013      	beq.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80066f8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80066fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80066fe:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006702:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006706:	4313      	orrs	r3, r2
 8006708:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800670c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800670e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006712:	f000 8096 	beq.w	8006842 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006716:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006718:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800671c:	f000 8096 	beq.w	800684c <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8006720:	6823      	ldr	r3, [r4, #0]
 8006722:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8006726:	d009      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8006728:	6c63      	ldr	r3, [r4, #68]	@ 0x44
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800672a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800672e:	f8d1 2094 	ldr.w	r2, [r1, #148]	@ 0x94
 8006732:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8006736:	4313      	orrs	r3, r2
 8006738:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800673c:	6823      	ldr	r3, [r4, #0]
 800673e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8006742:	d00d      	beq.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8006744:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8006746:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800674a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800674c:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8006750:	430a      	orrs	r2, r1
 8006752:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8006754:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8006756:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006758:	f021 0103 	bic.w	r1, r1, #3
 800675c:	430a      	orrs	r2, r1
 800675e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8006760:	4628      	mov	r0, r5
 8006762:	bd70      	pop	{r4, r5, r6, pc}
      HAL_PWR_EnableBkUpAccess();
 8006764:	f7ff f82c 	bl	80057c0 <HAL_PWR_EnableBkUpAccess>
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8006768:	b95d      	cbnz	r5, 8006782 <HAL_RCCEx_PeriphCLKConfig+0x218>
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800676a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800676c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006770:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8006774:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006778:	4313      	orrs	r3, r2
 800677a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800677e:	4635      	mov	r5, r6
 8006780:	e73a      	b.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x8e>
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8006782:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006786:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800678a:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 800678e:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8006792:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006796:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 800679a:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800679e:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80067a2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80067a6:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80067a8:	430a      	orrs	r2, r1
        LL_RCC_WriteReg(BDCR, bdcr);
 80067aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80067ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067b2:	f013 0f01 	tst.w	r3, #1
 80067b6:	d012      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x274>
          tickstart = HAL_GetTick();
 80067b8:	f7fc ff3c 	bl	8003634 <HAL_GetTick>
 80067bc:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80067be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067c6:	f013 0f02 	tst.w	r3, #2
 80067ca:	d10a      	bne.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x278>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067cc:	f7fc ff32 	bl	8003634 <HAL_GetTick>
 80067d0:	1b40      	subs	r0, r0, r5
 80067d2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80067d6:	4298      	cmp	r0, r3
 80067d8:	d9f1      	bls.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x254>
              ret = HAL_TIMEOUT;
 80067da:	2503      	movs	r5, #3
 80067dc:	e70c      	b.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 80067de:	4635      	mov	r5, r6
 80067e0:	e70a      	b.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 80067e2:	4635      	mov	r5, r6
 80067e4:	e708      	b.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80067e6:	6a20      	ldr	r0, [r4, #32]
 80067e8:	f7ff fdda 	bl	80063a0 <LL_RCC_SetI2CClockSource>
 80067ec:	e747      	b.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x114>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80067ee:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80067f0:	f7ff fdd6 	bl	80063a0 <LL_RCC_SetI2CClockSource>
 80067f4:	e748      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80067f6:	68cb      	ldr	r3, [r1, #12]
 80067f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80067fc:	60cb      	str	r3, [r1, #12]
 80067fe:	e756      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x144>
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8006800:	1d20      	adds	r0, r4, #4
 8006802:	f7ff fe24 	bl	800644e <RCCEx_PLLSAI1_ConfigNQ>
      if (ret != HAL_OK)
 8006806:	2800      	cmp	r0, #0
 8006808:	f43f af56 	beq.w	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x14e>
        status = ret;
 800680c:	4605      	mov	r5, r0
 800680e:	e753      	b.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006810:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006814:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006818:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 800681c:	f021 4140 	bic.w	r1, r1, #3221225472	@ 0xc0000000
 8006820:	f8c2 1088 	str.w	r1, [r2, #136]	@ 0x88
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8006824:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8006828:	f021 6140 	bic.w	r1, r1, #201326592	@ 0xc000000
 800682c:	430b      	orrs	r3, r1
 800682e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 8006832:	e758      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006834:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006838:	68d3      	ldr	r3, [r2, #12]
 800683a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800683e:	60d3      	str	r3, [r2, #12]
 8006840:	e756      	b.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x186>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006842:	68cb      	ldr	r3, [r1, #12]
 8006844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006848:	60cb      	str	r3, [r1, #12]
 800684a:	e764      	b.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800684c:	1d20      	adds	r0, r4, #4
 800684e:	f7ff fe45 	bl	80064dc <RCCEx_PLLSAI1_ConfigNR>
      if (ret != HAL_OK)
 8006852:	2800      	cmp	r0, #0
 8006854:	f43f af64 	beq.w	8006720 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        status = ret;
 8006858:	4605      	mov	r5, r0
 800685a:	e761      	b.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x1b6>

0800685c <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 800685c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006860:	6813      	ldr	r3, [r2, #0]
 8006862:	f043 0304 	orr.w	r3, r3, #4
 8006866:	6013      	str	r3, [r2, #0]
}
 8006868:	4770      	bx	lr
	...

0800686c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800686c:	b538      	push	{r3, r4, r5, lr}
 800686e:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006870:	6803      	ldr	r3, [r0, #0]
 8006872:	4a0a      	ldr	r2, [pc, #40]	@ (800689c <HAL_RTC_WaitForSynchro+0x30>)
 8006874:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006876:	f7fc fedd 	bl	8003634 <HAL_GetTick>
 800687a:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800687c:	6823      	ldr	r3, [r4, #0]
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	f013 0f20 	tst.w	r3, #32
 8006884:	d107      	bne.n	8006896 <HAL_RTC_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006886:	f7fc fed5 	bl	8003634 <HAL_GetTick>
 800688a:	1b40      	subs	r0, r0, r5
 800688c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8006890:	d9f4      	bls.n	800687c <HAL_RTC_WaitForSynchro+0x10>
    {
      return HAL_TIMEOUT;
 8006892:	2003      	movs	r0, #3
 8006894:	e000      	b.n	8006898 <HAL_RTC_WaitForSynchro+0x2c>
    }
  }

  return HAL_OK;
 8006896:	2000      	movs	r0, #0
}
 8006898:	bd38      	pop	{r3, r4, r5, pc}
 800689a:	bf00      	nop
 800689c:	0001ff5f 	.word	0x0001ff5f

080068a0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80068a0:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80068a2:	6803      	ldr	r3, [r0, #0]
 80068a4:	68da      	ldr	r2, [r3, #12]
 80068a6:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80068aa:	d002      	beq.n	80068b2 <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 80068ac:	2500      	movs	r5, #0
      }
    }
  }

  return status;
}
 80068ae:	4628      	mov	r0, r5
 80068b0:	bd70      	pop	{r4, r5, r6, pc}
 80068b2:	4604      	mov	r4, r0
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80068b4:	68da      	ldr	r2, [r3, #12]
 80068b6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80068ba:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80068bc:	f7fc feba 	bl	8003634 <HAL_GetTick>
 80068c0:	4606      	mov	r6, r0
  HAL_StatusTypeDef status = HAL_OK;
 80068c2:	2500      	movs	r5, #0
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80068c4:	6823      	ldr	r3, [r4, #0]
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80068cc:	d1ef      	bne.n	80068ae <RTC_EnterInitMode+0xe>
 80068ce:	2d00      	cmp	r5, #0
 80068d0:	d1ed      	bne.n	80068ae <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80068d2:	f7fc feaf 	bl	8003634 <HAL_GetTick>
 80068d6:	1b83      	subs	r3, r0, r6
 80068d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80068dc:	d9f2      	bls.n	80068c4 <RTC_EnterInitMode+0x24>
        hrtc->State = HAL_RTC_STATE_ERROR;
 80068de:	2304      	movs	r3, #4
 80068e0:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
        status = HAL_ERROR;
 80068e4:	2501      	movs	r5, #1
 80068e6:	e7ed      	b.n	80068c4 <RTC_EnterInitMode+0x24>

080068e8 <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80068e8:	6802      	ldr	r2, [r0, #0]
 80068ea:	68d3      	ldr	r3, [r2, #12]
 80068ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068f0:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80068f2:	6803      	ldr	r3, [r0, #0]
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	f013 0f20 	tst.w	r3, #32
 80068fa:	d001      	beq.n	8006900 <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 80068fc:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 80068fe:	4770      	bx	lr
{
 8006900:	b510      	push	{r4, lr}
 8006902:	4604      	mov	r4, r0
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006904:	f7ff ffb2 	bl	800686c <HAL_RTC_WaitForSynchro>
 8006908:	b118      	cbz	r0, 8006912 <RTC_ExitInitMode+0x2a>
      hrtc->State = HAL_RTC_STATE_ERROR;
 800690a:	2304      	movs	r3, #4
 800690c:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
      status = HAL_ERROR;
 8006910:	2001      	movs	r0, #1
}
 8006912:	bd10      	pop	{r4, pc}

08006914 <HAL_RTC_Init>:
  if (hrtc == NULL)
 8006914:	2800      	cmp	r0, #0
 8006916:	d050      	beq.n	80069ba <HAL_RTC_Init+0xa6>
{
 8006918:	b538      	push	{r3, r4, r5, lr}
 800691a:	4604      	mov	r4, r0
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800691c:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8006920:	b163      	cbz	r3, 800693c <HAL_RTC_Init+0x28>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006922:	2302      	movs	r3, #2
 8006924:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006928:	6823      	ldr	r3, [r4, #0]
 800692a:	68da      	ldr	r2, [r3, #12]
 800692c:	f012 0f10 	tst.w	r2, #16
 8006930:	d009      	beq.n	8006946 <HAL_RTC_Init+0x32>
    status = HAL_OK;
 8006932:	2000      	movs	r0, #0
    hrtc->State = HAL_RTC_STATE_READY;
 8006934:	2301      	movs	r3, #1
 8006936:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
}
 800693a:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Lock = HAL_UNLOCKED;
 800693c:	f880 3020 	strb.w	r3, [r0, #32]
    HAL_RTC_MspInit(hrtc);
 8006940:	f7fd fe02 	bl	8004548 <HAL_RTC_MspInit>
 8006944:	e7ed      	b.n	8006922 <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006946:	22ca      	movs	r2, #202	@ 0xca
 8006948:	625a      	str	r2, [r3, #36]	@ 0x24
 800694a:	6823      	ldr	r3, [r4, #0]
 800694c:	2253      	movs	r2, #83	@ 0x53
 800694e:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 8006950:	4620      	mov	r0, r4
 8006952:	f7ff ffa5 	bl	80068a0 <RTC_EnterInitMode>
    if (status == HAL_OK)
 8006956:	b128      	cbz	r0, 8006964 <HAL_RTC_Init+0x50>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006958:	6823      	ldr	r3, [r4, #0]
 800695a:	22ff      	movs	r2, #255	@ 0xff
 800695c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 800695e:	2800      	cmp	r0, #0
 8006960:	d1eb      	bne.n	800693a <HAL_RTC_Init+0x26>
 8006962:	e7e7      	b.n	8006934 <HAL_RTC_Init+0x20>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006964:	6822      	ldr	r2, [r4, #0]
 8006966:	6893      	ldr	r3, [r2, #8]
 8006968:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800696c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006970:	6093      	str	r3, [r2, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006972:	6821      	ldr	r1, [r4, #0]
 8006974:	688a      	ldr	r2, [r1, #8]
 8006976:	6863      	ldr	r3, [r4, #4]
 8006978:	6920      	ldr	r0, [r4, #16]
 800697a:	4303      	orrs	r3, r0
 800697c:	69a0      	ldr	r0, [r4, #24]
 800697e:	4303      	orrs	r3, r0
 8006980:	4313      	orrs	r3, r2
 8006982:	608b      	str	r3, [r1, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006984:	6823      	ldr	r3, [r4, #0]
 8006986:	68e2      	ldr	r2, [r4, #12]
 8006988:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800698a:	6822      	ldr	r2, [r4, #0]
 800698c:	6913      	ldr	r3, [r2, #16]
 800698e:	68a1      	ldr	r1, [r4, #8]
 8006990:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8006994:	6113      	str	r3, [r2, #16]
      status = RTC_ExitInitMode(hrtc);
 8006996:	4620      	mov	r0, r4
 8006998:	f7ff ffa6 	bl	80068e8 <RTC_ExitInitMode>
    if (status == HAL_OK)
 800699c:	2800      	cmp	r0, #0
 800699e:	d1db      	bne.n	8006958 <HAL_RTC_Init+0x44>
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80069a0:	6822      	ldr	r2, [r4, #0]
 80069a2:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80069a4:	f023 0303 	bic.w	r3, r3, #3
 80069a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80069aa:	6821      	ldr	r1, [r4, #0]
 80069ac:	6ccb      	ldr	r3, [r1, #76]	@ 0x4c
 80069ae:	69e2      	ldr	r2, [r4, #28]
 80069b0:	6965      	ldr	r5, [r4, #20]
 80069b2:	432a      	orrs	r2, r5
 80069b4:	4313      	orrs	r3, r2
 80069b6:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80069b8:	e7ce      	b.n	8006958 <HAL_RTC_Init+0x44>
    return HAL_ERROR;
 80069ba:	2001      	movs	r0, #1
}
 80069bc:	4770      	bx	lr
	...

080069c0 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80069c0:	b410      	push	{r4}
 80069c2:	b083      	sub	sp, #12
 80069c4:	4684      	mov	ip, r0
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80069c6:	4b46      	ldr	r3, [pc, #280]	@ (8006ae0 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>)
 80069c8:	6818      	ldr	r0, [r3, #0]
 80069ca:	4b46      	ldr	r3, [pc, #280]	@ (8006ae4 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80069cc:	fba3 3000 	umull	r3, r0, r3, r0
 80069d0:	0ac0      	lsrs	r0, r0, #11
 80069d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80069d6:	fb03 f000 	mul.w	r0, r3, r0
 80069da:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80069dc:	f89c 3020 	ldrb.w	r3, [ip, #32]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d07a      	beq.n	8006ada <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 80069e4:	2301      	movs	r3, #1
 80069e6:	f88c 3020 	strb.w	r3, [ip, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80069ea:	2302      	movs	r3, #2
 80069ec:	f88c 3021 	strb.w	r3, [ip, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80069f0:	f8dc 3000 	ldr.w	r3, [ip]
 80069f4:	24ca      	movs	r4, #202	@ 0xca
 80069f6:	625c      	str	r4, [r3, #36]	@ 0x24
 80069f8:	f8dc 3000 	ldr.w	r3, [ip]
 80069fc:	2453      	movs	r4, #83	@ 0x53
 80069fe:	625c      	str	r4, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8006a00:	f8dc 4000 	ldr.w	r4, [ip]
 8006a04:	68a3      	ldr	r3, [r4, #8]
 8006a06:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8006a0a:	d009      	beq.n	8006a20 <HAL_RTCEx_SetWakeUpTimer_IT+0x60>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8006a0c:	9b01      	ldr	r3, [sp, #4]
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	9301      	str	r3, [sp, #4]
      if (count == 0U)
 8006a12:	9b01      	ldr	r3, [sp, #4]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d049      	beq.n	8006aac <HAL_RTCEx_SetWakeUpTimer_IT+0xec>
        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);

        return HAL_TIMEOUT;
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8006a18:	68e3      	ldr	r3, [r4, #12]
 8006a1a:	f013 0f04 	tst.w	r3, #4
 8006a1e:	d1f5      	bne.n	8006a0c <HAL_RTCEx_SetWakeUpTimer_IT+0x4c>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8006a20:	68a3      	ldr	r3, [r4, #8]
 8006a22:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a26:	60a3      	str	r3, [r4, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8006a28:	f8dc 4000 	ldr.w	r4, [ip]
 8006a2c:	68e3      	ldr	r3, [r4, #12]
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	f463 6390 	orn	r3, r3, #1152	@ 0x480
 8006a34:	60e3      	str	r3, [r4, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006a36:	9001      	str	r0, [sp, #4]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8006a38:	9b01      	ldr	r3, [sp, #4]
 8006a3a:	3b01      	subs	r3, #1
 8006a3c:	9301      	str	r3, [sp, #4]
    if (count == 0U)
 8006a3e:	9b01      	ldr	r3, [sp, #4]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d03c      	beq.n	8006abe <HAL_RTCEx_SetWakeUpTimer_IT+0xfe>
      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);

      return HAL_TIMEOUT;
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8006a44:	f8dc 3000 	ldr.w	r3, [ip]
 8006a48:	68d8      	ldr	r0, [r3, #12]
 8006a4a:	f010 0f04 	tst.w	r0, #4
 8006a4e:	d0f3      	beq.n	8006a38 <HAL_RTCEx_SetWakeUpTimer_IT+0x78>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8006a50:	6898      	ldr	r0, [r3, #8]
 8006a52:	f020 0007 	bic.w	r0, r0, #7
 8006a56:	6098      	str	r0, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8006a58:	f8dc 0000 	ldr.w	r0, [ip]
 8006a5c:	6883      	ldr	r3, [r0, #8]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	6083      	str	r3, [r0, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8006a62:	f8dc 3000 	ldr.w	r3, [ip]
 8006a66:	6159      	str	r1, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8006a68:	4b1f      	ldr	r3, [pc, #124]	@ (8006ae8 <HAL_RTCEx_SetWakeUpTimer_IT+0x128>)
 8006a6a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8006a6e:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8006a72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8006a7c:	601a      	str	r2, [r3, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8006a7e:	f8dc 2000 	ldr.w	r2, [ip]
 8006a82:	6893      	ldr	r3, [r2, #8]
 8006a84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a88:	6093      	str	r3, [r2, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8006a8a:	f8dc 2000 	ldr.w	r2, [ip]
 8006a8e:	6893      	ldr	r3, [r2, #8]
 8006a90:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006a94:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a96:	f8dc 3000 	ldr.w	r3, [ip]
 8006a9a:	22ff      	movs	r2, #255	@ 0xff
 8006a9c:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	f88c 3021 	strb.w	r3, [ip, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006aa4:	2000      	movs	r0, #0
 8006aa6:	f88c 0020 	strb.w	r0, [ip, #32]

  return HAL_OK;
 8006aaa:	e012      	b.n	8006ad2 <HAL_RTCEx_SetWakeUpTimer_IT+0x112>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006aac:	23ff      	movs	r3, #255	@ 0xff
 8006aae:	6263      	str	r3, [r4, #36]	@ 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006ab0:	2003      	movs	r0, #3
 8006ab2:	f88c 0021 	strb.w	r0, [ip, #33]	@ 0x21
        __HAL_UNLOCK(hrtc);
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	f88c 3020 	strb.w	r3, [ip, #32]
        return HAL_TIMEOUT;
 8006abc:	e009      	b.n	8006ad2 <HAL_RTCEx_SetWakeUpTimer_IT+0x112>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006abe:	f8dc 3000 	ldr.w	r3, [ip]
 8006ac2:	22ff      	movs	r2, #255	@ 0xff
 8006ac4:	625a      	str	r2, [r3, #36]	@ 0x24
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006ac6:	2003      	movs	r0, #3
 8006ac8:	f88c 0021 	strb.w	r0, [ip, #33]	@ 0x21
      __HAL_UNLOCK(hrtc);
 8006acc:	2300      	movs	r3, #0
 8006ace:	f88c 3020 	strb.w	r3, [ip, #32]
}
 8006ad2:	b003      	add	sp, #12
 8006ad4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ad8:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 8006ada:	2002      	movs	r0, #2
 8006adc:	e7f9      	b.n	8006ad2 <HAL_RTCEx_SetWakeUpTimer_IT+0x112>
 8006ade:	bf00      	nop
 8006ae0:	20000054 	.word	0x20000054
 8006ae4:	10624dd3 	.word	0x10624dd3
 8006ae8:	58000800 	.word	0x58000800

08006aec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006aec:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aee:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006af0:	6a03      	ldr	r3, [r0, #32]
 8006af2:	f023 0301 	bic.w	r3, r3, #1
 8006af6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006af8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006afa:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006afc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b00:	f023 0373 	bic.w	r3, r3, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b04:	680d      	ldr	r5, [r1, #0]
 8006b06:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b08:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b0c:	688b      	ldr	r3, [r1, #8]
 8006b0e:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b10:	4a14      	ldr	r2, [pc, #80]	@ (8006b64 <TIM_OC1_SetConfig+0x78>)
 8006b12:	4290      	cmp	r0, r2
 8006b14:	d007      	beq.n	8006b26 <TIM_OC1_SetConfig+0x3a>
 8006b16:	f502 52e0 	add.w	r2, r2, #7168	@ 0x1c00
 8006b1a:	4290      	cmp	r0, r2
 8006b1c:	d003      	beq.n	8006b26 <TIM_OC1_SetConfig+0x3a>
 8006b1e:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8006b22:	4290      	cmp	r0, r2
 8006b24:	d105      	bne.n	8006b32 <TIM_OC1_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b26:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b2a:	68ca      	ldr	r2, [r1, #12]
 8006b2c:	431a      	orrs	r2, r3
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b2e:	f022 0304 	bic.w	r3, r2, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b32:	4a0c      	ldr	r2, [pc, #48]	@ (8006b64 <TIM_OC1_SetConfig+0x78>)
 8006b34:	4290      	cmp	r0, r2
 8006b36:	d007      	beq.n	8006b48 <TIM_OC1_SetConfig+0x5c>
 8006b38:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8006b3c:	4290      	cmp	r0, r2
 8006b3e:	d003      	beq.n	8006b48 <TIM_OC1_SetConfig+0x5c>
 8006b40:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006b44:	4290      	cmp	r0, r2
 8006b46:	d105      	bne.n	8006b54 <TIM_OC1_SetConfig+0x68>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b48:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b4c:	694a      	ldr	r2, [r1, #20]
 8006b4e:	4322      	orrs	r2, r4
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b50:	698c      	ldr	r4, [r1, #24]
 8006b52:	4314      	orrs	r4, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b54:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b56:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b58:	684a      	ldr	r2, [r1, #4]
 8006b5a:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b5c:	6203      	str	r3, [r0, #32]
}
 8006b5e:	bc30      	pop	{r4, r5}
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop
 8006b64:	40012c00 	.word	0x40012c00

08006b68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b68:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b6a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b6c:	6a02      	ldr	r2, [r0, #32]
 8006b6e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b72:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b74:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b76:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b78:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006b7c:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b80:	680d      	ldr	r5, [r1, #0]
 8006b82:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b88:	688a      	ldr	r2, [r1, #8]
 8006b8a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b8e:	4a10      	ldr	r2, [pc, #64]	@ (8006bd0 <TIM_OC3_SetConfig+0x68>)
 8006b90:	4290      	cmp	r0, r2
 8006b92:	d007      	beq.n	8006ba4 <TIM_OC3_SetConfig+0x3c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b94:	4a0f      	ldr	r2, [pc, #60]	@ (8006bd4 <TIM_OC3_SetConfig+0x6c>)
 8006b96:	4290      	cmp	r0, r2
 8006b98:	d00b      	beq.n	8006bb2 <TIM_OC3_SetConfig+0x4a>
 8006b9a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006b9e:	4290      	cmp	r0, r2
 8006ba0:	d10f      	bne.n	8006bc2 <TIM_OC3_SetConfig+0x5a>
 8006ba2:	e006      	b.n	8006bb2 <TIM_OC3_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC3NP;
 8006ba4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ba8:	68ca      	ldr	r2, [r1, #12]
 8006baa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8006bae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bb2:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bb6:	694a      	ldr	r2, [r1, #20]
 8006bb8:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bbc:	698a      	ldr	r2, [r1, #24]
 8006bbe:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bc2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bc4:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006bc6:	684a      	ldr	r2, [r1, #4]
 8006bc8:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bca:	6203      	str	r3, [r0, #32]
}
 8006bcc:	bc30      	pop	{r4, r5}
 8006bce:	4770      	bx	lr
 8006bd0:	40012c00 	.word	0x40012c00
 8006bd4:	40014400 	.word	0x40014400

08006bd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bd8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bda:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bdc:	6a03      	ldr	r3, [r0, #32]
 8006bde:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006be2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006be4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006be6:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006be8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006bec:	f423 43e6 	bic.w	r3, r3, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bf0:	680d      	ldr	r5, [r1, #0]
 8006bf2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bf6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bfa:	688d      	ldr	r5, [r1, #8]
 8006bfc:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c00:	4d0b      	ldr	r5, [pc, #44]	@ (8006c30 <TIM_OC4_SetConfig+0x58>)
 8006c02:	42a8      	cmp	r0, r5
 8006c04:	d007      	beq.n	8006c16 <TIM_OC4_SetConfig+0x3e>
 8006c06:	f505 55c0 	add.w	r5, r5, #6144	@ 0x1800
 8006c0a:	42a8      	cmp	r0, r5
 8006c0c:	d003      	beq.n	8006c16 <TIM_OC4_SetConfig+0x3e>
 8006c0e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006c12:	42a8      	cmp	r0, r5
 8006c14:	d104      	bne.n	8006c20 <TIM_OC4_SetConfig+0x48>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c16:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c1a:	694d      	ldr	r5, [r1, #20]
 8006c1c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c20:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c22:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c24:	684b      	ldr	r3, [r1, #4]
 8006c26:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c28:	6202      	str	r2, [r0, #32]
}
 8006c2a:	bc30      	pop	{r4, r5}
 8006c2c:	4770      	bx	lr
 8006c2e:	bf00      	nop
 8006c30:	40012c00 	.word	0x40012c00

08006c34 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006c34:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c36:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006c38:	6a02      	ldr	r2, [r0, #32]
 8006c3a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006c3e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c40:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c42:	6d42      	ldr	r2, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006c44:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006c48:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c4c:	680d      	ldr	r5, [r1, #0]
 8006c4e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006c50:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006c54:	688d      	ldr	r5, [r1, #8]
 8006c56:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c5a:	4d0b      	ldr	r5, [pc, #44]	@ (8006c88 <TIM_OC5_SetConfig+0x54>)
 8006c5c:	42a8      	cmp	r0, r5
 8006c5e:	d007      	beq.n	8006c70 <TIM_OC5_SetConfig+0x3c>
 8006c60:	f505 55c0 	add.w	r5, r5, #6144	@ 0x1800
 8006c64:	42a8      	cmp	r0, r5
 8006c66:	d003      	beq.n	8006c70 <TIM_OC5_SetConfig+0x3c>
 8006c68:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006c6c:	42a8      	cmp	r0, r5
 8006c6e:	d104      	bne.n	8006c7a <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006c70:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c74:	694d      	ldr	r5, [r1, #20]
 8006c76:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c7a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c7c:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c7e:	684a      	ldr	r2, [r1, #4]
 8006c80:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c82:	6203      	str	r3, [r0, #32]
}
 8006c84:	bc30      	pop	{r4, r5}
 8006c86:	4770      	bx	lr
 8006c88:	40012c00 	.word	0x40012c00

08006c8c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006c8c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c8e:	6a02      	ldr	r2, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006c90:	6a03      	ldr	r3, [r0, #32]
 8006c92:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006c96:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c98:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c9a:	6d43      	ldr	r3, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006c9c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ca0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ca4:	680d      	ldr	r5, [r1, #0]
 8006ca6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006caa:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006cae:	688d      	ldr	r5, [r1, #8]
 8006cb0:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cb4:	4d0b      	ldr	r5, [pc, #44]	@ (8006ce4 <TIM_OC6_SetConfig+0x58>)
 8006cb6:	42a8      	cmp	r0, r5
 8006cb8:	d007      	beq.n	8006cca <TIM_OC6_SetConfig+0x3e>
 8006cba:	f505 55c0 	add.w	r5, r5, #6144	@ 0x1800
 8006cbe:	42a8      	cmp	r0, r5
 8006cc0:	d003      	beq.n	8006cca <TIM_OC6_SetConfig+0x3e>
 8006cc2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006cc6:	42a8      	cmp	r0, r5
 8006cc8:	d104      	bne.n	8006cd4 <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006cca:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006cce:	694d      	ldr	r5, [r1, #20]
 8006cd0:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cd4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006cd6:	6543      	str	r3, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006cd8:	684b      	ldr	r3, [r1, #4]
 8006cda:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cdc:	6202      	str	r2, [r0, #32]
}
 8006cde:	bc30      	pop	{r4, r5}
 8006ce0:	4770      	bx	lr
 8006ce2:	bf00      	nop
 8006ce4:	40012c00 	.word	0x40012c00

08006ce8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ce8:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006cea:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cec:	6a04      	ldr	r4, [r0, #32]
 8006cee:	f024 0401 	bic.w	r4, r4, #1
 8006cf2:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cf4:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006cf6:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006cfa:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cfe:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8006d02:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d04:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006d06:	6203      	str	r3, [r0, #32]
}
 8006d08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d0c:	4770      	bx	lr

08006d0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d0e:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006d10:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d12:	6a04      	ldr	r4, [r0, #32]
 8006d14:	f024 0410 	bic.w	r4, r4, #16
 8006d18:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d1a:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d1c:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d20:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d24:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d28:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d2c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006d2e:	6203      	str	r3, [r0, #32]
}
 8006d30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d34:	4770      	bx	lr

08006d36 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d36:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d38:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006d3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d40:	430b      	orrs	r3, r1
 8006d42:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d46:	6083      	str	r3, [r0, #8]
}
 8006d48:	4770      	bx	lr

08006d4a <HAL_TIM_OC_MspInit>:
}
 8006d4a:	4770      	bx	lr

08006d4c <HAL_TIM_OnePulse_MspInit>:
}
 8006d4c:	4770      	bx	lr

08006d4e <HAL_TIM_PeriodElapsedCallback>:
}
 8006d4e:	4770      	bx	lr

08006d50 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8006d50:	4770      	bx	lr

08006d52 <HAL_TIM_IC_CaptureCallback>:
}
 8006d52:	4770      	bx	lr

08006d54 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8006d54:	4770      	bx	lr

08006d56 <HAL_TIM_TriggerCallback>:
}
 8006d56:	4770      	bx	lr

08006d58 <HAL_TIM_IRQHandler>:
{
 8006d58:	b570      	push	{r4, r5, r6, lr}
 8006d5a:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8006d5c:	6803      	ldr	r3, [r0, #0]
 8006d5e:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006d60:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006d62:	f015 0f02 	tst.w	r5, #2
 8006d66:	d010      	beq.n	8006d8a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006d68:	f016 0f02 	tst.w	r6, #2
 8006d6c:	d00d      	beq.n	8006d8a <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006d6e:	f06f 0202 	mvn.w	r2, #2
 8006d72:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006d74:	2301      	movs	r3, #1
 8006d76:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006d78:	6803      	ldr	r3, [r0, #0]
 8006d7a:	699b      	ldr	r3, [r3, #24]
 8006d7c:	f013 0f03 	tst.w	r3, #3
 8006d80:	d064      	beq.n	8006e4c <HAL_TIM_IRQHandler+0xf4>
          HAL_TIM_IC_CaptureCallback(htim);
 8006d82:	f7ff ffe6 	bl	8006d52 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d86:	2300      	movs	r3, #0
 8006d88:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006d8a:	f015 0f04 	tst.w	r5, #4
 8006d8e:	d012      	beq.n	8006db6 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006d90:	f016 0f04 	tst.w	r6, #4
 8006d94:	d00f      	beq.n	8006db6 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006d96:	6823      	ldr	r3, [r4, #0]
 8006d98:	f06f 0204 	mvn.w	r2, #4
 8006d9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d9e:	2302      	movs	r3, #2
 8006da0:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006da2:	6823      	ldr	r3, [r4, #0]
 8006da4:	699b      	ldr	r3, [r3, #24]
 8006da6:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8006daa:	d055      	beq.n	8006e58 <HAL_TIM_IRQHandler+0x100>
        HAL_TIM_IC_CaptureCallback(htim);
 8006dac:	4620      	mov	r0, r4
 8006dae:	f7ff ffd0 	bl	8006d52 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006db2:	2300      	movs	r3, #0
 8006db4:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006db6:	f015 0f08 	tst.w	r5, #8
 8006dba:	d012      	beq.n	8006de2 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006dbc:	f016 0f08 	tst.w	r6, #8
 8006dc0:	d00f      	beq.n	8006de2 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006dc2:	6823      	ldr	r3, [r4, #0]
 8006dc4:	f06f 0208 	mvn.w	r2, #8
 8006dc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006dca:	2304      	movs	r3, #4
 8006dcc:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006dce:	6823      	ldr	r3, [r4, #0]
 8006dd0:	69db      	ldr	r3, [r3, #28]
 8006dd2:	f013 0f03 	tst.w	r3, #3
 8006dd6:	d046      	beq.n	8006e66 <HAL_TIM_IRQHandler+0x10e>
        HAL_TIM_IC_CaptureCallback(htim);
 8006dd8:	4620      	mov	r0, r4
 8006dda:	f7ff ffba 	bl	8006d52 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dde:	2300      	movs	r3, #0
 8006de0:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006de2:	f015 0f10 	tst.w	r5, #16
 8006de6:	d012      	beq.n	8006e0e <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006de8:	f016 0f10 	tst.w	r6, #16
 8006dec:	d00f      	beq.n	8006e0e <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006dee:	6823      	ldr	r3, [r4, #0]
 8006df0:	f06f 0210 	mvn.w	r2, #16
 8006df4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006df6:	2308      	movs	r3, #8
 8006df8:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006dfa:	6823      	ldr	r3, [r4, #0]
 8006dfc:	69db      	ldr	r3, [r3, #28]
 8006dfe:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8006e02:	d037      	beq.n	8006e74 <HAL_TIM_IRQHandler+0x11c>
        HAL_TIM_IC_CaptureCallback(htim);
 8006e04:	4620      	mov	r0, r4
 8006e06:	f7ff ffa4 	bl	8006d52 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006e0e:	f015 0f01 	tst.w	r5, #1
 8006e12:	d002      	beq.n	8006e1a <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006e14:	f016 0f01 	tst.w	r6, #1
 8006e18:	d133      	bne.n	8006e82 <HAL_TIM_IRQHandler+0x12a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006e1a:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 8006e1e:	d002      	beq.n	8006e26 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e20:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8006e24:	d135      	bne.n	8006e92 <HAL_TIM_IRQHandler+0x13a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006e26:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8006e2a:	d002      	beq.n	8006e32 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e2c:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8006e30:	d137      	bne.n	8006ea2 <HAL_TIM_IRQHandler+0x14a>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006e32:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8006e36:	d002      	beq.n	8006e3e <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006e38:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8006e3c:	d139      	bne.n	8006eb2 <HAL_TIM_IRQHandler+0x15a>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006e3e:	f015 0f20 	tst.w	r5, #32
 8006e42:	d002      	beq.n	8006e4a <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006e44:	f016 0f20 	tst.w	r6, #32
 8006e48:	d13b      	bne.n	8006ec2 <HAL_TIM_IRQHandler+0x16a>
}
 8006e4a:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e4c:	f7ff ff80 	bl	8006d50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e50:	4620      	mov	r0, r4
 8006e52:	f7ff ff7f 	bl	8006d54 <HAL_TIM_PWM_PulseFinishedCallback>
 8006e56:	e796      	b.n	8006d86 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f7ff ff79 	bl	8006d50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e5e:	4620      	mov	r0, r4
 8006e60:	f7ff ff78 	bl	8006d54 <HAL_TIM_PWM_PulseFinishedCallback>
 8006e64:	e7a5      	b.n	8006db2 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e66:	4620      	mov	r0, r4
 8006e68:	f7ff ff72 	bl	8006d50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e6c:	4620      	mov	r0, r4
 8006e6e:	f7ff ff71 	bl	8006d54 <HAL_TIM_PWM_PulseFinishedCallback>
 8006e72:	e7b4      	b.n	8006dde <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e74:	4620      	mov	r0, r4
 8006e76:	f7ff ff6b 	bl	8006d50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	f7ff ff6a 	bl	8006d54 <HAL_TIM_PWM_PulseFinishedCallback>
 8006e80:	e7c3      	b.n	8006e0a <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006e82:	6823      	ldr	r3, [r4, #0]
 8006e84:	f06f 0201 	mvn.w	r2, #1
 8006e88:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e8a:	4620      	mov	r0, r4
 8006e8c:	f7ff ff5f 	bl	8006d4e <HAL_TIM_PeriodElapsedCallback>
 8006e90:	e7c3      	b.n	8006e1a <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006e92:	6823      	ldr	r3, [r4, #0]
 8006e94:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006e98:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006e9a:	4620      	mov	r0, r4
 8006e9c:	f000 fbdf 	bl	800765e <HAL_TIMEx_BreakCallback>
 8006ea0:	e7c1      	b.n	8006e26 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006ea2:	6823      	ldr	r3, [r4, #0]
 8006ea4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006ea8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006eaa:	4620      	mov	r0, r4
 8006eac:	f000 fbd8 	bl	8007660 <HAL_TIMEx_Break2Callback>
 8006eb0:	e7bf      	b.n	8006e32 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006eb2:	6823      	ldr	r3, [r4, #0]
 8006eb4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006eb8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006eba:	4620      	mov	r0, r4
 8006ebc:	f7ff ff4b 	bl	8006d56 <HAL_TIM_TriggerCallback>
 8006ec0:	e7bd      	b.n	8006e3e <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006ec2:	6823      	ldr	r3, [r4, #0]
 8006ec4:	f06f 0220 	mvn.w	r2, #32
 8006ec8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8006eca:	4620      	mov	r0, r4
 8006ecc:	f000 fbc6 	bl	800765c <HAL_TIMEx_CommutCallback>
}
 8006ed0:	e7bb      	b.n	8006e4a <HAL_TIM_IRQHandler+0xf2>
	...

08006ed4 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8006ed4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ed6:	4a1c      	ldr	r2, [pc, #112]	@ (8006f48 <TIM_Base_SetConfig+0x74>)
 8006ed8:	4290      	cmp	r0, r2
 8006eda:	d002      	beq.n	8006ee2 <TIM_Base_SetConfig+0xe>
 8006edc:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006ee0:	d103      	bne.n	8006eea <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ee2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006ee6:	684a      	ldr	r2, [r1, #4]
 8006ee8:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006eea:	4a17      	ldr	r2, [pc, #92]	@ (8006f48 <TIM_Base_SetConfig+0x74>)
 8006eec:	4290      	cmp	r0, r2
 8006eee:	d00a      	beq.n	8006f06 <TIM_Base_SetConfig+0x32>
 8006ef0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006ef4:	d007      	beq.n	8006f06 <TIM_Base_SetConfig+0x32>
 8006ef6:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8006efa:	4290      	cmp	r0, r2
 8006efc:	d003      	beq.n	8006f06 <TIM_Base_SetConfig+0x32>
 8006efe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006f02:	4290      	cmp	r0, r2
 8006f04:	d103      	bne.n	8006f0e <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f0a:	68ca      	ldr	r2, [r1, #12]
 8006f0c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f12:	694a      	ldr	r2, [r1, #20]
 8006f14:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f16:	688a      	ldr	r2, [r1, #8]
 8006f18:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006f1a:	680a      	ldr	r2, [r1, #0]
 8006f1c:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f1e:	4a0a      	ldr	r2, [pc, #40]	@ (8006f48 <TIM_Base_SetConfig+0x74>)
 8006f20:	4290      	cmp	r0, r2
 8006f22:	d007      	beq.n	8006f34 <TIM_Base_SetConfig+0x60>
 8006f24:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8006f28:	4290      	cmp	r0, r2
 8006f2a:	d003      	beq.n	8006f34 <TIM_Base_SetConfig+0x60>
 8006f2c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006f30:	4290      	cmp	r0, r2
 8006f32:	d101      	bne.n	8006f38 <TIM_Base_SetConfig+0x64>
    TIMx->RCR = Structure->RepetitionCounter;
 8006f34:	690a      	ldr	r2, [r1, #16]
 8006f36:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006f38:	6802      	ldr	r2, [r0, #0]
 8006f3a:	f042 0204 	orr.w	r2, r2, #4
 8006f3e:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8006f40:	2201      	movs	r2, #1
 8006f42:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8006f44:	6003      	str	r3, [r0, #0]
}
 8006f46:	4770      	bx	lr
 8006f48:	40012c00 	.word	0x40012c00

08006f4c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8006f4c:	b360      	cbz	r0, 8006fa8 <HAL_TIM_Base_Init+0x5c>
{
 8006f4e:	b510      	push	{r4, lr}
 8006f50:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8006f52:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006f56:	b313      	cbz	r3, 8006f9e <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8006f58:	2302      	movs	r3, #2
 8006f5a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f5e:	4621      	mov	r1, r4
 8006f60:	f851 0b04 	ldr.w	r0, [r1], #4
 8006f64:	f7ff ffb6 	bl	8006ed4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f6e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006f72:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006f76:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006f7a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8006f7e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f86:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006f8a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8006f8e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006f92:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006f96:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8006f9a:	2000      	movs	r0, #0
}
 8006f9c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8006f9e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006fa2:	f7fd fb0b 	bl	80045bc <HAL_TIM_Base_MspInit>
 8006fa6:	e7d7      	b.n	8006f58 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8006fa8:	2001      	movs	r0, #1
}
 8006faa:	4770      	bx	lr

08006fac <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8006fac:	b360      	cbz	r0, 8007008 <HAL_TIM_OC_Init+0x5c>
{
 8006fae:	b510      	push	{r4, lr}
 8006fb0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8006fb2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006fb6:	b313      	cbz	r3, 8006ffe <HAL_TIM_OC_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8006fb8:	2302      	movs	r3, #2
 8006fba:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006fbe:	4621      	mov	r1, r4
 8006fc0:	f851 0b04 	ldr.w	r0, [r1], #4
 8006fc4:	f7ff ff86 	bl	8006ed4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fce:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006fd2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006fd6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006fda:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8006fde:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006fe2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fe6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006fea:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8006fee:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006ff2:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006ff6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8006ffa:	2000      	movs	r0, #0
}
 8006ffc:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8006ffe:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 8007002:	f7ff fea2 	bl	8006d4a <HAL_TIM_OC_MspInit>
 8007006:	e7d7      	b.n	8006fb8 <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 8007008:	2001      	movs	r0, #1
}
 800700a:	4770      	bx	lr

0800700c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800700c:	b360      	cbz	r0, 8007068 <HAL_TIM_PWM_Init+0x5c>
{
 800700e:	b510      	push	{r4, lr}
 8007010:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8007012:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007016:	b313      	cbz	r3, 800705e <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8007018:	2302      	movs	r3, #2
 800701a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800701e:	4621      	mov	r1, r4
 8007020:	f851 0b04 	ldr.w	r0, [r1], #4
 8007024:	f7ff ff56 	bl	8006ed4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007028:	2301      	movs	r3, #1
 800702a:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800702e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8007032:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8007036:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800703a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800703e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007042:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007046:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800704a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800704e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8007052:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007056:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800705a:	2000      	movs	r0, #0
}
 800705c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800705e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8007062:	f7fd fae3 	bl	800462c <HAL_TIM_PWM_MspInit>
 8007066:	e7d7      	b.n	8007018 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8007068:	2001      	movs	r0, #1
}
 800706a:	4770      	bx	lr

0800706c <HAL_TIM_OnePulse_Init>:
  if (htim == NULL)
 800706c:	b350      	cbz	r0, 80070c4 <HAL_TIM_OnePulse_Init+0x58>
{
 800706e:	b538      	push	{r3, r4, r5, lr}
 8007070:	460d      	mov	r5, r1
 8007072:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8007074:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007078:	b1fb      	cbz	r3, 80070ba <HAL_TIM_OnePulse_Init+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 800707a:	2302      	movs	r3, #2
 800707c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007080:	4621      	mov	r1, r4
 8007082:	f851 0b04 	ldr.w	r0, [r1], #4
 8007086:	f7ff ff25 	bl	8006ed4 <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800708a:	6822      	ldr	r2, [r4, #0]
 800708c:	6813      	ldr	r3, [r2, #0]
 800708e:	f023 0308 	bic.w	r3, r3, #8
 8007092:	6013      	str	r3, [r2, #0]
  htim->Instance->CR1 |= OnePulseMode;
 8007094:	6822      	ldr	r2, [r4, #0]
 8007096:	6813      	ldr	r3, [r2, #0]
 8007098:	432b      	orrs	r3, r5
 800709a:	6013      	str	r3, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800709c:	2301      	movs	r3, #1
 800709e:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80070a2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80070a6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80070aa:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80070ae:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80070b2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80070b6:	2000      	movs	r0, #0
}
 80070b8:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 80070ba:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 80070be:	f7ff fe45 	bl	8006d4c <HAL_TIM_OnePulse_MspInit>
 80070c2:	e7da      	b.n	800707a <HAL_TIM_OnePulse_Init+0xe>
    return HAL_ERROR;
 80070c4:	2001      	movs	r0, #1
}
 80070c6:	4770      	bx	lr

080070c8 <TIM_OC2_SetConfig>:
{
 80070c8:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 80070ca:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070cc:	6a02      	ldr	r2, [r0, #32]
 80070ce:	f022 0210 	bic.w	r2, r2, #16
 80070d2:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80070d4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80070d6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80070d8:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80070dc:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070e0:	680d      	ldr	r5, [r1, #0]
 80070e2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80070e6:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80070ea:	688d      	ldr	r5, [r1, #8]
 80070ec:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80070f0:	4d10      	ldr	r5, [pc, #64]	@ (8007134 <TIM_OC2_SetConfig+0x6c>)
 80070f2:	42a8      	cmp	r0, r5
 80070f4:	d007      	beq.n	8007106 <TIM_OC2_SetConfig+0x3e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070f6:	4d10      	ldr	r5, [pc, #64]	@ (8007138 <TIM_OC2_SetConfig+0x70>)
 80070f8:	42a8      	cmp	r0, r5
 80070fa:	d00b      	beq.n	8007114 <TIM_OC2_SetConfig+0x4c>
 80070fc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007100:	42a8      	cmp	r0, r5
 8007102:	d10f      	bne.n	8007124 <TIM_OC2_SetConfig+0x5c>
 8007104:	e006      	b.n	8007114 <TIM_OC2_SetConfig+0x4c>
    tmpccer &= ~TIM_CCER_CC2NP;
 8007106:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800710a:	68cd      	ldr	r5, [r1, #12]
 800710c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8007110:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007114:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007118:	694d      	ldr	r5, [r1, #20]
 800711a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800711e:	698d      	ldr	r5, [r1, #24]
 8007120:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8007124:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007126:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8007128:	684a      	ldr	r2, [r1, #4]
 800712a:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800712c:	6203      	str	r3, [r0, #32]
}
 800712e:	bc30      	pop	{r4, r5}
 8007130:	4770      	bx	lr
 8007132:	bf00      	nop
 8007134:	40012c00 	.word	0x40012c00
 8007138:	40014400 	.word	0x40014400

0800713c <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 800713c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8007140:	2b01      	cmp	r3, #1
 8007142:	d036      	beq.n	80071b2 <HAL_TIM_OC_ConfigChannel+0x76>
{
 8007144:	b510      	push	{r4, lr}
 8007146:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8007148:	2301      	movs	r3, #1
 800714a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800714e:	2a14      	cmp	r2, #20
 8007150:	d82a      	bhi.n	80071a8 <HAL_TIM_OC_ConfigChannel+0x6c>
 8007152:	e8df f002 	tbb	[pc, r2]
 8007156:	290b      	.short	0x290b
 8007158:	29102929 	.word	0x29102929
 800715c:	29152929 	.word	0x29152929
 8007160:	291a2929 	.word	0x291a2929
 8007164:	291f2929 	.word	0x291f2929
 8007168:	2929      	.short	0x2929
 800716a:	24          	.byte	0x24
 800716b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800716c:	6800      	ldr	r0, [r0, #0]
 800716e:	f7ff fcbd 	bl	8006aec <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8007172:	2000      	movs	r0, #0
      break;
 8007174:	e019      	b.n	80071aa <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007176:	6800      	ldr	r0, [r0, #0]
 8007178:	f7ff ffa6 	bl	80070c8 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800717c:	2000      	movs	r0, #0
      break;
 800717e:	e014      	b.n	80071aa <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007180:	6800      	ldr	r0, [r0, #0]
 8007182:	f7ff fcf1 	bl	8006b68 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8007186:	2000      	movs	r0, #0
      break;
 8007188:	e00f      	b.n	80071aa <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800718a:	6800      	ldr	r0, [r0, #0]
 800718c:	f7ff fd24 	bl	8006bd8 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8007190:	2000      	movs	r0, #0
      break;
 8007192:	e00a      	b.n	80071aa <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007194:	6800      	ldr	r0, [r0, #0]
 8007196:	f7ff fd4d 	bl	8006c34 <TIM_OC5_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800719a:	2000      	movs	r0, #0
      break;
 800719c:	e005      	b.n	80071aa <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800719e:	6800      	ldr	r0, [r0, #0]
 80071a0:	f7ff fd74 	bl	8006c8c <TIM_OC6_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80071a4:	2000      	movs	r0, #0
      break;
 80071a6:	e000      	b.n	80071aa <HAL_TIM_OC_ConfigChannel+0x6e>
  switch (Channel)
 80071a8:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80071aa:	2300      	movs	r3, #0
 80071ac:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80071b0:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 80071b2:	2002      	movs	r0, #2
}
 80071b4:	4770      	bx	lr

080071b6 <HAL_TIM_PWM_ConfigChannel>:
{
 80071b6:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80071b8:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80071bc:	2b01      	cmp	r3, #1
 80071be:	f000 8095 	beq.w	80072ec <HAL_TIM_PWM_ConfigChannel+0x136>
 80071c2:	4604      	mov	r4, r0
 80071c4:	460d      	mov	r5, r1
 80071c6:	2301      	movs	r3, #1
 80071c8:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80071cc:	2a14      	cmp	r2, #20
 80071ce:	f200 8088 	bhi.w	80072e2 <HAL_TIM_PWM_ConfigChannel+0x12c>
 80071d2:	e8df f002 	tbb	[pc, r2]
 80071d6:	860b      	.short	0x860b
 80071d8:	861f8686 	.word	0x861f8686
 80071dc:	86348686 	.word	0x86348686
 80071e0:	86488686 	.word	0x86488686
 80071e4:	865d8686 	.word	0x865d8686
 80071e8:	8686      	.short	0x8686
 80071ea:	71          	.byte	0x71
 80071eb:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80071ec:	6800      	ldr	r0, [r0, #0]
 80071ee:	f7ff fc7d 	bl	8006aec <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80071f2:	6822      	ldr	r2, [r4, #0]
 80071f4:	6993      	ldr	r3, [r2, #24]
 80071f6:	f043 0308 	orr.w	r3, r3, #8
 80071fa:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80071fc:	6822      	ldr	r2, [r4, #0]
 80071fe:	6993      	ldr	r3, [r2, #24]
 8007200:	f023 0304 	bic.w	r3, r3, #4
 8007204:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007206:	6822      	ldr	r2, [r4, #0]
 8007208:	6993      	ldr	r3, [r2, #24]
 800720a:	6929      	ldr	r1, [r5, #16]
 800720c:	430b      	orrs	r3, r1
 800720e:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8007210:	2000      	movs	r0, #0
      break;
 8007212:	e067      	b.n	80072e4 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007214:	6800      	ldr	r0, [r0, #0]
 8007216:	f7ff ff57 	bl	80070c8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800721a:	6822      	ldr	r2, [r4, #0]
 800721c:	6993      	ldr	r3, [r2, #24]
 800721e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007222:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007224:	6822      	ldr	r2, [r4, #0]
 8007226:	6993      	ldr	r3, [r2, #24]
 8007228:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800722c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800722e:	6822      	ldr	r2, [r4, #0]
 8007230:	6993      	ldr	r3, [r2, #24]
 8007232:	6929      	ldr	r1, [r5, #16]
 8007234:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007238:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800723a:	2000      	movs	r0, #0
      break;
 800723c:	e052      	b.n	80072e4 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800723e:	6800      	ldr	r0, [r0, #0]
 8007240:	f7ff fc92 	bl	8006b68 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007244:	6822      	ldr	r2, [r4, #0]
 8007246:	69d3      	ldr	r3, [r2, #28]
 8007248:	f043 0308 	orr.w	r3, r3, #8
 800724c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800724e:	6822      	ldr	r2, [r4, #0]
 8007250:	69d3      	ldr	r3, [r2, #28]
 8007252:	f023 0304 	bic.w	r3, r3, #4
 8007256:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007258:	6822      	ldr	r2, [r4, #0]
 800725a:	69d3      	ldr	r3, [r2, #28]
 800725c:	6929      	ldr	r1, [r5, #16]
 800725e:	430b      	orrs	r3, r1
 8007260:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8007262:	2000      	movs	r0, #0
      break;
 8007264:	e03e      	b.n	80072e4 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007266:	6800      	ldr	r0, [r0, #0]
 8007268:	f7ff fcb6 	bl	8006bd8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800726c:	6822      	ldr	r2, [r4, #0]
 800726e:	69d3      	ldr	r3, [r2, #28]
 8007270:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007274:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007276:	6822      	ldr	r2, [r4, #0]
 8007278:	69d3      	ldr	r3, [r2, #28]
 800727a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800727e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007280:	6822      	ldr	r2, [r4, #0]
 8007282:	69d3      	ldr	r3, [r2, #28]
 8007284:	6929      	ldr	r1, [r5, #16]
 8007286:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800728a:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800728c:	2000      	movs	r0, #0
      break;
 800728e:	e029      	b.n	80072e4 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007290:	6800      	ldr	r0, [r0, #0]
 8007292:	f7ff fccf 	bl	8006c34 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007296:	6822      	ldr	r2, [r4, #0]
 8007298:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800729a:	f043 0308 	orr.w	r3, r3, #8
 800729e:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80072a0:	6822      	ldr	r2, [r4, #0]
 80072a2:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80072a4:	f023 0304 	bic.w	r3, r3, #4
 80072a8:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80072aa:	6822      	ldr	r2, [r4, #0]
 80072ac:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80072ae:	6929      	ldr	r1, [r5, #16]
 80072b0:	430b      	orrs	r3, r1
 80072b2:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 80072b4:	2000      	movs	r0, #0
      break;
 80072b6:	e015      	b.n	80072e4 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80072b8:	6800      	ldr	r0, [r0, #0]
 80072ba:	f7ff fce7 	bl	8006c8c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80072be:	6822      	ldr	r2, [r4, #0]
 80072c0:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80072c2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80072c6:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80072c8:	6822      	ldr	r2, [r4, #0]
 80072ca:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80072cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80072d0:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80072d2:	6822      	ldr	r2, [r4, #0]
 80072d4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80072d6:	6929      	ldr	r1, [r5, #16]
 80072d8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80072dc:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 80072de:	2000      	movs	r0, #0
      break;
 80072e0:	e000      	b.n	80072e4 <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 80072e2:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80072e4:	2300      	movs	r3, #0
 80072e6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80072ea:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80072ec:	2002      	movs	r0, #2
 80072ee:	e7fc      	b.n	80072ea <HAL_TIM_PWM_ConfigChannel+0x134>

080072f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80072f0:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80072f2:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072f4:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80072f8:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80072fc:	430a      	orrs	r2, r1
 80072fe:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007302:	6082      	str	r2, [r0, #8]
}
 8007304:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007308:	4770      	bx	lr
	...

0800730c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800730c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8007310:	2b01      	cmp	r3, #1
 8007312:	d076      	beq.n	8007402 <HAL_TIM_ConfigClockSource+0xf6>
{
 8007314:	b510      	push	{r4, lr}
 8007316:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8007318:	2301      	movs	r3, #1
 800731a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800731e:	2302      	movs	r3, #2
 8007320:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8007324:	6802      	ldr	r2, [r0, #0]
 8007326:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007328:	4b37      	ldr	r3, [pc, #220]	@ (8007408 <HAL_TIM_ConfigClockSource+0xfc>)
 800732a:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 800732c:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800732e:	680b      	ldr	r3, [r1, #0]
 8007330:	2b60      	cmp	r3, #96	@ 0x60
 8007332:	d04c      	beq.n	80073ce <HAL_TIM_ConfigClockSource+0xc2>
 8007334:	d823      	bhi.n	800737e <HAL_TIM_ConfigClockSource+0x72>
 8007336:	2b40      	cmp	r3, #64	@ 0x40
 8007338:	d054      	beq.n	80073e4 <HAL_TIM_ConfigClockSource+0xd8>
 800733a:	d811      	bhi.n	8007360 <HAL_TIM_ConfigClockSource+0x54>
 800733c:	2b20      	cmp	r3, #32
 800733e:	d003      	beq.n	8007348 <HAL_TIM_ConfigClockSource+0x3c>
 8007340:	d80a      	bhi.n	8007358 <HAL_TIM_ConfigClockSource+0x4c>
 8007342:	b10b      	cbz	r3, 8007348 <HAL_TIM_ConfigClockSource+0x3c>
 8007344:	2b10      	cmp	r3, #16
 8007346:	d105      	bne.n	8007354 <HAL_TIM_ConfigClockSource+0x48>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007348:	4619      	mov	r1, r3
 800734a:	6820      	ldr	r0, [r4, #0]
 800734c:	f7ff fcf3 	bl	8006d36 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8007350:	2000      	movs	r0, #0
      break;
 8007352:	e028      	b.n	80073a6 <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 8007354:	2001      	movs	r0, #1
 8007356:	e026      	b.n	80073a6 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8007358:	2b30      	cmp	r3, #48	@ 0x30
 800735a:	d0f5      	beq.n	8007348 <HAL_TIM_ConfigClockSource+0x3c>
      status = HAL_ERROR;
 800735c:	2001      	movs	r0, #1
 800735e:	e022      	b.n	80073a6 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8007360:	2b50      	cmp	r3, #80	@ 0x50
 8007362:	d10a      	bne.n	800737a <HAL_TIM_ConfigClockSource+0x6e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007364:	68ca      	ldr	r2, [r1, #12]
 8007366:	6849      	ldr	r1, [r1, #4]
 8007368:	6820      	ldr	r0, [r4, #0]
 800736a:	f7ff fcbd 	bl	8006ce8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800736e:	2150      	movs	r1, #80	@ 0x50
 8007370:	6820      	ldr	r0, [r4, #0]
 8007372:	f7ff fce0 	bl	8006d36 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8007376:	2000      	movs	r0, #0
      break;
 8007378:	e015      	b.n	80073a6 <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 800737a:	2001      	movs	r0, #1
 800737c:	e013      	b.n	80073a6 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 800737e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007382:	d03a      	beq.n	80073fa <HAL_TIM_ConfigClockSource+0xee>
 8007384:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007388:	d014      	beq.n	80073b4 <HAL_TIM_ConfigClockSource+0xa8>
 800738a:	2b70      	cmp	r3, #112	@ 0x70
 800738c:	d137      	bne.n	80073fe <HAL_TIM_ConfigClockSource+0xf2>
      TIM_ETR_SetConfig(htim->Instance,
 800738e:	68cb      	ldr	r3, [r1, #12]
 8007390:	684a      	ldr	r2, [r1, #4]
 8007392:	6889      	ldr	r1, [r1, #8]
 8007394:	6820      	ldr	r0, [r4, #0]
 8007396:	f7ff ffab 	bl	80072f0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800739a:	6822      	ldr	r2, [r4, #0]
 800739c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800739e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80073a2:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80073a4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80073a6:	2301      	movs	r3, #1
 80073a8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80073ac:	2300      	movs	r3, #0
 80073ae:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80073b2:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 80073b4:	68cb      	ldr	r3, [r1, #12]
 80073b6:	684a      	ldr	r2, [r1, #4]
 80073b8:	6889      	ldr	r1, [r1, #8]
 80073ba:	6820      	ldr	r0, [r4, #0]
 80073bc:	f7ff ff98 	bl	80072f0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073c0:	6822      	ldr	r2, [r4, #0]
 80073c2:	6893      	ldr	r3, [r2, #8]
 80073c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80073c8:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80073ca:	2000      	movs	r0, #0
      break;
 80073cc:	e7eb      	b.n	80073a6 <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80073ce:	68ca      	ldr	r2, [r1, #12]
 80073d0:	6849      	ldr	r1, [r1, #4]
 80073d2:	6820      	ldr	r0, [r4, #0]
 80073d4:	f7ff fc9b 	bl	8006d0e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073d8:	2160      	movs	r1, #96	@ 0x60
 80073da:	6820      	ldr	r0, [r4, #0]
 80073dc:	f7ff fcab 	bl	8006d36 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80073e0:	2000      	movs	r0, #0
      break;
 80073e2:	e7e0      	b.n	80073a6 <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073e4:	68ca      	ldr	r2, [r1, #12]
 80073e6:	6849      	ldr	r1, [r1, #4]
 80073e8:	6820      	ldr	r0, [r4, #0]
 80073ea:	f7ff fc7d 	bl	8006ce8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073ee:	2140      	movs	r1, #64	@ 0x40
 80073f0:	6820      	ldr	r0, [r4, #0]
 80073f2:	f7ff fca0 	bl	8006d36 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80073f6:	2000      	movs	r0, #0
      break;
 80073f8:	e7d5      	b.n	80073a6 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 80073fa:	2000      	movs	r0, #0
 80073fc:	e7d3      	b.n	80073a6 <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 80073fe:	2001      	movs	r0, #1
 8007400:	e7d1      	b.n	80073a6 <HAL_TIM_ConfigClockSource+0x9a>
  __HAL_LOCK(htim);
 8007402:	2002      	movs	r0, #2
}
 8007404:	4770      	bx	lr
 8007406:	bf00      	nop
 8007408:	ffce0088 	.word	0xffce0088

0800740c <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800740c:	f001 011f 	and.w	r1, r1, #31
 8007410:	f04f 0c01 	mov.w	ip, #1
 8007414:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007418:	6a03      	ldr	r3, [r0, #32]
 800741a:	ea23 030c 	bic.w	r3, r3, ip
 800741e:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007420:	6a03      	ldr	r3, [r0, #32]
 8007422:	408a      	lsls	r2, r1
 8007424:	4313      	orrs	r3, r2
 8007426:	6203      	str	r3, [r0, #32]
}
 8007428:	4770      	bx	lr
	...

0800742c <HAL_TIM_PWM_Start>:
{
 800742c:	b510      	push	{r4, lr}
 800742e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007430:	2910      	cmp	r1, #16
 8007432:	d83b      	bhi.n	80074ac <HAL_TIM_PWM_Start+0x80>
 8007434:	e8df f001 	tbb	[pc, r1]
 8007438:	3a3a3a09 	.word	0x3a3a3a09
 800743c:	3a3a3a1e 	.word	0x3a3a3a1e
 8007440:	3a3a3a25 	.word	0x3a3a3a25
 8007444:	3a3a3a2c 	.word	0x3a3a3a2c
 8007448:	33          	.byte	0x33
 8007449:	00          	.byte	0x00
 800744a:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 800744e:	b2db      	uxtb	r3, r3
 8007450:	3b01      	subs	r3, #1
 8007452:	bf18      	it	ne
 8007454:	2301      	movne	r3, #1
 8007456:	2b00      	cmp	r3, #0
 8007458:	d175      	bne.n	8007546 <HAL_TIM_PWM_Start+0x11a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800745a:	2910      	cmp	r1, #16
 800745c:	d861      	bhi.n	8007522 <HAL_TIM_PWM_Start+0xf6>
 800745e:	e8df f001 	tbb	[pc, r1]
 8007462:	602c      	.short	0x602c
 8007464:	60506060 	.word	0x60506060
 8007468:	60546060 	.word	0x60546060
 800746c:	60586060 	.word	0x60586060
 8007470:	6060      	.short	0x6060
 8007472:	5c          	.byte	0x5c
 8007473:	00          	.byte	0x00
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007474:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8007478:	b2db      	uxtb	r3, r3
 800747a:	3b01      	subs	r3, #1
 800747c:	bf18      	it	ne
 800747e:	2301      	movne	r3, #1
 8007480:	e7e9      	b.n	8007456 <HAL_TIM_PWM_Start+0x2a>
 8007482:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8007486:	b2db      	uxtb	r3, r3
 8007488:	3b01      	subs	r3, #1
 800748a:	bf18      	it	ne
 800748c:	2301      	movne	r3, #1
 800748e:	e7e2      	b.n	8007456 <HAL_TIM_PWM_Start+0x2a>
 8007490:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8007494:	b2db      	uxtb	r3, r3
 8007496:	3b01      	subs	r3, #1
 8007498:	bf18      	it	ne
 800749a:	2301      	movne	r3, #1
 800749c:	e7db      	b.n	8007456 <HAL_TIM_PWM_Start+0x2a>
 800749e:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	3b01      	subs	r3, #1
 80074a6:	bf18      	it	ne
 80074a8:	2301      	movne	r3, #1
 80074aa:	e7d4      	b.n	8007456 <HAL_TIM_PWM_Start+0x2a>
 80074ac:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	3b01      	subs	r3, #1
 80074b4:	bf18      	it	ne
 80074b6:	2301      	movne	r3, #1
 80074b8:	e7cd      	b.n	8007456 <HAL_TIM_PWM_Start+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074ba:	2302      	movs	r3, #2
 80074bc:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80074c0:	2201      	movs	r2, #1
 80074c2:	6820      	ldr	r0, [r4, #0]
 80074c4:	f7ff ffa2 	bl	800740c <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80074c8:	6823      	ldr	r3, [r4, #0]
 80074ca:	4a22      	ldr	r2, [pc, #136]	@ (8007554 <HAL_TIM_PWM_Start+0x128>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d007      	beq.n	80074e0 <HAL_TIM_PWM_Start+0xb4>
 80074d0:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d003      	beq.n	80074e0 <HAL_TIM_PWM_Start+0xb4>
 80074d8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80074dc:	4293      	cmp	r3, r2
 80074de:	d103      	bne.n	80074e8 <HAL_TIM_PWM_Start+0xbc>
    __HAL_TIM_MOE_ENABLE(htim);
 80074e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80074e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80074e6:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074e8:	6823      	ldr	r3, [r4, #0]
 80074ea:	4a1a      	ldr	r2, [pc, #104]	@ (8007554 <HAL_TIM_PWM_Start+0x128>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d01c      	beq.n	800752a <HAL_TIM_PWM_Start+0xfe>
 80074f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074f4:	d019      	beq.n	800752a <HAL_TIM_PWM_Start+0xfe>
    __HAL_TIM_ENABLE(htim);
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	f042 0201 	orr.w	r2, r2, #1
 80074fc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80074fe:	2000      	movs	r0, #0
 8007500:	e022      	b.n	8007548 <HAL_TIM_PWM_Start+0x11c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007502:	2302      	movs	r3, #2
 8007504:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8007508:	e7da      	b.n	80074c0 <HAL_TIM_PWM_Start+0x94>
 800750a:	2302      	movs	r3, #2
 800750c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8007510:	e7d6      	b.n	80074c0 <HAL_TIM_PWM_Start+0x94>
 8007512:	2302      	movs	r3, #2
 8007514:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8007518:	e7d2      	b.n	80074c0 <HAL_TIM_PWM_Start+0x94>
 800751a:	2302      	movs	r3, #2
 800751c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007520:	e7ce      	b.n	80074c0 <HAL_TIM_PWM_Start+0x94>
 8007522:	2302      	movs	r3, #2
 8007524:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007528:	e7ca      	b.n	80074c0 <HAL_TIM_PWM_Start+0x94>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800752a:	6899      	ldr	r1, [r3, #8]
 800752c:	4a0a      	ldr	r2, [pc, #40]	@ (8007558 <HAL_TIM_PWM_Start+0x12c>)
 800752e:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007530:	2a06      	cmp	r2, #6
 8007532:	d00a      	beq.n	800754a <HAL_TIM_PWM_Start+0x11e>
 8007534:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8007538:	d009      	beq.n	800754e <HAL_TIM_PWM_Start+0x122>
      __HAL_TIM_ENABLE(htim);
 800753a:	681a      	ldr	r2, [r3, #0]
 800753c:	f042 0201 	orr.w	r2, r2, #1
 8007540:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007542:	2000      	movs	r0, #0
 8007544:	e000      	b.n	8007548 <HAL_TIM_PWM_Start+0x11c>
    return HAL_ERROR;
 8007546:	2001      	movs	r0, #1
}
 8007548:	bd10      	pop	{r4, pc}
  return HAL_OK;
 800754a:	2000      	movs	r0, #0
 800754c:	e7fc      	b.n	8007548 <HAL_TIM_PWM_Start+0x11c>
 800754e:	2000      	movs	r0, #0
 8007550:	e7fa      	b.n	8007548 <HAL_TIM_PWM_Start+0x11c>
 8007552:	bf00      	nop
 8007554:	40012c00 	.word	0x40012c00
 8007558:	00010007 	.word	0x00010007

0800755c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800755c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8007560:	2a01      	cmp	r2, #1
 8007562:	d02b      	beq.n	80075bc <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 8007564:	b430      	push	{r4, r5}
 8007566:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8007568:	2201      	movs	r2, #1
 800756a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800756e:	2202      	movs	r2, #2
 8007570:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007574:	6800      	ldr	r0, [r0, #0]
 8007576:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007578:	6884      	ldr	r4, [r0, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800757a:	4d11      	ldr	r5, [pc, #68]	@ (80075c0 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 800757c:	42a8      	cmp	r0, r5
 800757e:	d018      	beq.n	80075b2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007580:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007584:	680d      	ldr	r5, [r1, #0]
 8007586:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007588:	6042      	str	r2, [r0, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	480c      	ldr	r0, [pc, #48]	@ (80075c0 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 800758e:	4282      	cmp	r2, r0
 8007590:	d002      	beq.n	8007598 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8007592:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8007596:	d104      	bne.n	80075a2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007598:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800759c:	6889      	ldr	r1, [r1, #8]
 800759e:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80075a0:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80075a8:	2000      	movs	r0, #0
 80075aa:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80075ae:	bc30      	pop	{r4, r5}
 80075b0:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 80075b2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80075b6:	684d      	ldr	r5, [r1, #4]
 80075b8:	432a      	orrs	r2, r5
 80075ba:	e7e1      	b.n	8007580 <HAL_TIMEx_MasterConfigSynchronization+0x24>
  __HAL_LOCK(htim);
 80075bc:	2002      	movs	r0, #2
}
 80075be:	4770      	bx	lr
 80075c0:	40012c00 	.word	0x40012c00

080075c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075c4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d043      	beq.n	8007654 <HAL_TIMEx_ConfigBreakDeadTime+0x90>
{
 80075cc:	b410      	push	{r4}
 80075ce:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 80075d0:	2301      	movs	r3, #1
 80075d2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80075d6:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80075d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075dc:	6888      	ldr	r0, [r1, #8]
 80075de:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80075e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80075e4:	6848      	ldr	r0, [r1, #4]
 80075e6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80075e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80075ec:	6808      	ldr	r0, [r1, #0]
 80075ee:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80075f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80075f4:	6908      	ldr	r0, [r1, #16]
 80075f6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80075f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80075fc:	6948      	ldr	r0, [r1, #20]
 80075fe:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007600:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007604:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 8007606:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007608:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 800760c:	6988      	ldr	r0, [r1, #24]
 800760e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007612:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007616:	69c8      	ldr	r0, [r1, #28]
 8007618:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800761a:	6810      	ldr	r0, [r2, #0]
 800761c:	4c0e      	ldr	r4, [pc, #56]	@ (8007658 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 800761e:	42a0      	cmp	r0, r4
 8007620:	d006      	beq.n	8007630 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007622:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007624:	2000      	movs	r0, #0
 8007626:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 800762a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800762e:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007630:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007634:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8007636:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800763a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800763e:	6a0c      	ldr	r4, [r1, #32]
 8007640:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007642:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007646:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 8007648:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800764a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800764e:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 8007650:	430b      	orrs	r3, r1
 8007652:	e7e6      	b.n	8007622 <HAL_TIMEx_ConfigBreakDeadTime+0x5e>
  __HAL_LOCK(htim);
 8007654:	2002      	movs	r0, #2
}
 8007656:	4770      	bx	lr
 8007658:	40012c00 	.word	0x40012c00

0800765c <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800765c:	4770      	bx	lr

0800765e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800765e:	4770      	bx	lr

08007660 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007660:	4770      	bx	lr

08007662 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007662:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007664:	e852 3f00 	ldrex	r3, [r2]
 8007668:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766c:	e842 3100 	strex	r1, r3, [r2]
 8007670:	2900      	cmp	r1, #0
 8007672:	d1f6      	bne.n	8007662 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007674:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007676:	f102 0308 	add.w	r3, r2, #8
 800767a:	e853 3f00 	ldrex	r3, [r3]
 800767e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007682:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007686:	3208      	adds	r2, #8
 8007688:	e842 3100 	strex	r1, r3, [r2]
 800768c:	2900      	cmp	r1, #0
 800768e:	d1f1      	bne.n	8007674 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007690:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8007692:	2b01      	cmp	r3, #1
 8007694:	d006      	beq.n	80076a4 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007696:	2320      	movs	r3, #32
 8007698:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800769c:	2300      	movs	r3, #0
 800769e:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80076a0:	6743      	str	r3, [r0, #116]	@ 0x74
}
 80076a2:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076a4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a6:	e852 3f00 	ldrex	r3, [r2]
 80076aa:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ae:	e842 3100 	strex	r1, r3, [r2]
 80076b2:	2900      	cmp	r1, #0
 80076b4:	d1f6      	bne.n	80076a4 <UART_EndRxTransfer+0x42>
 80076b6:	e7ee      	b.n	8007696 <UART_EndRxTransfer+0x34>

080076b8 <UART_SetConfig>:
{
 80076b8:	b570      	push	{r4, r5, r6, lr}
 80076ba:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80076bc:	6883      	ldr	r3, [r0, #8]
 80076be:	6902      	ldr	r2, [r0, #16]
 80076c0:	4313      	orrs	r3, r2
 80076c2:	6942      	ldr	r2, [r0, #20]
 80076c4:	4313      	orrs	r3, r2
 80076c6:	69c2      	ldr	r2, [r0, #28]
 80076c8:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80076ca:	6801      	ldr	r1, [r0, #0]
 80076cc:	6808      	ldr	r0, [r1, #0]
 80076ce:	4a8b      	ldr	r2, [pc, #556]	@ (80078fc <UART_SetConfig+0x244>)
 80076d0:	4002      	ands	r2, r0
 80076d2:	431a      	orrs	r2, r3
 80076d4:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076d6:	6822      	ldr	r2, [r4, #0]
 80076d8:	6853      	ldr	r3, [r2, #4]
 80076da:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80076de:	68e1      	ldr	r1, [r4, #12]
 80076e0:	430b      	orrs	r3, r1
 80076e2:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80076e4:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80076e6:	6822      	ldr	r2, [r4, #0]
 80076e8:	4b85      	ldr	r3, [pc, #532]	@ (8007900 <UART_SetConfig+0x248>)
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d001      	beq.n	80076f2 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 80076ee:	6a23      	ldr	r3, [r4, #32]
 80076f0:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076f2:	6893      	ldr	r3, [r2, #8]
 80076f4:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80076f8:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80076fc:	430b      	orrs	r3, r1
 80076fe:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007700:	6822      	ldr	r2, [r4, #0]
 8007702:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007704:	f023 030f 	bic.w	r3, r3, #15
 8007708:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800770a:	430b      	orrs	r3, r1
 800770c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800770e:	6822      	ldr	r2, [r4, #0]
 8007710:	4b7c      	ldr	r3, [pc, #496]	@ (8007904 <UART_SetConfig+0x24c>)
 8007712:	429a      	cmp	r2, r3
 8007714:	d014      	beq.n	8007740 <UART_SetConfig+0x88>
 8007716:	4b7a      	ldr	r3, [pc, #488]	@ (8007900 <UART_SetConfig+0x248>)
 8007718:	429a      	cmp	r2, r3
 800771a:	d025      	beq.n	8007768 <UART_SetConfig+0xb0>
 800771c:	2310      	movs	r3, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 800771e:	4978      	ldr	r1, [pc, #480]	@ (8007900 <UART_SetConfig+0x248>)
 8007720:	428a      	cmp	r2, r1
 8007722:	d040      	beq.n	80077a6 <UART_SetConfig+0xee>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007724:	69e0      	ldr	r0, [r4, #28]
 8007726:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800772a:	d07a      	beq.n	8007822 <UART_SetConfig+0x16a>
    switch (clocksource)
 800772c:	3b01      	subs	r3, #1
 800772e:	2b07      	cmp	r3, #7
 8007730:	f200 80d6 	bhi.w	80078e0 <UART_SetConfig+0x228>
 8007734:	e8df f003 	tbb	[pc, r3]
 8007738:	bed4a3a5 	.word	0xbed4a3a5
 800773c:	c1d4d4d4 	.word	0xc1d4d4d4
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8007740:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007748:	f003 0303 	and.w	r3, r3, #3
  UART_GETCLOCKSOURCE(huart, clocksource);
 800774c:	2b03      	cmp	r3, #3
 800774e:	d809      	bhi.n	8007764 <UART_SetConfig+0xac>
 8007750:	e8df f003 	tbb	[pc, r3]
 8007754:	061f0402 	.word	0x061f0402
 8007758:	2301      	movs	r3, #1
 800775a:	e7e0      	b.n	800771e <UART_SetConfig+0x66>
 800775c:	2304      	movs	r3, #4
 800775e:	e7de      	b.n	800771e <UART_SetConfig+0x66>
 8007760:	2308      	movs	r3, #8
 8007762:	e7dc      	b.n	800771e <UART_SetConfig+0x66>
 8007764:	2310      	movs	r3, #16
 8007766:	e7da      	b.n	800771e <UART_SetConfig+0x66>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007768:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800776c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007770:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007774:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007778:	d00d      	beq.n	8007796 <UART_SetConfig+0xde>
 800777a:	d805      	bhi.n	8007788 <UART_SetConfig+0xd0>
 800777c:	b16b      	cbz	r3, 800779a <UART_SetConfig+0xe2>
 800777e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007782:	d10c      	bne.n	800779e <UART_SetConfig+0xe6>
 8007784:	2304      	movs	r3, #4
 8007786:	e7ca      	b.n	800771e <UART_SetConfig+0x66>
 8007788:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800778c:	d109      	bne.n	80077a2 <UART_SetConfig+0xea>
 800778e:	2308      	movs	r3, #8
 8007790:	e7c5      	b.n	800771e <UART_SetConfig+0x66>
 8007792:	2302      	movs	r3, #2
 8007794:	e7c3      	b.n	800771e <UART_SetConfig+0x66>
 8007796:	2302      	movs	r3, #2
 8007798:	e7c1      	b.n	800771e <UART_SetConfig+0x66>
 800779a:	2300      	movs	r3, #0
 800779c:	e7bf      	b.n	800771e <UART_SetConfig+0x66>
 800779e:	2310      	movs	r3, #16
 80077a0:	e7bd      	b.n	800771e <UART_SetConfig+0x66>
 80077a2:	2310      	movs	r3, #16
 80077a4:	e7bb      	b.n	800771e <UART_SetConfig+0x66>
    switch (clocksource)
 80077a6:	2b08      	cmp	r3, #8
 80077a8:	f200 808a 	bhi.w	80078c0 <UART_SetConfig+0x208>
 80077ac:	e8df f003 	tbb	[pc, r3]
 80077b0:	88378808 	.word	0x88378808
 80077b4:	88888834 	.word	0x88888834
 80077b8:	05          	.byte	0x05
 80077b9:	00          	.byte	0x00
 80077ba:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80077be:	e003      	b.n	80077c8 <UART_SetConfig+0x110>
        pclk = HAL_RCC_GetPCLK1Freq();
 80077c0:	f7fe fdca 	bl	8006358 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80077c4:	2800      	cmp	r0, #0
 80077c6:	d07d      	beq.n	80078c4 <UART_SetConfig+0x20c>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80077c8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80077ca:	4b4f      	ldr	r3, [pc, #316]	@ (8007908 <UART_SetConfig+0x250>)
 80077cc:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80077d0:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80077d4:	6865      	ldr	r5, [r4, #4]
 80077d6:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 80077da:	4299      	cmp	r1, r3
 80077dc:	d874      	bhi.n	80078c8 <UART_SetConfig+0x210>
 80077de:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80077e2:	d873      	bhi.n	80078cc <UART_SetConfig+0x214>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80077e4:	2600      	movs	r6, #0
 80077e6:	4633      	mov	r3, r6
 80077e8:	4631      	mov	r1, r6
 80077ea:	f7f8 feb5 	bl	8000558 <__aeabi_uldivmod>
 80077ee:	0209      	lsls	r1, r1, #8
 80077f0:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80077f4:	0200      	lsls	r0, r0, #8
 80077f6:	086b      	lsrs	r3, r5, #1
 80077f8:	18c0      	adds	r0, r0, r3
 80077fa:	462a      	mov	r2, r5
 80077fc:	4633      	mov	r3, r6
 80077fe:	f141 0100 	adc.w	r1, r1, #0
 8007802:	f7f8 fea9 	bl	8000558 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007806:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 800780a:	4b40      	ldr	r3, [pc, #256]	@ (800790c <UART_SetConfig+0x254>)
 800780c:	429a      	cmp	r2, r3
 800780e:	d85f      	bhi.n	80078d0 <UART_SetConfig+0x218>
          huart->Instance->BRR = usartdiv;
 8007810:	6823      	ldr	r3, [r4, #0]
 8007812:	60d8      	str	r0, [r3, #12]
 8007814:	4630      	mov	r0, r6
 8007816:	e064      	b.n	80078e2 <UART_SetConfig+0x22a>
        pclk = HAL_RCC_GetSysClockFreq();
 8007818:	f7fe f870 	bl	80058fc <HAL_RCC_GetSysClockFreq>
        break;
 800781c:	e7d2      	b.n	80077c4 <UART_SetConfig+0x10c>
        pclk = (uint32_t) HSI_VALUE;
 800781e:	483c      	ldr	r0, [pc, #240]	@ (8007910 <UART_SetConfig+0x258>)
 8007820:	e7d2      	b.n	80077c8 <UART_SetConfig+0x110>
    switch (clocksource)
 8007822:	3b01      	subs	r3, #1
 8007824:	2b07      	cmp	r3, #7
 8007826:	d855      	bhi.n	80078d4 <UART_SetConfig+0x21c>
 8007828:	e8df f003 	tbb	[pc, r3]
 800782c:	26540406 	.word	0x26540406
 8007830:	0a545454 	.word	0x0a545454
 8007834:	4836      	ldr	r0, [pc, #216]	@ (8007910 <UART_SetConfig+0x258>)
 8007836:	e003      	b.n	8007840 <UART_SetConfig+0x188>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007838:	f7fe fda0 	bl	800637c <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800783c:	2800      	cmp	r0, #0
 800783e:	d04b      	beq.n	80078d8 <UART_SetConfig+0x220>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007840:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007842:	4b31      	ldr	r3, [pc, #196]	@ (8007908 <UART_SetConfig+0x250>)
 8007844:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007848:	fbb0 f0f3 	udiv	r0, r0, r3
 800784c:	6862      	ldr	r2, [r4, #4]
 800784e:	0853      	lsrs	r3, r2, #1
 8007850:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8007854:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007858:	f1a3 0110 	sub.w	r1, r3, #16
 800785c:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8007860:	4291      	cmp	r1, r2
 8007862:	d83b      	bhi.n	80078dc <UART_SetConfig+0x224>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007864:	b29a      	uxth	r2, r3
 8007866:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800786a:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800786e:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8007870:	6822      	ldr	r2, [r4, #0]
 8007872:	60d3      	str	r3, [r2, #12]
 8007874:	2000      	movs	r0, #0
 8007876:	e034      	b.n	80078e2 <UART_SetConfig+0x22a>
        pclk = HAL_RCC_GetSysClockFreq();
 8007878:	f7fe f840 	bl	80058fc <HAL_RCC_GetSysClockFreq>
        break;
 800787c:	e7de      	b.n	800783c <UART_SetConfig+0x184>
    switch (clocksource)
 800787e:	4824      	ldr	r0, [pc, #144]	@ (8007910 <UART_SetConfig+0x258>)
 8007880:	e002      	b.n	8007888 <UART_SetConfig+0x1d0>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007882:	f7fe fd7b 	bl	800637c <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8007886:	b3a8      	cbz	r0, 80078f4 <UART_SetConfig+0x23c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007888:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800788a:	4b1f      	ldr	r3, [pc, #124]	@ (8007908 <UART_SetConfig+0x250>)
 800788c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007890:	fbb0 f0f3 	udiv	r0, r0, r3
 8007894:	6863      	ldr	r3, [r4, #4]
 8007896:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800789a:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800789e:	f1a0 0210 	sub.w	r2, r0, #16
 80078a2:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d826      	bhi.n	80078f8 <UART_SetConfig+0x240>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078aa:	6823      	ldr	r3, [r4, #0]
 80078ac:	b280      	uxth	r0, r0
 80078ae:	60d8      	str	r0, [r3, #12]
 80078b0:	2000      	movs	r0, #0
 80078b2:	e016      	b.n	80078e2 <UART_SetConfig+0x22a>
        pclk = HAL_RCC_GetSysClockFreq();
 80078b4:	f7fe f822 	bl	80058fc <HAL_RCC_GetSysClockFreq>
        break;
 80078b8:	e7e5      	b.n	8007886 <UART_SetConfig+0x1ce>
        pclk = (uint32_t) LSE_VALUE;
 80078ba:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80078be:	e7e3      	b.n	8007888 <UART_SetConfig+0x1d0>
    switch (clocksource)
 80078c0:	2001      	movs	r0, #1
 80078c2:	e00e      	b.n	80078e2 <UART_SetConfig+0x22a>
 80078c4:	2000      	movs	r0, #0
 80078c6:	e00c      	b.n	80078e2 <UART_SetConfig+0x22a>
        ret = HAL_ERROR;
 80078c8:	2001      	movs	r0, #1
 80078ca:	e00a      	b.n	80078e2 <UART_SetConfig+0x22a>
 80078cc:	2001      	movs	r0, #1
 80078ce:	e008      	b.n	80078e2 <UART_SetConfig+0x22a>
          ret = HAL_ERROR;
 80078d0:	2001      	movs	r0, #1
 80078d2:	e006      	b.n	80078e2 <UART_SetConfig+0x22a>
    switch (clocksource)
 80078d4:	2001      	movs	r0, #1
 80078d6:	e004      	b.n	80078e2 <UART_SetConfig+0x22a>
 80078d8:	2000      	movs	r0, #0
 80078da:	e002      	b.n	80078e2 <UART_SetConfig+0x22a>
        ret = HAL_ERROR;
 80078dc:	2001      	movs	r0, #1
 80078de:	e000      	b.n	80078e2 <UART_SetConfig+0x22a>
    switch (clocksource)
 80078e0:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 80078e2:	2301      	movs	r3, #1
 80078e4:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80078e8:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 80078ec:	2300      	movs	r3, #0
 80078ee:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 80078f0:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 80078f2:	bd70      	pop	{r4, r5, r6, pc}
 80078f4:	2000      	movs	r0, #0
 80078f6:	e7f4      	b.n	80078e2 <UART_SetConfig+0x22a>
        ret = HAL_ERROR;
 80078f8:	2001      	movs	r0, #1
 80078fa:	e7f2      	b.n	80078e2 <UART_SetConfig+0x22a>
 80078fc:	cfff69f3 	.word	0xcfff69f3
 8007900:	40008000 	.word	0x40008000
 8007904:	40013800 	.word	0x40013800
 8007908:	0800b77c 	.word	0x0800b77c
 800790c:	000ffcff 	.word	0x000ffcff
 8007910:	00f42400 	.word	0x00f42400

08007914 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007914:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007916:	f013 0f08 	tst.w	r3, #8
 800791a:	d006      	beq.n	800792a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800791c:	6802      	ldr	r2, [r0, #0]
 800791e:	6853      	ldr	r3, [r2, #4]
 8007920:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007924:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8007926:	430b      	orrs	r3, r1
 8007928:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800792a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800792c:	f013 0f01 	tst.w	r3, #1
 8007930:	d006      	beq.n	8007940 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007932:	6802      	ldr	r2, [r0, #0]
 8007934:	6853      	ldr	r3, [r2, #4]
 8007936:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800793a:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800793c:	430b      	orrs	r3, r1
 800793e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007940:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007942:	f013 0f02 	tst.w	r3, #2
 8007946:	d006      	beq.n	8007956 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007948:	6802      	ldr	r2, [r0, #0]
 800794a:	6853      	ldr	r3, [r2, #4]
 800794c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007950:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8007952:	430b      	orrs	r3, r1
 8007954:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007956:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007958:	f013 0f04 	tst.w	r3, #4
 800795c:	d006      	beq.n	800796c <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800795e:	6802      	ldr	r2, [r0, #0]
 8007960:	6853      	ldr	r3, [r2, #4]
 8007962:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007966:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8007968:	430b      	orrs	r3, r1
 800796a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800796c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800796e:	f013 0f10 	tst.w	r3, #16
 8007972:	d006      	beq.n	8007982 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007974:	6802      	ldr	r2, [r0, #0]
 8007976:	6893      	ldr	r3, [r2, #8]
 8007978:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800797c:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800797e:	430b      	orrs	r3, r1
 8007980:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007982:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007984:	f013 0f20 	tst.w	r3, #32
 8007988:	d006      	beq.n	8007998 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800798a:	6802      	ldr	r2, [r0, #0]
 800798c:	6893      	ldr	r3, [r2, #8]
 800798e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007992:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8007994:	430b      	orrs	r3, r1
 8007996:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007998:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800799a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800799e:	d00a      	beq.n	80079b6 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80079a0:	6802      	ldr	r2, [r0, #0]
 80079a2:	6853      	ldr	r3, [r2, #4]
 80079a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80079a8:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 80079aa:	430b      	orrs	r3, r1
 80079ac:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80079ae:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80079b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079b4:	d00b      	beq.n	80079ce <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079b6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80079b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80079bc:	d006      	beq.n	80079cc <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079be:	6802      	ldr	r2, [r0, #0]
 80079c0:	6853      	ldr	r3, [r2, #4]
 80079c2:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80079c6:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80079c8:	430b      	orrs	r3, r1
 80079ca:	6053      	str	r3, [r2, #4]
}
 80079cc:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80079ce:	6802      	ldr	r2, [r0, #0]
 80079d0:	6853      	ldr	r3, [r2, #4]
 80079d2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80079d6:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80079d8:	430b      	orrs	r3, r1
 80079da:	6053      	str	r3, [r2, #4]
 80079dc:	e7eb      	b.n	80079b6 <UART_AdvFeatureConfig+0xa2>

080079de <UART_WaitOnFlagUntilTimeout>:
{
 80079de:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079e2:	4605      	mov	r5, r0
 80079e4:	460e      	mov	r6, r1
 80079e6:	4617      	mov	r7, r2
 80079e8:	4699      	mov	r9, r3
 80079ea:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079ee:	682b      	ldr	r3, [r5, #0]
 80079f0:	69dc      	ldr	r4, [r3, #28]
 80079f2:	ea36 0404 	bics.w	r4, r6, r4
 80079f6:	bf0c      	ite	eq
 80079f8:	2401      	moveq	r4, #1
 80079fa:	2400      	movne	r4, #0
 80079fc:	42bc      	cmp	r4, r7
 80079fe:	d136      	bne.n	8007a6e <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 8007a00:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007a04:	d0f3      	beq.n	80079ee <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a06:	f7fb fe15 	bl	8003634 <HAL_GetTick>
 8007a0a:	eba0 0009 	sub.w	r0, r0, r9
 8007a0e:	4540      	cmp	r0, r8
 8007a10:	d830      	bhi.n	8007a74 <UART_WaitOnFlagUntilTimeout+0x96>
 8007a12:	f1b8 0f00 	cmp.w	r8, #0
 8007a16:	d02f      	beq.n	8007a78 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a18:	682b      	ldr	r3, [r5, #0]
 8007a1a:	681a      	ldr	r2, [r3, #0]
 8007a1c:	f012 0f04 	tst.w	r2, #4
 8007a20:	d0e5      	beq.n	80079ee <UART_WaitOnFlagUntilTimeout+0x10>
 8007a22:	2e80      	cmp	r6, #128	@ 0x80
 8007a24:	d0e3      	beq.n	80079ee <UART_WaitOnFlagUntilTimeout+0x10>
 8007a26:	2e40      	cmp	r6, #64	@ 0x40
 8007a28:	d0e1      	beq.n	80079ee <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a2a:	69da      	ldr	r2, [r3, #28]
 8007a2c:	f012 0f08 	tst.w	r2, #8
 8007a30:	d111      	bne.n	8007a56 <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007a32:	69da      	ldr	r2, [r3, #28]
 8007a34:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8007a38:	d0d9      	beq.n	80079ee <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007a3a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007a3e:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8007a40:	4628      	mov	r0, r5
 8007a42:	f7ff fe0e 	bl	8007662 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007a46:	2320      	movs	r3, #32
 8007a48:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 8007a52:	2003      	movs	r0, #3
 8007a54:	e00c      	b.n	8007a70 <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a56:	2408      	movs	r4, #8
 8007a58:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8007a5a:	4628      	mov	r0, r5
 8007a5c:	f7ff fe01 	bl	8007662 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007a60:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8007a64:	2300      	movs	r3, #0
 8007a66:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 8007a6a:	2001      	movs	r0, #1
 8007a6c:	e000      	b.n	8007a70 <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 8007a6e:	2000      	movs	r0, #0
}
 8007a70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8007a74:	2003      	movs	r0, #3
 8007a76:	e7fb      	b.n	8007a70 <UART_WaitOnFlagUntilTimeout+0x92>
 8007a78:	2003      	movs	r0, #3
 8007a7a:	e7f9      	b.n	8007a70 <UART_WaitOnFlagUntilTimeout+0x92>

08007a7c <UART_CheckIdleState>:
{
 8007a7c:	b530      	push	{r4, r5, lr}
 8007a7e:	b083      	sub	sp, #12
 8007a80:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a82:	2300      	movs	r3, #0
 8007a84:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8007a88:	f7fb fdd4 	bl	8003634 <HAL_GetTick>
 8007a8c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a8e:	6822      	ldr	r2, [r4, #0]
 8007a90:	6812      	ldr	r2, [r2, #0]
 8007a92:	f012 0f08 	tst.w	r2, #8
 8007a96:	d110      	bne.n	8007aba <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a98:	6823      	ldr	r3, [r4, #0]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f013 0f04 	tst.w	r3, #4
 8007aa0:	d128      	bne.n	8007af4 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 8007aa2:	2320      	movs	r3, #32
 8007aa4:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007aa8:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aac:	2000      	movs	r0, #0
 8007aae:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ab0:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8007ab2:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8007ab6:	b003      	add	sp, #12
 8007ab8:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007aba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007abe:	9300      	str	r3, [sp, #0]
 8007ac0:	4603      	mov	r3, r0
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007ac8:	4620      	mov	r0, r4
 8007aca:	f7ff ff88 	bl	80079de <UART_WaitOnFlagUntilTimeout>
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	d0e2      	beq.n	8007a98 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007ad2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad4:	e852 3f00 	ldrex	r3, [r2]
 8007ad8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007adc:	e842 3100 	strex	r1, r3, [r2]
 8007ae0:	2900      	cmp	r1, #0
 8007ae2:	d1f6      	bne.n	8007ad2 <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8007ae4:	2320      	movs	r3, #32
 8007ae6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 8007aea:	2300      	movs	r3, #0
 8007aec:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8007af0:	2003      	movs	r0, #3
 8007af2:	e7e0      	b.n	8007ab6 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007af4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007af8:	9300      	str	r3, [sp, #0]
 8007afa:	462b      	mov	r3, r5
 8007afc:	2200      	movs	r2, #0
 8007afe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007b02:	4620      	mov	r0, r4
 8007b04:	f7ff ff6b 	bl	80079de <UART_WaitOnFlagUntilTimeout>
 8007b08:	2800      	cmp	r0, #0
 8007b0a:	d0ca      	beq.n	8007aa2 <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b0c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0e:	e852 3f00 	ldrex	r3, [r2]
 8007b12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b16:	e842 3100 	strex	r1, r3, [r2]
 8007b1a:	2900      	cmp	r1, #0
 8007b1c:	d1f6      	bne.n	8007b0c <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b1e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b20:	f102 0308 	add.w	r3, r2, #8
 8007b24:	e853 3f00 	ldrex	r3, [r3]
 8007b28:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b2c:	3208      	adds	r2, #8
 8007b2e:	e842 3100 	strex	r1, r3, [r2]
 8007b32:	2900      	cmp	r1, #0
 8007b34:	d1f3      	bne.n	8007b1e <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 8007b36:	2320      	movs	r3, #32
 8007b38:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8007b42:	2003      	movs	r0, #3
 8007b44:	e7b7      	b.n	8007ab6 <UART_CheckIdleState+0x3a>

08007b46 <HAL_UART_Init>:
  if (huart == NULL)
 8007b46:	b378      	cbz	r0, 8007ba8 <HAL_UART_Init+0x62>
{
 8007b48:	b510      	push	{r4, lr}
 8007b4a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8007b4c:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8007b50:	b30b      	cbz	r3, 8007b96 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8007b52:	2324      	movs	r3, #36	@ 0x24
 8007b54:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8007b58:	6822      	ldr	r2, [r4, #0]
 8007b5a:	6813      	ldr	r3, [r2, #0]
 8007b5c:	f023 0301 	bic.w	r3, r3, #1
 8007b60:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007b62:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007b64:	b9e3      	cbnz	r3, 8007ba0 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b66:	4620      	mov	r0, r4
 8007b68:	f7ff fda6 	bl	80076b8 <UART_SetConfig>
 8007b6c:	2801      	cmp	r0, #1
 8007b6e:	d011      	beq.n	8007b94 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b70:	6822      	ldr	r2, [r4, #0]
 8007b72:	6853      	ldr	r3, [r2, #4]
 8007b74:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8007b78:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b7a:	6822      	ldr	r2, [r4, #0]
 8007b7c:	6893      	ldr	r3, [r2, #8]
 8007b7e:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8007b82:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8007b84:	6822      	ldr	r2, [r4, #0]
 8007b86:	6813      	ldr	r3, [r2, #0]
 8007b88:	f043 0301 	orr.w	r3, r3, #1
 8007b8c:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8007b8e:	4620      	mov	r0, r4
 8007b90:	f7ff ff74 	bl	8007a7c <UART_CheckIdleState>
}
 8007b94:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8007b96:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8007b9a:	f7fc fdcf 	bl	800473c <HAL_UART_MspInit>
 8007b9e:	e7d8      	b.n	8007b52 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8007ba0:	4620      	mov	r0, r4
 8007ba2:	f7ff feb7 	bl	8007914 <UART_AdvFeatureConfig>
 8007ba6:	e7de      	b.n	8007b66 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8007ba8:	2001      	movs	r0, #1
}
 8007baa:	4770      	bx	lr

08007bac <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007bac:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8007bae:	b92b      	cbnz	r3, 8007bbc <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007bb6:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 8007bba:	4770      	bx	lr
{
 8007bbc:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007bbe:	6803      	ldr	r3, [r0, #0]
 8007bc0:	689a      	ldr	r2, [r3, #8]
 8007bc2:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007bc6:	6899      	ldr	r1, [r3, #8]
 8007bc8:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007bca:	4d09      	ldr	r5, [pc, #36]	@ (8007bf0 <UARTEx_SetNbDataToProcess+0x44>)
 8007bcc:	5c6b      	ldrb	r3, [r5, r1]
 8007bce:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007bd0:	4c08      	ldr	r4, [pc, #32]	@ (8007bf4 <UARTEx_SetNbDataToProcess+0x48>)
 8007bd2:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007bd4:	fb93 f3f1 	sdiv	r3, r3, r1
 8007bd8:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007bdc:	5cab      	ldrb	r3, [r5, r2]
 8007bde:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007be0:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007be2:	fb93 f3f2 	sdiv	r3, r3, r2
 8007be6:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8007bea:	bc30      	pop	{r4, r5}
 8007bec:	4770      	bx	lr
 8007bee:	bf00      	nop
 8007bf0:	0800b79c 	.word	0x0800b79c
 8007bf4:	0800b794 	.word	0x0800b794

08007bf8 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8007bf8:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8007bfc:	2b01      	cmp	r3, #1
 8007bfe:	d018      	beq.n	8007c32 <HAL_UARTEx_DisableFifoMode+0x3a>
 8007c00:	2301      	movs	r3, #1
 8007c02:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8007c06:	2324      	movs	r3, #36	@ 0x24
 8007c08:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c0c:	6803      	ldr	r3, [r0, #0]
 8007c0e:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8007c10:	6819      	ldr	r1, [r3, #0]
 8007c12:	f021 0101 	bic.w	r1, r1, #1
 8007c16:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007c18:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c20:	6801      	ldr	r1, [r0, #0]
 8007c22:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8007c24:	2220      	movs	r2, #32
 8007c26:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8007c2a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8007c2e:	4618      	mov	r0, r3
 8007c30:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007c32:	2002      	movs	r0, #2
}
 8007c34:	4770      	bx	lr

08007c36 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8007c36:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8007c38:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8007c3c:	2b01      	cmp	r3, #1
 8007c3e:	d01d      	beq.n	8007c7c <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8007c40:	4604      	mov	r4, r0
 8007c42:	2301      	movs	r3, #1
 8007c44:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8007c48:	2324      	movs	r3, #36	@ 0x24
 8007c4a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c4e:	6803      	ldr	r3, [r0, #0]
 8007c50:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	f022 0201 	bic.w	r2, r2, #1
 8007c58:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007c5a:	6802      	ldr	r2, [r0, #0]
 8007c5c:	6893      	ldr	r3, [r2, #8]
 8007c5e:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8007c62:	4319      	orrs	r1, r3
 8007c64:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8007c66:	f7ff ffa1 	bl	8007bac <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c6a:	6823      	ldr	r3, [r4, #0]
 8007c6c:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8007c6e:	2320      	movs	r3, #32
 8007c70:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8007c74:	2000      	movs	r0, #0
 8007c76:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8007c7a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8007c7c:	2002      	movs	r0, #2
 8007c7e:	e7fc      	b.n	8007c7a <HAL_UARTEx_SetTxFifoThreshold+0x44>

08007c80 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8007c80:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8007c82:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8007c86:	2b01      	cmp	r3, #1
 8007c88:	d01d      	beq.n	8007cc6 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8007c8a:	4604      	mov	r4, r0
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8007c92:	2324      	movs	r3, #36	@ 0x24
 8007c94:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c98:	6803      	ldr	r3, [r0, #0]
 8007c9a:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8007c9c:	681a      	ldr	r2, [r3, #0]
 8007c9e:	f022 0201 	bic.w	r2, r2, #1
 8007ca2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007ca4:	6802      	ldr	r2, [r0, #0]
 8007ca6:	6893      	ldr	r3, [r2, #8]
 8007ca8:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8007cac:	4319      	orrs	r1, r3
 8007cae:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8007cb0:	f7ff ff7c 	bl	8007bac <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cb4:	6823      	ldr	r3, [r4, #0]
 8007cb6:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8007cb8:	2320      	movs	r3, #32
 8007cba:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8007cbe:	2000      	movs	r0, #0
 8007cc0:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8007cc4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8007cc6:	2002      	movs	r0, #2
 8007cc8:	e7fc      	b.n	8007cc4 <HAL_UARTEx_SetRxFifoThreshold+0x44>

08007cca <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007cca:	e7fe      	b.n	8007cca <NMI_Handler>

08007ccc <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007ccc:	e7fe      	b.n	8007ccc <HardFault_Handler>

08007cce <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007cce:	e7fe      	b.n	8007cce <MemManage_Handler>

08007cd0 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007cd0:	e7fe      	b.n	8007cd0 <BusFault_Handler>

08007cd2 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007cd2:	e7fe      	b.n	8007cd2 <UsageFault_Handler>

08007cd4 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007cd4:	4770      	bx	lr

08007cd6 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007cd6:	4770      	bx	lr

08007cd8 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007cd8:	4770      	bx	lr

08007cda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007cda:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007cdc:	f7fb fc9e 	bl	800361c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007ce0:	bd08      	pop	{r3, pc}

08007ce2 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8007ce2:	b508      	push	{r3, lr}
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8007ce4:	f7fa f988 	bl	8001ff8 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8007ce8:	bd08      	pop	{r3, pc}
	...

08007cec <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt, USB wake-up interrupt through EXTI line 28.
  */
void USB_LP_IRQHandler(void)
{
 8007cec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8007cee:	4802      	ldr	r0, [pc, #8]	@ (8007cf8 <USB_LP_IRQHandler+0xc>)
 8007cf0:	f7fd fb26 	bl	8005340 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8007cf4:	bd08      	pop	{r3, pc}
 8007cf6:	bf00      	nop
 8007cf8:	20000a20 	.word	0x20000a20

08007cfc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8007cfc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007cfe:	4803      	ldr	r0, [pc, #12]	@ (8007d0c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8007d00:	f7ff f82a 	bl	8006d58 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8007d04:	4802      	ldr	r0, [pc, #8]	@ (8007d10 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8007d06:	f7ff f827 	bl	8006d58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8007d0a:	bd08      	pop	{r3, pc}
 8007d0c:	200004e0 	.word	0x200004e0
 8007d10:	20000448 	.word	0x20000448

08007d14 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8007d14:	b508      	push	{r3, lr}
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8007d16:	f7f9 fded 	bl	80018f4 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8007d1a:	bd08      	pop	{r3, pc}

08007d1c <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8007d1c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8007d1e:	f7f9 fd7d 	bl	800181c <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8007d22:	bd08      	pop	{r3, pc}

08007d24 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8007d24:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8007d26:	f7fc fa51 	bl	80041cc <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8007d2a:	bd08      	pop	{r3, pc}

08007d2c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007d2c:	4603      	mov	r3, r0
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007d2e:	2000      	movs	r0, #0
 8007d30:	f8a3 0044 	strh.w	r0, [r3, #68]	@ 0x44
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007d34:	f64b 7280 	movw	r2, #49024	@ 0xbf80
 8007d38:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
}
 8007d3c:	4770      	bx	lr

08007d3e <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007d3e:	f8b0 3040 	ldrh.w	r3, [r0, #64]	@ 0x40
 8007d42:	f423 537e 	bic.w	r3, r3, #16256	@ 0x3f80
 8007d46:	045b      	lsls	r3, r3, #17
 8007d48:	0c5b      	lsrs	r3, r3, #17
 8007d4a:	f8a0 3040 	strh.w	r3, [r0, #64]	@ 0x40

  return HAL_OK;
}
 8007d4e:	2000      	movs	r0, #0
 8007d50:	4770      	bx	lr

08007d52 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007d52:	b082      	sub	sp, #8
 8007d54:	4603      	mov	r3, r0
 8007d56:	a802      	add	r0, sp, #8
 8007d58:	e900 0006 	stmdb	r0, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007d62:	2000      	movs	r0, #0
 8007d64:	f8a3 0040 	strh.w	r0, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007d68:	f8a3 0044 	strh.w	r0, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007d6c:	f8a3 0050 	strh.w	r0, [r3, #80]	@ 0x50

  return HAL_OK;
}
 8007d70:	b002      	add	sp, #8
 8007d72:	4770      	bx	lr

08007d74 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007d74:	b510      	push	{r4, lr}
 8007d76:	4603      	mov	r3, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007d78:	f891 c000 	ldrb.w	ip, [r1]
 8007d7c:	f830 202c 	ldrh.w	r2, [r0, ip, lsl #2]
 8007d80:	b292      	uxth	r2, r2
 8007d82:	f422 42ec 	bic.w	r2, r2, #30208	@ 0x7600
 8007d86:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007d8a:	b292      	uxth	r2, r2

  /* initialize Endpoint */
  switch (ep->type)
 8007d8c:	78c8      	ldrb	r0, [r1, #3]
 8007d8e:	2803      	cmp	r0, #3
 8007d90:	d861      	bhi.n	8007e56 <USB_ActivateEndpoint+0xe2>
 8007d92:	e8df f000 	tbb	[pc, r0]
 8007d96:	5c55      	.short	0x5c55
 8007d98:	5802      	.short	0x5802
 8007d9a:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007d9c:	f248 0e80 	movw	lr, #32896	@ 0x8080
 8007da0:	ea42 020e 	orr.w	r2, r2, lr
 8007da4:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007da8:	f891 c000 	ldrb.w	ip, [r1]
 8007dac:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 8007db0:	b292      	uxth	r2, r2
 8007db2:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007db6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007dba:	ea4c 0202 	orr.w	r2, ip, r2
 8007dbe:	ea42 020e 	orr.w	r2, r2, lr
 8007dc2:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  if (ep->doublebuffer == 0U)
 8007dc6:	7b0a      	ldrb	r2, [r1, #12]
 8007dc8:	2a00      	cmp	r2, #0
 8007dca:	f040 80dc 	bne.w	8007f86 <USB_ActivateEndpoint+0x212>
  {
    if (ep->is_in != 0U)
 8007dce:	784a      	ldrb	r2, [r1, #1]
 8007dd0:	2a00      	cmp	r2, #0
 8007dd2:	d051      	beq.n	8007e78 <USB_ActivateEndpoint+0x104>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007dd4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8007dd8:	fa13 f282 	uxtah	r2, r3, r2
 8007ddc:	780c      	ldrb	r4, [r1, #0]
 8007dde:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8007de2:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8007de6:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8007dea:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8007dee:	f8a2 c400 	strh.w	ip, [r2, #1024]	@ 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007df2:	780c      	ldrb	r4, [r1, #0]
 8007df4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8007df8:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8007dfc:	d00c      	beq.n	8007e18 <USB_ActivateEndpoint+0xa4>
 8007dfe:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8007e02:	b292      	uxth	r2, r2
 8007e04:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007e08:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007e0c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007e10:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8007e14:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8007e18:	78ca      	ldrb	r2, [r1, #3]
 8007e1a:	2a01      	cmp	r2, #1
 8007e1c:	d01d      	beq.n	8007e5a <USB_ActivateEndpoint+0xe6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007e1e:	7809      	ldrb	r1, [r1, #0]
 8007e20:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8007e24:	b292      	uxth	r2, r2
 8007e26:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007e2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e2e:	f082 0220 	eor.w	r2, r2, #32
 8007e32:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007e36:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007e3a:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8007e3e:	e1c3      	b.n	80081c8 <USB_ActivateEndpoint+0x454>
      wEpRegVal |= USB_EP_CONTROL;
 8007e40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
      break;
 8007e44:	e7aa      	b.n	8007d9c <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_INTERRUPT;
 8007e46:	f442 62c0 	orr.w	r2, r2, #1536	@ 0x600
  HAL_StatusTypeDef ret = HAL_OK;
 8007e4a:	2000      	movs	r0, #0
      break;
 8007e4c:	e7a6      	b.n	8007d9c <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007e4e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
  HAL_StatusTypeDef ret = HAL_OK;
 8007e52:	2000      	movs	r0, #0
      break;
 8007e54:	e7a2      	b.n	8007d9c <USB_ActivateEndpoint+0x28>
      ret = HAL_ERROR;
 8007e56:	2001      	movs	r0, #1
 8007e58:	e7a0      	b.n	8007d9c <USB_ActivateEndpoint+0x28>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007e5a:	7809      	ldrb	r1, [r1, #0]
 8007e5c:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8007e60:	b292      	uxth	r2, r2
 8007e62:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007e66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007e6e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007e72:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8007e76:	e1a7      	b.n	80081c8 <USB_ActivateEndpoint+0x454>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007e78:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8007e7c:	fa13 f282 	uxtah	r2, r3, r2
 8007e80:	780c      	ldrb	r4, [r1, #0]
 8007e82:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8007e86:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8007e8a:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8007e8e:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8007e92:	f8a2 c404 	strh.w	ip, [r2, #1028]	@ 0x404

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007e96:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8007e9a:	fa13 f282 	uxtah	r2, r3, r2
 8007e9e:	780c      	ldrb	r4, [r1, #0]
 8007ea0:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8007ea4:	f8b2 c406 	ldrh.w	ip, [r2, #1030]	@ 0x406
 8007ea8:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8007eac:	f8a2 c406 	strh.w	ip, [r2, #1030]	@ 0x406
 8007eb0:	690c      	ldr	r4, [r1, #16]
 8007eb2:	bb74      	cbnz	r4, 8007f12 <USB_ActivateEndpoint+0x19e>
 8007eb4:	f8b2 c406 	ldrh.w	ip, [r2, #1030]	@ 0x406
 8007eb8:	ea6f 4c4c 	mvn.w	ip, ip, lsl #17
 8007ebc:	ea6f 4c5c 	mvn.w	ip, ip, lsr #17
 8007ec0:	fa1f fc8c 	uxth.w	ip, ip
 8007ec4:	f8a2 c406 	strh.w	ip, [r2, #1030]	@ 0x406
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007ec8:	780c      	ldrb	r4, [r1, #0]
 8007eca:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8007ece:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8007ed2:	d00c      	beq.n	8007eee <USB_ActivateEndpoint+0x17a>
 8007ed4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8007ed8:	b292      	uxth	r2, r2
 8007eda:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007ede:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007ee2:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8007ee6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007eea:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->num == 0U)
 8007eee:	7809      	ldrb	r1, [r1, #0]
 8007ef0:	bbc9      	cbnz	r1, 8007f66 <USB_ActivateEndpoint+0x1f2>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007ef2:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8007ef6:	b292      	uxth	r2, r2
 8007ef8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007efc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007f00:	f482 5240 	eor.w	r2, r2, #12288	@ 0x3000
 8007f04:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007f08:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007f0c:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8007f10:	e15a      	b.n	80081c8 <USB_ActivateEndpoint+0x454>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007f12:	2c3e      	cmp	r4, #62	@ 0x3e
 8007f14:	d812      	bhi.n	8007f3c <USB_ActivateEndpoint+0x1c8>
 8007f16:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 8007f1a:	f014 0f01 	tst.w	r4, #1
 8007f1e:	d001      	beq.n	8007f24 <USB_ActivateEndpoint+0x1b0>
 8007f20:	f10c 0c01 	add.w	ip, ip, #1
 8007f24:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8007f28:	b2a4      	uxth	r4, r4
 8007f2a:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8007f2e:	fa1f fc8c 	uxth.w	ip, ip
 8007f32:	ea44 040c 	orr.w	r4, r4, ip
 8007f36:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 8007f3a:	e7c5      	b.n	8007ec8 <USB_ActivateEndpoint+0x154>
 8007f3c:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 8007f40:	f014 0f1f 	tst.w	r4, #31
 8007f44:	d101      	bne.n	8007f4a <USB_ActivateEndpoint+0x1d6>
 8007f46:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007f4a:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8007f4e:	b2a4      	uxth	r4, r4
 8007f50:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8007f54:	fa1f fc8c 	uxth.w	ip, ip
 8007f58:	ea44 040c 	orr.w	r4, r4, ip
 8007f5c:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 8007f60:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 8007f64:	e7b0      	b.n	8007ec8 <USB_ActivateEndpoint+0x154>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007f66:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8007f6a:	b292      	uxth	r2, r2
 8007f6c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007f70:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007f74:	f482 5200 	eor.w	r2, r2, #8192	@ 0x2000
 8007f78:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007f7c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007f80:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8007f84:	e120      	b.n	80081c8 <USB_ActivateEndpoint+0x454>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007f86:	78ca      	ldrb	r2, [r1, #3]
 8007f88:	2a02      	cmp	r2, #2
 8007f8a:	d074      	beq.n	8008076 <USB_ActivateEndpoint+0x302>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007f8c:	f891 c000 	ldrb.w	ip, [r1]
 8007f90:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 8007f94:	b292      	uxth	r2, r2
 8007f96:	f422 42e2 	bic.w	r2, r2, #28928	@ 0x7100
 8007f9a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007f9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007fa2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007fa6:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007faa:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8007fae:	fa13 f282 	uxtah	r2, r3, r2
 8007fb2:	f891 c000 	ldrb.w	ip, [r1]
 8007fb6:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8007fba:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8007fbe:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8007fc2:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8007fc6:	f8a2 c400 	strh.w	ip, [r2, #1024]	@ 0x400
 8007fca:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8007fce:	fa13 f282 	uxtah	r2, r3, r2
 8007fd2:	f891 c000 	ldrb.w	ip, [r1]
 8007fd6:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8007fda:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 8007fde:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8007fe2:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8007fe6:	f8a2 c404 	strh.w	ip, [r2, #1028]	@ 0x404

    if (ep->is_in == 0U)
 8007fea:	784a      	ldrb	r2, [r1, #1]
 8007fec:	2a00      	cmp	r2, #0
 8007fee:	f040 80f7 	bne.w	80081e0 <USB_ActivateEndpoint+0x46c>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007ff2:	780c      	ldrb	r4, [r1, #0]
 8007ff4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8007ff8:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8007ffc:	d00c      	beq.n	8008018 <USB_ActivateEndpoint+0x2a4>
 8007ffe:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008002:	b292      	uxth	r2, r2
 8008004:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8008008:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800800c:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8008010:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008014:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008018:	780c      	ldrb	r4, [r1, #0]
 800801a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800801e:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8008022:	d00c      	beq.n	800803e <USB_ActivateEndpoint+0x2ca>
 8008024:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008028:	b292      	uxth	r2, r2
 800802a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800802e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8008032:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008036:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 800803a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800803e:	784a      	ldrb	r2, [r1, #1]
 8008040:	2a00      	cmp	r2, #0
 8008042:	d151      	bne.n	80080e8 <USB_ActivateEndpoint+0x374>
 8008044:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8008048:	fa13 f282 	uxtah	r2, r3, r2
 800804c:	780c      	ldrb	r4, [r1, #0]
 800804e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8008052:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 8008056:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800805a:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 800805e:	690c      	ldr	r4, [r1, #16]
 8008060:	b9c4      	cbnz	r4, 8008094 <USB_ActivateEndpoint+0x320>
 8008062:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 8008066:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 800806a:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 800806e:	b2a4      	uxth	r4, r4
 8008070:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 8008074:	e03a      	b.n	80080ec <USB_ActivateEndpoint+0x378>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008076:	780c      	ldrb	r4, [r1, #0]
 8008078:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800807c:	b292      	uxth	r2, r2
 800807e:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8008082:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8008086:	f442 4201 	orr.w	r2, r2, #33024	@ 0x8100
 800808a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800808e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 8008092:	e78a      	b.n	8007faa <USB_ActivateEndpoint+0x236>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008094:	2c3e      	cmp	r4, #62	@ 0x3e
 8008096:	d812      	bhi.n	80080be <USB_ActivateEndpoint+0x34a>
 8008098:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 800809c:	f014 0f01 	tst.w	r4, #1
 80080a0:	d001      	beq.n	80080a6 <USB_ActivateEndpoint+0x332>
 80080a2:	f10c 0c01 	add.w	ip, ip, #1
 80080a6:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 80080aa:	b2a4      	uxth	r4, r4
 80080ac:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 80080b0:	fa1f fc8c 	uxth.w	ip, ip
 80080b4:	ea44 040c 	orr.w	r4, r4, ip
 80080b8:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 80080bc:	e016      	b.n	80080ec <USB_ActivateEndpoint+0x378>
 80080be:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 80080c2:	f014 0f1f 	tst.w	r4, #31
 80080c6:	d101      	bne.n	80080cc <USB_ActivateEndpoint+0x358>
 80080c8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80080cc:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 80080d0:	b2a4      	uxth	r4, r4
 80080d2:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 80080d6:	fa1f fc8c 	uxth.w	ip, ip
 80080da:	ea44 040c 	orr.w	r4, r4, ip
 80080de:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 80080e2:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 80080e6:	e001      	b.n	80080ec <USB_ActivateEndpoint+0x378>
 80080e8:	2a01      	cmp	r2, #1
 80080ea:	d01b      	beq.n	8008124 <USB_ActivateEndpoint+0x3b0>
 80080ec:	784a      	ldrb	r2, [r1, #1]
 80080ee:	2a00      	cmp	r2, #0
 80080f0:	d14d      	bne.n	800818e <USB_ActivateEndpoint+0x41a>
 80080f2:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80080f6:	fa13 f282 	uxtah	r2, r3, r2
 80080fa:	780c      	ldrb	r4, [r1, #0]
 80080fc:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8008100:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8008104:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008108:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 800810c:	690c      	ldr	r4, [r1, #16]
 800810e:	b9a4      	cbnz	r4, 800813a <USB_ActivateEndpoint+0x3c6>
 8008110:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8008114:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 8008118:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 800811c:	b2a4      	uxth	r4, r4
 800811e:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 8008122:	e036      	b.n	8008192 <USB_ActivateEndpoint+0x41e>
 8008124:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8008128:	fa13 f282 	uxtah	r2, r3, r2
 800812c:	780c      	ldrb	r4, [r1, #0]
 800812e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8008132:	8a0c      	ldrh	r4, [r1, #16]
 8008134:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 8008138:	e7d8      	b.n	80080ec <USB_ActivateEndpoint+0x378>
 800813a:	2c3e      	cmp	r4, #62	@ 0x3e
 800813c:	d812      	bhi.n	8008164 <USB_ActivateEndpoint+0x3f0>
 800813e:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 8008142:	f014 0f01 	tst.w	r4, #1
 8008146:	d001      	beq.n	800814c <USB_ActivateEndpoint+0x3d8>
 8008148:	f10c 0c01 	add.w	ip, ip, #1
 800814c:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8008150:	b2a4      	uxth	r4, r4
 8008152:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8008156:	fa1f fc8c 	uxth.w	ip, ip
 800815a:	ea44 040c 	orr.w	r4, r4, ip
 800815e:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 8008162:	e016      	b.n	8008192 <USB_ActivateEndpoint+0x41e>
 8008164:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 8008168:	f014 0f1f 	tst.w	r4, #31
 800816c:	d101      	bne.n	8008172 <USB_ActivateEndpoint+0x3fe>
 800816e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008172:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8008176:	b2a4      	uxth	r4, r4
 8008178:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 800817c:	fa1f fc8c 	uxth.w	ip, ip
 8008180:	ea44 040c 	orr.w	r4, r4, ip
 8008184:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 8008188:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 800818c:	e001      	b.n	8008192 <USB_ActivateEndpoint+0x41e>
 800818e:	2a01      	cmp	r2, #1
 8008190:	d01b      	beq.n	80081ca <USB_ActivateEndpoint+0x456>

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008192:	f891 c000 	ldrb.w	ip, [r1]
 8008196:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 800819a:	b292      	uxth	r2, r2
 800819c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80081a0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80081a4:	f482 5240 	eor.w	r2, r2, #12288	@ 0x3000
 80081a8:	f248 0480 	movw	r4, #32896	@ 0x8080
 80081ac:	4322      	orrs	r2, r4
 80081ae:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80081b2:	7809      	ldrb	r1, [r1, #0]
 80081b4:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80081b8:	b292      	uxth	r2, r2
 80081ba:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 80081be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80081c2:	4322      	orrs	r2, r4
 80081c4:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 80081c8:	bd10      	pop	{r4, pc}
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80081ca:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80081ce:	fa13 f282 	uxtah	r2, r3, r2
 80081d2:	780c      	ldrb	r4, [r1, #0]
 80081d4:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80081d8:	8a0c      	ldrh	r4, [r1, #16]
 80081da:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 80081de:	e7d8      	b.n	8008192 <USB_ActivateEndpoint+0x41e>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80081e0:	780c      	ldrb	r4, [r1, #0]
 80081e2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80081e6:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 80081ea:	d00c      	beq.n	8008206 <USB_ActivateEndpoint+0x492>
 80081ec:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80081f0:	b292      	uxth	r2, r2
 80081f2:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 80081f6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80081fa:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 80081fe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008202:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008206:	780c      	ldrb	r4, [r1, #0]
 8008208:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800820c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8008210:	d00c      	beq.n	800822c <USB_ActivateEndpoint+0x4b8>
 8008212:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008216:	b292      	uxth	r2, r2
 8008218:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800821c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8008220:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008224:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8008228:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 800822c:	78ca      	ldrb	r2, [r1, #3]
 800822e:	2a01      	cmp	r2, #1
 8008230:	d01e      	beq.n	8008270 <USB_ActivateEndpoint+0x4fc>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008232:	780c      	ldrb	r4, [r1, #0]
 8008234:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008238:	b292      	uxth	r2, r2
 800823a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800823e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008242:	f082 0220 	eor.w	r2, r2, #32
 8008246:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800824a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800824e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008252:	7809      	ldrb	r1, [r1, #0]
 8008254:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8008258:	b292      	uxth	r2, r2
 800825a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800825e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8008262:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008266:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800826a:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 800826e:	e7ab      	b.n	80081c8 <USB_ActivateEndpoint+0x454>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008270:	780c      	ldrb	r4, [r1, #0]
 8008272:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008276:	b292      	uxth	r2, r2
 8008278:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800827c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008280:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008284:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008288:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 800828c:	e7e1      	b.n	8008252 <USB_ActivateEndpoint+0x4de>

0800828e <USB_DeactivateEndpoint>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 800828e:	7b0b      	ldrb	r3, [r1, #12]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d146      	bne.n	8008322 <USB_DeactivateEndpoint+0x94>
  {
    if (ep->is_in != 0U)
 8008294:	784b      	ldrb	r3, [r1, #1]
 8008296:	b313      	cbz	r3, 80082de <USB_DeactivateEndpoint+0x50>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008298:	780a      	ldrb	r2, [r1, #0]
 800829a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800829e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80082a2:	d00c      	beq.n	80082be <USB_DeactivateEndpoint+0x30>
 80082a4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082b6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80082ba:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80082be:	780a      	ldrb	r2, [r1, #0]
 80082c0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082d6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 80082da:	2000      	movs	r0, #0
 80082dc:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80082de:	780a      	ldrb	r2, [r1, #0]
 80082e0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80082e4:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 80082e8:	d00c      	beq.n	8008304 <USB_DeactivateEndpoint+0x76>
 80082ea:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80082fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008300:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008304:	780a      	ldrb	r2, [r1, #0]
 8008306:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800830a:	b29b      	uxth	r3, r3
 800830c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008310:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008314:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008318:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800831c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8008320:	e7db      	b.n	80082da <USB_DeactivateEndpoint+0x4c>
    if (ep->is_in == 0U)
 8008322:	784b      	ldrb	r3, [r1, #1]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d14e      	bne.n	80083c6 <USB_DeactivateEndpoint+0x138>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008328:	780a      	ldrb	r2, [r1, #0]
 800832a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800832e:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8008332:	d00c      	beq.n	800834e <USB_DeactivateEndpoint+0xc0>
 8008334:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008338:	b29b      	uxth	r3, r3
 800833a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800833e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008342:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800834a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800834e:	780a      	ldrb	r2, [r1, #0]
 8008350:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008354:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8008358:	d00c      	beq.n	8008374 <USB_DeactivateEndpoint+0xe6>
 800835a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800835e:	b29b      	uxth	r3, r3
 8008360:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008364:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008368:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800836c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008370:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8008374:	780a      	ldrb	r2, [r1, #0]
 8008376:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800837a:	b29b      	uxth	r3, r3
 800837c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008380:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008384:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008388:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800838c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008390:	780a      	ldrb	r2, [r1, #0]
 8008392:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008396:	b29b      	uxth	r3, r3
 8008398:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800839c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083a0:	f248 0c80 	movw	ip, #32896	@ 0x8080
 80083a4:	ea43 030c 	orr.w	r3, r3, ip
 80083a8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80083ac:	780a      	ldrb	r2, [r1, #0]
 80083ae:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80083b2:	b29b      	uxth	r3, r3
 80083b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083bc:	ea43 030c 	orr.w	r3, r3, ip
 80083c0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 80083c4:	e789      	b.n	80082da <USB_DeactivateEndpoint+0x4c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80083c6:	780a      	ldrb	r2, [r1, #0]
 80083c8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80083cc:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 80083d0:	d00c      	beq.n	80083ec <USB_DeactivateEndpoint+0x15e>
 80083d2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80083d6:	b29b      	uxth	r3, r3
 80083d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80083e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083e8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80083ec:	780a      	ldrb	r2, [r1, #0]
 80083ee:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80083f2:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80083f6:	d00c      	beq.n	8008412 <USB_DeactivateEndpoint+0x184>
 80083f8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80083fc:	b29b      	uxth	r3, r3
 80083fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008402:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008406:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800840a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800840e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8008412:	780a      	ldrb	r2, [r1, #0]
 8008414:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008418:	b29b      	uxth	r3, r3
 800841a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800841e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008422:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008426:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800842a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800842e:	780a      	ldrb	r2, [r1, #0]
 8008430:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008434:	b29b      	uxth	r3, r3
 8008436:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800843a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800843e:	f248 0c80 	movw	ip, #32896	@ 0x8080
 8008442:	ea43 030c 	orr.w	r3, r3, ip
 8008446:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800844a:	780a      	ldrb	r2, [r1, #0]
 800844c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008450:	b29b      	uxth	r3, r3
 8008452:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008456:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800845a:	ea43 030c 	orr.w	r3, r3, ip
 800845e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8008462:	e73a      	b.n	80082da <USB_DeactivateEndpoint+0x4c>

08008464 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 8008464:	784b      	ldrb	r3, [r1, #1]
 8008466:	b18b      	cbz	r3, 800848c <USB_EPSetStall+0x28>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008468:	780a      	ldrb	r2, [r1, #0]
 800846a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800846e:	b29b      	uxth	r3, r3
 8008470:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008474:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008478:	f083 0310 	eor.w	r3, r3, #16
 800847c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008480:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008484:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 8008488:	2000      	movs	r0, #0
 800848a:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800848c:	780a      	ldrb	r2, [r1, #0]
 800848e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008492:	b29b      	uxth	r3, r3
 8008494:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008498:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800849c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80084a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084a8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 80084ac:	e7ec      	b.n	8008488 <USB_EPSetStall+0x24>

080084ae <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 80084ae:	784b      	ldrb	r3, [r1, #1]
 80084b0:	b333      	cbz	r3, 8008500 <USB_EPClearStall+0x52>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80084b2:	780a      	ldrb	r2, [r1, #0]
 80084b4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80084b8:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80084bc:	d00c      	beq.n	80084d8 <USB_EPClearStall+0x2a>
 80084be:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80084c2:	b29b      	uxth	r3, r3
 80084c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084d0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80084d4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

    if (ep->type != EP_TYPE_ISOC)
 80084d8:	78cb      	ldrb	r3, [r1, #3]
 80084da:	2b01      	cmp	r3, #1
 80084dc:	d033      	beq.n	8008546 <USB_EPClearStall+0x98>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80084de:	780a      	ldrb	r2, [r1, #0]
 80084e0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084ee:	f083 0320 	eor.w	r3, r3, #32
 80084f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084fa:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 80084fe:	e022      	b.n	8008546 <USB_EPClearStall+0x98>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008500:	780a      	ldrb	r2, [r1, #0]
 8008502:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008506:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 800850a:	d00c      	beq.n	8008526 <USB_EPClearStall+0x78>
 800850c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008510:	b29b      	uxth	r3, r3
 8008512:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008516:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800851a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800851e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008522:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008526:	780a      	ldrb	r2, [r1, #0]
 8008528:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800852c:	b29b      	uxth	r3, r3
 800852e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008532:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008536:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 800853a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800853e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008542:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 8008546:	2000      	movs	r0, #0
 8008548:	4770      	bx	lr

0800854a <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 800854a:	b911      	cbnz	r1, 8008552 <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800854c:	2380      	movs	r3, #128	@ 0x80
 800854e:	f8a0 304c 	strh.w	r3, [r0, #76]	@ 0x4c
  }

  return HAL_OK;
}
 8008552:	2000      	movs	r0, #0
 8008554:	4770      	bx	lr

08008556 <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8008556:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 800855a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800855e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008562:	b29b      	uxth	r3, r3
 8008564:	f8a0 3058 	strh.w	r3, [r0, #88]	@ 0x58

  return HAL_OK;
}
 8008568:	2000      	movs	r0, #0
 800856a:	4770      	bx	lr

0800856c <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800856c:	f8b0 0044 	ldrh.w	r0, [r0, #68]	@ 0x44
  return tmpreg;
}
 8008570:	b280      	uxth	r0, r0
 8008572:	4770      	bx	lr

08008574 <USB_WritePMA>:
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008574:	3301      	adds	r3, #1
 8008576:	085b      	lsrs	r3, r3, #1
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008578:	4402      	add	r2, r0
 800857a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400

  for (count = n; count != 0U; count--)
 800857e:	e008      	b.n	8008592 <USB_WritePMA+0x1e>
  {
    WrVal = pBuf[0];
 8008580:	7808      	ldrb	r0, [r1, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008582:	f891 c001 	ldrb.w	ip, [r1, #1]
 8008586:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    *pdwVal = (WrVal & 0xFFFFU);
 800858a:	f822 0b02 	strh.w	r0, [r2], #2
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
 800858e:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 8008590:	3b01      	subs	r3, #1
 8008592:	2b00      	cmp	r3, #0
 8008594:	d1f4      	bne.n	8008580 <USB_WritePMA+0xc>
  }
}
 8008596:	4770      	bx	lr

08008598 <USB_EPStartXfer>:
{
 8008598:	b570      	push	{r4, r5, r6, lr}
 800859a:	4605      	mov	r5, r0
 800859c:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 800859e:	784b      	ldrb	r3, [r1, #1]
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	d01a      	beq.n	80085da <USB_EPStartXfer+0x42>
    if (ep->doublebuffer == 0U)
 80085a4:	7b0b      	ldrb	r3, [r1, #12]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	f040 8292 	bne.w	8008ad0 <USB_EPStartXfer+0x538>
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 80085ac:	698b      	ldr	r3, [r1, #24]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	f040 8265 	bne.w	8008a7e <USB_EPStartXfer+0x4e6>
 80085b4:	78cb      	ldrb	r3, [r1, #3]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	f040 8261 	bne.w	8008a7e <USB_EPStartXfer+0x4e6>
        PCD_SET_OUT_STATUS(USBx, ep->num);
 80085bc:	780a      	ldrb	r2, [r1, #0]
 80085be:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085cc:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80085d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085d4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 80085d8:	e25f      	b.n	8008a9a <USB_EPStartXfer+0x502>
    if (ep->xfer_len > ep->maxpacket)
 80085da:	698e      	ldr	r6, [r1, #24]
 80085dc:	690a      	ldr	r2, [r1, #16]
 80085de:	4296      	cmp	r6, r2
 80085e0:	d900      	bls.n	80085e4 <USB_EPStartXfer+0x4c>
      len = ep->maxpacket;
 80085e2:	4616      	mov	r6, r2
    if (ep->doublebuffer == 0U)
 80085e4:	7b21      	ldrb	r1, [r4, #12]
 80085e6:	b341      	cbz	r1, 800863a <USB_EPStartXfer+0xa2>
      if (ep->type == EP_TYPE_BULK)
 80085e8:	78e1      	ldrb	r1, [r4, #3]
 80085ea:	2902      	cmp	r1, #2
 80085ec:	d047      	beq.n	800867e <USB_EPStartXfer+0xe6>
        ep->xfer_len_db -= len;
 80085ee:	6a22      	ldr	r2, [r4, #32]
 80085f0:	1b92      	subs	r2, r2, r6
 80085f2:	6222      	str	r2, [r4, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80085f4:	7822      	ldrb	r2, [r4, #0]
 80085f6:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
 80085fa:	f011 0f40 	tst.w	r1, #64	@ 0x40
 80085fe:	f000 81f6 	beq.w	80089ee <USB_EPStartXfer+0x456>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008602:	2b00      	cmp	r3, #0
 8008604:	f040 81e3 	bne.w	80089ce <USB_EPStartXfer+0x436>
 8008608:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 800860c:	fa15 f383 	uxtah	r3, r5, r3
 8008610:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8008614:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	@ 0x406
 8008618:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800861c:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 8008620:	2e00      	cmp	r6, #0
 8008622:	f040 81b4 	bne.w	800898e <USB_EPStartXfer+0x3f6>
 8008626:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	@ 0x406
 800862a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800862e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008632:	b29b      	uxth	r3, r3
 8008634:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 8008638:	e1d2      	b.n	80089e0 <USB_EPStartXfer+0x448>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800863a:	b2b6      	uxth	r6, r6
 800863c:	4633      	mov	r3, r6
 800863e:	88e2      	ldrh	r2, [r4, #6]
 8008640:	6961      	ldr	r1, [r4, #20]
 8008642:	4628      	mov	r0, r5
 8008644:	f7ff ff96 	bl	8008574 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008648:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 800864c:	fa15 f383 	uxtah	r3, r5, r3
 8008650:	7822      	ldrb	r2, [r4, #0]
 8008652:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008656:	f8a3 6402 	strh.w	r6, [r3, #1026]	@ 0x402
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800865a:	7822      	ldrb	r2, [r4, #0]
 800865c:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8008660:	b29b      	uxth	r3, r3
 8008662:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008666:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800866a:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 800866e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008672:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008676:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 800867a:	2000      	movs	r0, #0
 800867c:	e224      	b.n	8008ac8 <USB_EPStartXfer+0x530>
        if (ep->xfer_len_db > ep->maxpacket)
 800867e:	6a23      	ldr	r3, [r4, #32]
 8008680:	429a      	cmp	r2, r3
 8008682:	f080 8166 	bcs.w	8008952 <USB_EPStartXfer+0x3ba>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008686:	7822      	ldrb	r2, [r4, #0]
 8008688:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800868c:	b29b      	uxth	r3, r3
 800868e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008692:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008696:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800869a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800869e:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
          ep->xfer_len_db -= len;
 80086a2:	6a23      	ldr	r3, [r4, #32]
 80086a4:	1b9b      	subs	r3, r3, r6
 80086a6:	6223      	str	r3, [r4, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80086a8:	7823      	ldrb	r3, [r4, #0]
 80086aa:	f835 2023 	ldrh.w	r2, [r5, r3, lsl #2]
 80086ae:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80086b2:	f000 80a7 	beq.w	8008804 <USB_EPStartXfer+0x26c>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80086b6:	7862      	ldrb	r2, [r4, #1]
 80086b8:	bbb2      	cbnz	r2, 8008728 <USB_EPStartXfer+0x190>
 80086ba:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 80086be:	fa15 f282 	uxtah	r2, r5, r2
 80086c2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80086c6:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 80086ca:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80086ce:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80086d2:	b94e      	cbnz	r6, 80086e8 <USB_EPStartXfer+0x150>
 80086d4:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 80086d8:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80086dc:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80086e0:	b292      	uxth	r2, r2
 80086e2:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80086e6:	e021      	b.n	800872c <USB_EPStartXfer+0x194>
 80086e8:	2e3e      	cmp	r6, #62	@ 0x3e
 80086ea:	d80d      	bhi.n	8008708 <USB_EPStartXfer+0x170>
 80086ec:	0872      	lsrs	r2, r6, #1
 80086ee:	f016 0f01 	tst.w	r6, #1
 80086f2:	d000      	beq.n	80086f6 <USB_EPStartXfer+0x15e>
 80086f4:	3201      	adds	r2, #1
 80086f6:	f8b3 1406 	ldrh.w	r1, [r3, #1030]	@ 0x406
 80086fa:	b289      	uxth	r1, r1
 80086fc:	0292      	lsls	r2, r2, #10
 80086fe:	b292      	uxth	r2, r2
 8008700:	430a      	orrs	r2, r1
 8008702:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8008706:	e011      	b.n	800872c <USB_EPStartXfer+0x194>
 8008708:	0971      	lsrs	r1, r6, #5
 800870a:	f016 0f1f 	tst.w	r6, #31
 800870e:	d100      	bne.n	8008712 <USB_EPStartXfer+0x17a>
 8008710:	3901      	subs	r1, #1
 8008712:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8008716:	b292      	uxth	r2, r2
 8008718:	0289      	lsls	r1, r1, #10
 800871a:	b289      	uxth	r1, r1
 800871c:	430a      	orrs	r2, r1
 800871e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008722:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8008726:	e001      	b.n	800872c <USB_EPStartXfer+0x194>
 8008728:	2a01      	cmp	r2, #1
 800872a:	d029      	beq.n	8008780 <USB_EPStartXfer+0x1e8>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800872c:	b2b3      	uxth	r3, r6
 800872e:	8962      	ldrh	r2, [r4, #10]
 8008730:	6961      	ldr	r1, [r4, #20]
 8008732:	4628      	mov	r0, r5
 8008734:	f7ff ff1e 	bl	8008574 <USB_WritePMA>
            ep->xfer_buff += len;
 8008738:	6963      	ldr	r3, [r4, #20]
 800873a:	4433      	add	r3, r6
 800873c:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 800873e:	6a23      	ldr	r3, [r4, #32]
 8008740:	6922      	ldr	r2, [r4, #16]
 8008742:	4293      	cmp	r3, r2
 8008744:	d926      	bls.n	8008794 <USB_EPStartXfer+0x1fc>
              ep->xfer_len_db -= len;
 8008746:	1b9b      	subs	r3, r3, r6
 8008748:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800874a:	7863      	ldrb	r3, [r4, #1]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d145      	bne.n	80087dc <USB_EPStartXfer+0x244>
 8008750:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8008754:	fa15 f383 	uxtah	r3, r5, r3
 8008758:	7822      	ldrb	r2, [r4, #0]
 800875a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800875e:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8008762:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8008766:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 800876a:	b9be      	cbnz	r6, 800879c <USB_EPStartXfer+0x204>
 800876c:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8008770:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8008774:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008778:	b292      	uxth	r2, r2
 800877a:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 800877e:	e02f      	b.n	80087e0 <USB_EPStartXfer+0x248>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008780:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 8008784:	fa15 f282 	uxtah	r2, r5, r2
 8008788:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800878c:	b2b2      	uxth	r2, r6
 800878e:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8008792:	e7cb      	b.n	800872c <USB_EPStartXfer+0x194>
              ep->xfer_len_db = 0U;
 8008794:	2200      	movs	r2, #0
 8008796:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 8008798:	461e      	mov	r6, r3
 800879a:	e7d6      	b.n	800874a <USB_EPStartXfer+0x1b2>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800879c:	2e3e      	cmp	r6, #62	@ 0x3e
 800879e:	d80d      	bhi.n	80087bc <USB_EPStartXfer+0x224>
 80087a0:	0872      	lsrs	r2, r6, #1
 80087a2:	f016 0f01 	tst.w	r6, #1
 80087a6:	d000      	beq.n	80087aa <USB_EPStartXfer+0x212>
 80087a8:	3201      	adds	r2, #1
 80087aa:	f8b3 1402 	ldrh.w	r1, [r3, #1026]	@ 0x402
 80087ae:	b289      	uxth	r1, r1
 80087b0:	0292      	lsls	r2, r2, #10
 80087b2:	b292      	uxth	r2, r2
 80087b4:	430a      	orrs	r2, r1
 80087b6:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80087ba:	e011      	b.n	80087e0 <USB_EPStartXfer+0x248>
 80087bc:	0971      	lsrs	r1, r6, #5
 80087be:	f016 0f1f 	tst.w	r6, #31
 80087c2:	d100      	bne.n	80087c6 <USB_EPStartXfer+0x22e>
 80087c4:	3901      	subs	r1, #1
 80087c6:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 80087ca:	b292      	uxth	r2, r2
 80087cc:	0289      	lsls	r1, r1, #10
 80087ce:	b289      	uxth	r1, r1
 80087d0:	430a      	orrs	r2, r1
 80087d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80087d6:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80087da:	e001      	b.n	80087e0 <USB_EPStartXfer+0x248>
 80087dc:	2b01      	cmp	r3, #1
 80087de:	d006      	beq.n	80087ee <USB_EPStartXfer+0x256>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80087e0:	b2b3      	uxth	r3, r6
 80087e2:	8922      	ldrh	r2, [r4, #8]
 80087e4:	6961      	ldr	r1, [r4, #20]
 80087e6:	4628      	mov	r0, r5
 80087e8:	f7ff fec4 	bl	8008574 <USB_WritePMA>
 80087ec:	e735      	b.n	800865a <USB_EPStartXfer+0xc2>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80087ee:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 80087f2:	fa15 f383 	uxtah	r3, r5, r3
 80087f6:	7822      	ldrb	r2, [r4, #0]
 80087f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087fc:	b2b2      	uxth	r2, r6
 80087fe:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8008802:	e7ed      	b.n	80087e0 <USB_EPStartXfer+0x248>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008804:	7862      	ldrb	r2, [r4, #1]
 8008806:	bbb2      	cbnz	r2, 8008876 <USB_EPStartXfer+0x2de>
 8008808:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 800880c:	fa15 f282 	uxtah	r2, r5, r2
 8008810:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008814:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8008818:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800881c:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8008820:	b94e      	cbnz	r6, 8008836 <USB_EPStartXfer+0x29e>
 8008822:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8008826:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800882a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800882e:	b292      	uxth	r2, r2
 8008830:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8008834:	e021      	b.n	800887a <USB_EPStartXfer+0x2e2>
 8008836:	2e3e      	cmp	r6, #62	@ 0x3e
 8008838:	d80d      	bhi.n	8008856 <USB_EPStartXfer+0x2be>
 800883a:	0872      	lsrs	r2, r6, #1
 800883c:	f016 0f01 	tst.w	r6, #1
 8008840:	d000      	beq.n	8008844 <USB_EPStartXfer+0x2ac>
 8008842:	3201      	adds	r2, #1
 8008844:	f8b3 1402 	ldrh.w	r1, [r3, #1026]	@ 0x402
 8008848:	b289      	uxth	r1, r1
 800884a:	0292      	lsls	r2, r2, #10
 800884c:	b292      	uxth	r2, r2
 800884e:	430a      	orrs	r2, r1
 8008850:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8008854:	e011      	b.n	800887a <USB_EPStartXfer+0x2e2>
 8008856:	0971      	lsrs	r1, r6, #5
 8008858:	f016 0f1f 	tst.w	r6, #31
 800885c:	d100      	bne.n	8008860 <USB_EPStartXfer+0x2c8>
 800885e:	3901      	subs	r1, #1
 8008860:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8008864:	b292      	uxth	r2, r2
 8008866:	0289      	lsls	r1, r1, #10
 8008868:	b289      	uxth	r1, r1
 800886a:	430a      	orrs	r2, r1
 800886c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008870:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8008874:	e001      	b.n	800887a <USB_EPStartXfer+0x2e2>
 8008876:	2a01      	cmp	r2, #1
 8008878:	d029      	beq.n	80088ce <USB_EPStartXfer+0x336>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800887a:	b2b3      	uxth	r3, r6
 800887c:	8922      	ldrh	r2, [r4, #8]
 800887e:	6961      	ldr	r1, [r4, #20]
 8008880:	4628      	mov	r0, r5
 8008882:	f7ff fe77 	bl	8008574 <USB_WritePMA>
            ep->xfer_buff += len;
 8008886:	6963      	ldr	r3, [r4, #20]
 8008888:	4433      	add	r3, r6
 800888a:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 800888c:	6a23      	ldr	r3, [r4, #32]
 800888e:	6922      	ldr	r2, [r4, #16]
 8008890:	4293      	cmp	r3, r2
 8008892:	d926      	bls.n	80088e2 <USB_EPStartXfer+0x34a>
              ep->xfer_len_db -= len;
 8008894:	1b9b      	subs	r3, r3, r6
 8008896:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008898:	7863      	ldrb	r3, [r4, #1]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d145      	bne.n	800892a <USB_EPStartXfer+0x392>
 800889e:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 80088a2:	fa15 f383 	uxtah	r3, r5, r3
 80088a6:	7822      	ldrb	r2, [r4, #0]
 80088a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088ac:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 80088b0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80088b4:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80088b8:	b9be      	cbnz	r6, 80088ea <USB_EPStartXfer+0x352>
 80088ba:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 80088be:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80088c2:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80088c6:	b292      	uxth	r2, r2
 80088c8:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80088cc:	e02f      	b.n	800892e <USB_EPStartXfer+0x396>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80088ce:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 80088d2:	fa15 f282 	uxtah	r2, r5, r2
 80088d6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80088da:	b2b2      	uxth	r2, r6
 80088dc:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80088e0:	e7cb      	b.n	800887a <USB_EPStartXfer+0x2e2>
              ep->xfer_len_db = 0U;
 80088e2:	2200      	movs	r2, #0
 80088e4:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 80088e6:	461e      	mov	r6, r3
 80088e8:	e7d6      	b.n	8008898 <USB_EPStartXfer+0x300>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80088ea:	2e3e      	cmp	r6, #62	@ 0x3e
 80088ec:	d80d      	bhi.n	800890a <USB_EPStartXfer+0x372>
 80088ee:	0872      	lsrs	r2, r6, #1
 80088f0:	f016 0f01 	tst.w	r6, #1
 80088f4:	d000      	beq.n	80088f8 <USB_EPStartXfer+0x360>
 80088f6:	3201      	adds	r2, #1
 80088f8:	f8b3 1406 	ldrh.w	r1, [r3, #1030]	@ 0x406
 80088fc:	b289      	uxth	r1, r1
 80088fe:	0292      	lsls	r2, r2, #10
 8008900:	b292      	uxth	r2, r2
 8008902:	430a      	orrs	r2, r1
 8008904:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8008908:	e011      	b.n	800892e <USB_EPStartXfer+0x396>
 800890a:	0971      	lsrs	r1, r6, #5
 800890c:	f016 0f1f 	tst.w	r6, #31
 8008910:	d100      	bne.n	8008914 <USB_EPStartXfer+0x37c>
 8008912:	3901      	subs	r1, #1
 8008914:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8008918:	b292      	uxth	r2, r2
 800891a:	0289      	lsls	r1, r1, #10
 800891c:	b289      	uxth	r1, r1
 800891e:	430a      	orrs	r2, r1
 8008920:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008924:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8008928:	e001      	b.n	800892e <USB_EPStartXfer+0x396>
 800892a:	2b01      	cmp	r3, #1
 800892c:	d006      	beq.n	800893c <USB_EPStartXfer+0x3a4>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800892e:	b2b3      	uxth	r3, r6
 8008930:	8962      	ldrh	r2, [r4, #10]
 8008932:	6961      	ldr	r1, [r4, #20]
 8008934:	4628      	mov	r0, r5
 8008936:	f7ff fe1d 	bl	8008574 <USB_WritePMA>
 800893a:	e68e      	b.n	800865a <USB_EPStartXfer+0xc2>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800893c:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8008940:	fa15 f383 	uxtah	r3, r5, r3
 8008944:	7822      	ldrb	r2, [r4, #0]
 8008946:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800894a:	b2b2      	uxth	r2, r6
 800894c:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8008950:	e7ed      	b.n	800892e <USB_EPStartXfer+0x396>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008952:	7821      	ldrb	r1, [r4, #0]
 8008954:	f835 2021 	ldrh.w	r2, [r5, r1, lsl #2]
 8008958:	b292      	uxth	r2, r2
 800895a:	f422 42e2 	bic.w	r2, r2, #28928	@ 0x7100
 800895e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8008962:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008966:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800896a:	f825 2021 	strh.w	r2, [r5, r1, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800896e:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 8008972:	fa15 f282 	uxtah	r2, r5, r2
 8008976:	7821      	ldrb	r1, [r4, #0]
 8008978:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800897c:	b29b      	uxth	r3, r3
 800897e:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008982:	8922      	ldrh	r2, [r4, #8]
 8008984:	6961      	ldr	r1, [r4, #20]
 8008986:	4628      	mov	r0, r5
 8008988:	f7ff fdf4 	bl	8008574 <USB_WritePMA>
 800898c:	e665      	b.n	800865a <USB_EPStartXfer+0xc2>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800898e:	2e3e      	cmp	r6, #62	@ 0x3e
 8008990:	d80d      	bhi.n	80089ae <USB_EPStartXfer+0x416>
 8008992:	0873      	lsrs	r3, r6, #1
 8008994:	f016 0f01 	tst.w	r6, #1
 8008998:	d000      	beq.n	800899c <USB_EPStartXfer+0x404>
 800899a:	3301      	adds	r3, #1
 800899c:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 80089a0:	b289      	uxth	r1, r1
 80089a2:	029b      	lsls	r3, r3, #10
 80089a4:	b29b      	uxth	r3, r3
 80089a6:	430b      	orrs	r3, r1
 80089a8:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 80089ac:	e018      	b.n	80089e0 <USB_EPStartXfer+0x448>
 80089ae:	0971      	lsrs	r1, r6, #5
 80089b0:	f016 0f1f 	tst.w	r6, #31
 80089b4:	d100      	bne.n	80089b8 <USB_EPStartXfer+0x420>
 80089b6:	3901      	subs	r1, #1
 80089b8:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	@ 0x406
 80089bc:	b29b      	uxth	r3, r3
 80089be:	0289      	lsls	r1, r1, #10
 80089c0:	b289      	uxth	r1, r1
 80089c2:	430b      	orrs	r3, r1
 80089c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089c8:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 80089cc:	e008      	b.n	80089e0 <USB_EPStartXfer+0x448>
 80089ce:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 80089d2:	fa15 f383 	uxtah	r3, r5, r3
 80089d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089da:	b2b2      	uxth	r2, r6
 80089dc:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80089e0:	b2b3      	uxth	r3, r6
 80089e2:	8962      	ldrh	r2, [r4, #10]
 80089e4:	6961      	ldr	r1, [r4, #20]
 80089e6:	4628      	mov	r0, r5
 80089e8:	f7ff fdc4 	bl	8008574 <USB_WritePMA>
 80089ec:	e635      	b.n	800865a <USB_EPStartXfer+0xc2>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80089ee:	bbb3      	cbnz	r3, 8008a5e <USB_EPStartXfer+0x4c6>
 80089f0:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 80089f4:	fa15 f383 	uxtah	r3, r5, r3
 80089f8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80089fc:	f8b2 3402 	ldrh.w	r3, [r2, #1026]	@ 0x402
 8008a00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a04:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 8008a08:	b94e      	cbnz	r6, 8008a1e <USB_EPStartXfer+0x486>
 8008a0a:	f8b2 3402 	ldrh.w	r3, [r2, #1026]	@ 0x402
 8008a0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 8008a1c:	e028      	b.n	8008a70 <USB_EPStartXfer+0x4d8>
 8008a1e:	2e3e      	cmp	r6, #62	@ 0x3e
 8008a20:	d80d      	bhi.n	8008a3e <USB_EPStartXfer+0x4a6>
 8008a22:	0873      	lsrs	r3, r6, #1
 8008a24:	f016 0f01 	tst.w	r6, #1
 8008a28:	d000      	beq.n	8008a2c <USB_EPStartXfer+0x494>
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 8008a30:	b289      	uxth	r1, r1
 8008a32:	029b      	lsls	r3, r3, #10
 8008a34:	b29b      	uxth	r3, r3
 8008a36:	430b      	orrs	r3, r1
 8008a38:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 8008a3c:	e018      	b.n	8008a70 <USB_EPStartXfer+0x4d8>
 8008a3e:	0971      	lsrs	r1, r6, #5
 8008a40:	f016 0f1f 	tst.w	r6, #31
 8008a44:	d100      	bne.n	8008a48 <USB_EPStartXfer+0x4b0>
 8008a46:	3901      	subs	r1, #1
 8008a48:	f8b2 3402 	ldrh.w	r3, [r2, #1026]	@ 0x402
 8008a4c:	b29b      	uxth	r3, r3
 8008a4e:	0289      	lsls	r1, r1, #10
 8008a50:	b289      	uxth	r1, r1
 8008a52:	430b      	orrs	r3, r1
 8008a54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a58:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 8008a5c:	e008      	b.n	8008a70 <USB_EPStartXfer+0x4d8>
 8008a5e:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8008a62:	fa15 f383 	uxtah	r3, r5, r3
 8008a66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a6a:	b2b2      	uxth	r2, r6
 8008a6c:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008a70:	b2b3      	uxth	r3, r6
 8008a72:	8922      	ldrh	r2, [r4, #8]
 8008a74:	6961      	ldr	r1, [r4, #20]
 8008a76:	4628      	mov	r0, r5
 8008a78:	f7ff fd7c 	bl	8008574 <USB_WritePMA>
 8008a7c:	e5ed      	b.n	800865a <USB_EPStartXfer+0xc2>
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8008a7e:	7822      	ldrb	r2, [r4, #0]
 8008a80:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8008a84:	b29b      	uxth	r3, r3
 8008a86:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8008a8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a96:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
      if (ep->xfer_len > ep->maxpacket)
 8008a9a:	69a3      	ldr	r3, [r4, #24]
 8008a9c:	6922      	ldr	r2, [r4, #16]
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d913      	bls.n	8008aca <USB_EPStartXfer+0x532>
        ep->xfer_len -= ep->maxpacket;
 8008aa2:	1a9b      	subs	r3, r3, r2
 8008aa4:	61a3      	str	r3, [r4, #24]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008aa6:	7822      	ldrb	r2, [r4, #0]
 8008aa8:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ab6:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8008aba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008abe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ac2:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8008ac6:	2000      	movs	r0, #0
}
 8008ac8:	bd70      	pop	{r4, r5, r6, pc}
        ep->xfer_len = 0U;
 8008aca:	2300      	movs	r3, #0
 8008acc:	61a3      	str	r3, [r4, #24]
 8008ace:	e7ea      	b.n	8008aa6 <USB_EPStartXfer+0x50e>
      if (ep->type == EP_TYPE_BULK)
 8008ad0:	78cb      	ldrb	r3, [r1, #3]
 8008ad2:	2b02      	cmp	r3, #2
 8008ad4:	d004      	beq.n	8008ae0 <USB_EPStartXfer+0x548>
      else if (ep->type == EP_TYPE_ISOC)
 8008ad6:	2b01      	cmp	r3, #1
 8008ad8:	d11e      	bne.n	8008b18 <USB_EPStartXfer+0x580>
        ep->xfer_len = 0U;
 8008ada:	2300      	movs	r3, #0
 8008adc:	618b      	str	r3, [r1, #24]
 8008ade:	e7e2      	b.n	8008aa6 <USB_EPStartXfer+0x50e>
        if (ep->xfer_count != 0U)
 8008ae0:	69cb      	ldr	r3, [r1, #28]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d0df      	beq.n	8008aa6 <USB_EPStartXfer+0x50e>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008ae6:	780a      	ldrb	r2, [r1, #0]
 8008ae8:	f830 1022 	ldrh.w	r1, [r0, r2, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008aec:	f244 0340 	movw	r3, #16448	@ 0x4040
 8008af0:	ea03 0001 	and.w	r0, r3, r1
 8008af4:	438b      	bics	r3, r1
 8008af6:	d001      	beq.n	8008afc <USB_EPStartXfer+0x564>
 8008af8:	2800      	cmp	r0, #0
 8008afa:	d1d4      	bne.n	8008aa6 <USB_EPStartXfer+0x50e>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008afc:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b0e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008b12:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 8008b16:	e7c6      	b.n	8008aa6 <USB_EPStartXfer+0x50e>
        return HAL_ERROR;
 8008b18:	2001      	movs	r0, #1
 8008b1a:	e7d5      	b.n	8008ac8 <USB_EPStartXfer+0x530>

08008b1c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008b1c:	b410      	push	{r4}
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008b1e:	085c      	lsrs	r4, r3, #1
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008b20:	4402      	add	r2, r0
 8008b22:	f502 6280 	add.w	r2, r2, #1024	@ 0x400

  for (count = n; count != 0U; count--)
 8008b26:	e007      	b.n	8008b38 <USB_ReadPMA+0x1c>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008b28:	f832 0b02 	ldrh.w	r0, [r2], #2
    pdwVal++;
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008b2c:	7008      	strb	r0, [r1, #0]
    pBuf++;
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8008b2e:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8008b32:	7048      	strb	r0, [r1, #1]
    pBuf++;
 8008b34:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 8008b36:	3c01      	subs	r4, #1
 8008b38:	2c00      	cmp	r4, #0
 8008b3a:	d1f5      	bne.n	8008b28 <USB_ReadPMA+0xc>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8008b3c:	f013 0f01 	tst.w	r3, #1
 8008b40:	d001      	beq.n	8008b46 <USB_ReadPMA+0x2a>
  {
    RdVal = *pdwVal;
 8008b42:	8813      	ldrh	r3, [r2, #0]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008b44:	700b      	strb	r3, [r1, #0]
  }
}
 8008b46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b4a:	4770      	bx	lr

08008b4c <LST_init_head>:
/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
  listHead->next = listHead;
 8008b4c:	6000      	str	r0, [r0, #0]
  listHead->prev = listHead;
 8008b4e:	6040      	str	r0, [r0, #4]
}
 8008b50:	4770      	bx	lr

08008b52 <LST_is_empty>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b52:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008b56:	b672      	cpsid	i
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 8008b58:	6802      	ldr	r2, [r0, #0]
 8008b5a:	4282      	cmp	r2, r0
 8008b5c:	d003      	beq.n	8008b66 <LST_is_empty+0x14>
  {
    return_value = TRUE;
  }
  else
  {
    return_value = FALSE;
 8008b5e:	2000      	movs	r0, #0
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b60:	f383 8810 	msr	PRIMASK, r3
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
}
 8008b64:	4770      	bx	lr
    return_value = TRUE;
 8008b66:	2001      	movs	r0, #1
 8008b68:	e7fa      	b.n	8008b60 <LST_is_empty+0xe>

08008b6a <LST_insert_head>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b6a:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008b6e:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8008b70:	6802      	ldr	r2, [r0, #0]
 8008b72:	600a      	str	r2, [r1, #0]
  node->prev = listHead;
 8008b74:	6048      	str	r0, [r1, #4]
  listHead->next = node;
 8008b76:	6001      	str	r1, [r0, #0]
  (node->next)->prev = node;
 8008b78:	680a      	ldr	r2, [r1, #0]
 8008b7a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b7c:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8008b80:	4770      	bx	lr

08008b82 <LST_insert_tail>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b82:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008b86:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8008b88:	6008      	str	r0, [r1, #0]
  node->prev = listHead->prev;
 8008b8a:	6842      	ldr	r2, [r0, #4]
 8008b8c:	604a      	str	r2, [r1, #4]
  listHead->prev = node;
 8008b8e:	6041      	str	r1, [r0, #4]
  (node->prev)->next = node;
 8008b90:	684a      	ldr	r2, [r1, #4]
 8008b92:	6011      	str	r1, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b94:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8008b98:	4770      	bx	lr

08008b9a <LST_remove_node>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b9a:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008b9e:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 8008ba0:	6842      	ldr	r2, [r0, #4]
 8008ba2:	6801      	ldr	r1, [r0, #0]
 8008ba4:	6011      	str	r1, [r2, #0]
  (node->next)->prev = node->prev;
 8008ba6:	6802      	ldr	r2, [r0, #0]
 8008ba8:	6841      	ldr	r1, [r0, #4]
 8008baa:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bac:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8008bb0:	4770      	bx	lr

08008bb2 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8008bb2:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bb4:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008bb8:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 8008bba:	6803      	ldr	r3, [r0, #0]
 8008bbc:	600b      	str	r3, [r1, #0]
  LST_remove_node (listHead->next);
 8008bbe:	6800      	ldr	r0, [r0, #0]
 8008bc0:	f7ff ffeb 	bl	8008b9a <LST_remove_node>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bc4:	f384 8810 	msr	PRIMASK, r4

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8008bc8:	bd10      	pop	{r4, pc}

08008bca <BAS_Init>:
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
  return;
}
 8008bca:	4770      	bx	lr

08008bcc <BLS_Init>:

__WEAK void BLS_Init( void )
{
  return;
}
 8008bcc:	4770      	bx	lr

08008bce <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
  return;
}
 8008bce:	4770      	bx	lr

08008bd0 <DIS_Init>:
__WEAK void DIS_Init( void )
{
  return;
}
 8008bd0:	4770      	bx	lr

08008bd2 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
  return;
}
 8008bd2:	4770      	bx	lr

08008bd4 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
  return;
}
 8008bd4:	4770      	bx	lr

08008bd6 <HRS_Init>:
__WEAK void HRS_Init( void )
{
  return;
}
 8008bd6:	4770      	bx	lr

08008bd8 <HTS_Init>:
__WEAK void HTS_Init( void )
{
  return;
}
 8008bd8:	4770      	bx	lr

08008bda <IAS_Init>:
__WEAK void IAS_Init( void )
{
  return;
}
 8008bda:	4770      	bx	lr

08008bdc <LLS_Init>:
__WEAK void LLS_Init( void )
{
  return;
}
 8008bdc:	4770      	bx	lr

08008bde <TPS_Init>:
__WEAK void TPS_Init( void )
{
  return;
}
 8008bde:	4770      	bx	lr

08008be0 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
  return;
}
 8008be0:	4770      	bx	lr

08008be2 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
  return;
}
 8008be2:	4770      	bx	lr

08008be4 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
  return;
}
 8008be4:	4770      	bx	lr

08008be6 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
  return;
}
 8008be6:	4770      	bx	lr

08008be8 <MESH_Init>:
__WEAK void MESH_Init( void )
{
  return;
}
 8008be8:	4770      	bx	lr

08008bea <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
  return;
}
 8008bea:	4770      	bx	lr

08008bec <SVCCTL_SvcInit>:

  return;
}

__WEAK void SVCCTL_SvcInit(void)
{
 8008bec:	b508      	push	{r3, lr}
  BAS_Init();
 8008bee:	f7ff ffec 	bl	8008bca <BAS_Init>

  BLS_Init();
 8008bf2:	f7ff ffeb 	bl	8008bcc <BLS_Init>

  CRS_STM_Init();
 8008bf6:	f7ff ffea 	bl	8008bce <CRS_STM_Init>

  DIS_Init();
 8008bfa:	f7ff ffe9 	bl	8008bd0 <DIS_Init>

  EDS_STM_Init();
 8008bfe:	f7ff ffe8 	bl	8008bd2 <EDS_STM_Init>

  HIDS_Init();
 8008c02:	f7ff ffe7 	bl	8008bd4 <HIDS_Init>

  HRS_Init();
 8008c06:	f7ff ffe6 	bl	8008bd6 <HRS_Init>

  HTS_Init();
 8008c0a:	f7ff ffe5 	bl	8008bd8 <HTS_Init>

  IAS_Init();
 8008c0e:	f7ff ffe4 	bl	8008bda <IAS_Init>

  LLS_Init();
 8008c12:	f7ff ffe3 	bl	8008bdc <LLS_Init>

  TPS_Init();
 8008c16:	f7ff ffe2 	bl	8008bde <TPS_Init>

  MOTENV_STM_Init();
 8008c1a:	f7ff ffe1 	bl	8008be0 <MOTENV_STM_Init>

  P2PS_STM_Init();
 8008c1e:	f7ff ffe0 	bl	8008be2 <P2PS_STM_Init>

  ZDD_STM_Init();
 8008c22:	f7ff ffdf 	bl	8008be4 <ZDD_STM_Init>

  OTAS_STM_Init();
 8008c26:	f7ff ffde 	bl	8008be6 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8008c2a:	f7ff ffde 	bl	8008bea <BVOPUS_STM_Init>

  MESH_Init();
 8008c2e:	f7ff ffdb 	bl	8008be8 <MESH_Init>

  SVCCTL_InitCustomSvc();
 8008c32:	f7f8 fb9f 	bl	8001374 <SVCCTL_InitCustomSvc>
  
  return;
}
 8008c36:	bd08      	pop	{r3, pc}

08008c38 <SVCCTL_Init>:
{
 8008c38:	b508      	push	{r3, lr}
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	4a03      	ldr	r2, [pc, #12]	@ (8008c4c <SVCCTL_Init+0x14>)
 8008c3e:	7713      	strb	r3, [r2, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8008c40:	4a03      	ldr	r2, [pc, #12]	@ (8008c50 <SVCCTL_Init+0x18>)
 8008c42:	7013      	strb	r3, [r2, #0]
  SVCCTL_SvcInit();
 8008c44:	f7ff ffd2 	bl	8008bec <SVCCTL_SvcInit>
}
 8008c48:	bd08      	pop	{r3, pc}
 8008c4a:	bf00      	nop
 8008c4c:	200001e0 	.word	0x200001e0
 8008c50:	200001dc 	.word	0x200001dc

08008c54 <SVCCTL_RegisterSvcHandler>:
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8008c54:	4a03      	ldr	r2, [pc, #12]	@ (8008c64 <SVCCTL_RegisterSvcHandler+0x10>)
 8008c56:	7f13      	ldrb	r3, [r2, #28]
 8008c58:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8008c5c:	3301      	adds	r3, #1
 8008c5e:	7713      	strb	r3, [r2, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
}
 8008c60:	4770      	bx	lr
 8008c62:	bf00      	nop
 8008c64:	200001e0 	.word	0x200001e0

08008c68 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8008c68:	b538      	push	{r3, r4, r5, lr}
 8008c6a:	4605      	mov	r5, r0
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
  event_notification_status = SVCCTL_EvtNotAck;

  switch (event_pckt->evt)
 8008c6c:	7843      	ldrb	r3, [r0, #1]
 8008c6e:	2bff      	cmp	r3, #255	@ 0xff
 8008c70:	d106      	bne.n	8008c80 <SVCCTL_UserEvtRx+0x18>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8008c72:	f8b0 3003 	ldrh.w	r3, [r0, #3]
 8008c76:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008c7a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008c7e:	d003      	beq.n	8008c88 <SVCCTL_UserEvtRx+0x20>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 8008c80:	4628      	mov	r0, r5
 8008c82:	f7f7 fe03 	bl	800088c <SVCCTL_App_Notification>
      return_status = SVCCTL_UserEvtFlowEnable;
      break;
  }

  return (return_status);
}
 8008c86:	bd38      	pop	{r3, r4, r5, pc}
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8008c88:	2400      	movs	r4, #0
  event_notification_status = SVCCTL_EvtNotAck;
 8008c8a:	4622      	mov	r2, r4
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8008c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8008cb8 <SVCCTL_UserEvtRx+0x50>)
 8008c8e:	7f1b      	ldrb	r3, [r3, #28]
 8008c90:	42a3      	cmp	r3, r4
 8008c92:	d909      	bls.n	8008ca8 <SVCCTL_UserEvtRx+0x40>
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8008c94:	4b08      	ldr	r3, [pc, #32]	@ (8008cb8 <SVCCTL_UserEvtRx+0x50>)
 8008c96:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008c9a:	4628      	mov	r0, r5
 8008c9c:	4798      	blx	r3
            if (event_notification_status != SVCCTL_EvtNotAck)
 8008c9e:	4602      	mov	r2, r0
 8008ca0:	b910      	cbnz	r0, 8008ca8 <SVCCTL_UserEvtRx+0x40>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8008ca2:	3401      	adds	r4, #1
 8008ca4:	b2e4      	uxtb	r4, r4
 8008ca6:	e7f1      	b.n	8008c8c <SVCCTL_UserEvtRx+0x24>
  switch (event_notification_status)
 8008ca8:	2a00      	cmp	r2, #0
 8008caa:	d0e9      	beq.n	8008c80 <SVCCTL_UserEvtRx+0x18>
 8008cac:	2a02      	cmp	r2, #2
 8008cae:	d101      	bne.n	8008cb4 <SVCCTL_UserEvtRx+0x4c>
      return_status = SVCCTL_UserEvtFlowDisable;
 8008cb0:	2000      	movs	r0, #0
 8008cb2:	e7e8      	b.n	8008c86 <SVCCTL_UserEvtRx+0x1e>
  switch (event_notification_status)
 8008cb4:	2001      	movs	r0, #1
 8008cb6:	e7e6      	b.n	8008c86 <SVCCTL_UserEvtRx+0x1e>
 8008cb8:	200001e0 	.word	0x200001e0

08008cbc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008cbc:	b570      	push	{r4, r5, r6, lr}
 8008cbe:	460c      	mov	r4, r1
 8008cc0:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008cc2:	2500      	movs	r5, #0
 8008cc4:	e006      	b.n	8008cd4 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8008cc6:	f3af 8000 	nop.w
 8008cca:	4621      	mov	r1, r4
 8008ccc:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008cd0:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8008cd2:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008cd4:	42b5      	cmp	r5, r6
 8008cd6:	dbf6      	blt.n	8008cc6 <_read+0xa>
  }

  return len;
}
 8008cd8:	4630      	mov	r0, r6
 8008cda:	bd70      	pop	{r4, r5, r6, pc}

08008cdc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008cdc:	b570      	push	{r4, r5, r6, lr}
 8008cde:	460c      	mov	r4, r1
 8008ce0:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ce2:	2500      	movs	r5, #0
 8008ce4:	e004      	b.n	8008cf0 <_write+0x14>
  {
    __io_putchar(*ptr++);
 8008ce6:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008cea:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008cee:	3501      	adds	r5, #1
 8008cf0:	42b5      	cmp	r5, r6
 8008cf2:	dbf8      	blt.n	8008ce6 <_write+0xa>
  }
  return len;
}
 8008cf4:	4630      	mov	r0, r6
 8008cf6:	bd70      	pop	{r4, r5, r6, pc}

08008cf8 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8008cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8008cfc:	4770      	bx	lr

08008cfe <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8008cfe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008d02:	604b      	str	r3, [r1, #4]
  return 0;
}
 8008d04:	2000      	movs	r0, #0
 8008d06:	4770      	bx	lr

08008d08 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8008d08:	2001      	movs	r0, #1
 8008d0a:	4770      	bx	lr

08008d0c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8008d0c:	2000      	movs	r0, #0
 8008d0e:	4770      	bx	lr

08008d10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008d10:	b510      	push	{r4, lr}
 8008d12:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008d14:	4a0c      	ldr	r2, [pc, #48]	@ (8008d48 <_sbrk+0x38>)
 8008d16:	490d      	ldr	r1, [pc, #52]	@ (8008d4c <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008d18:	480d      	ldr	r0, [pc, #52]	@ (8008d50 <_sbrk+0x40>)
 8008d1a:	6800      	ldr	r0, [r0, #0]
 8008d1c:	b140      	cbz	r0, 8008d30 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008d1e:	480c      	ldr	r0, [pc, #48]	@ (8008d50 <_sbrk+0x40>)
 8008d20:	6800      	ldr	r0, [r0, #0]
 8008d22:	4403      	add	r3, r0
 8008d24:	1a52      	subs	r2, r2, r1
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d806      	bhi.n	8008d38 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8008d2a:	4a09      	ldr	r2, [pc, #36]	@ (8008d50 <_sbrk+0x40>)
 8008d2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8008d2e:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8008d30:	4807      	ldr	r0, [pc, #28]	@ (8008d50 <_sbrk+0x40>)
 8008d32:	4c08      	ldr	r4, [pc, #32]	@ (8008d54 <_sbrk+0x44>)
 8008d34:	6004      	str	r4, [r0, #0]
 8008d36:	e7f2      	b.n	8008d1e <_sbrk+0xe>
    errno = ENOMEM;
 8008d38:	f001 fcca 	bl	800a6d0 <__errno>
 8008d3c:	230c      	movs	r3, #12
 8008d3e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8008d40:	f04f 30ff 	mov.w	r0, #4294967295
 8008d44:	e7f3      	b.n	8008d2e <_sbrk+0x1e>
 8008d46:	bf00      	nop
 8008d48:	20030000 	.word	0x20030000
 8008d4c:	00000400 	.word	0x00000400
 8008d50:	20000710 	.word	0x20000710
 8008d54:	20001050 	.word	0x20001050

08008d58 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8008d58:	4a16      	ldr	r2, [pc, #88]	@ (8008db4 <SystemInit+0x5c>)
 8008d5a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8008d5e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008d62:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8008d66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008d6a:	681a      	ldr	r2, [r3, #0]
 8008d6c:	f042 0201 	orr.w	r2, r2, #1
 8008d70:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8008d72:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8008d76:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8008d78:	6819      	ldr	r1, [r3, #0]
 8008d7a:	f1a2 62a2 	sub.w	r2, r2, #84934656	@ 0x5100000
 8008d7e:	f2a2 1205 	subw	r2, r2, #261	@ 0x105
 8008d82:	400a      	ands	r2, r1
 8008d84:	601a      	str	r2, [r3, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8008d86:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8008d8a:	f022 0205 	bic.w	r2, r2, #5
 8008d8e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8008d92:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8008d96:	f022 0201 	bic.w	r2, r2, #1
 8008d9a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8008d9e:	4a06      	ldr	r2, [pc, #24]	@ (8008db8 <SystemInit+0x60>)
 8008da0:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8008da2:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008daa:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8008dac:	2200      	movs	r2, #0
 8008dae:	619a      	str	r2, [r3, #24]
}
 8008db0:	4770      	bx	lr
 8008db2:	bf00      	nop
 8008db4:	e000ed00 	.word	0xe000ed00
 8008db8:	22041000 	.word	0x22041000

08008dbc <SendFreeBuf>:

  return;
}

static void SendFreeBuf( void )
{
 8008dbc:	b500      	push	{lr}
 8008dbe:	b083      	sub	sp, #12
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8008dc0:	e009      	b.n	8008dd6 <SendFreeBuf+0x1a>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8008dc2:	a901      	add	r1, sp, #4
 8008dc4:	4808      	ldr	r0, [pc, #32]	@ (8008de8 <SendFreeBuf+0x2c>)
 8008dc6:	f7ff fef4 	bl	8008bb2 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8008dca:	4b08      	ldr	r3, [pc, #32]	@ (8008dec <SendFreeBuf+0x30>)
 8008dcc:	691b      	ldr	r3, [r3, #16]
 8008dce:	9901      	ldr	r1, [sp, #4]
 8008dd0:	6918      	ldr	r0, [r3, #16]
 8008dd2:	f7ff fed6 	bl	8008b82 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8008dd6:	4804      	ldr	r0, [pc, #16]	@ (8008de8 <SendFreeBuf+0x2c>)
 8008dd8:	f7ff febb 	bl	8008b52 <LST_is_empty>
 8008ddc:	2800      	cmp	r0, #0
 8008dde:	d0f0      	beq.n	8008dc2 <SendFreeBuf+0x6>
  }

  return;
}
 8008de0:	b003      	add	sp, #12
 8008de2:	f85d fb04 	ldr.w	pc, [sp], #4
 8008de6:	bf00      	nop
 8008de8:	20000728 	.word	0x20000728
 8008dec:	20030000 	.word	0x20030000

08008df0 <TL_Enable>:
{
 8008df0:	b508      	push	{r3, lr}
  HW_IPCC_Enable();
 8008df2:	f7f8 fc6b 	bl	80016cc <HW_IPCC_Enable>
}
 8008df6:	bd08      	pop	{r3, pc}

08008df8 <TL_Init>:
{
 8008df8:	b508      	push	{r3, lr}
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8008dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8008e2c <TL_Init+0x34>)
 8008dfc:	4a0c      	ldr	r2, [pc, #48]	@ (8008e30 <TL_Init+0x38>)
 8008dfe:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 8008e00:	4a0c      	ldr	r2, [pc, #48]	@ (8008e34 <TL_Init+0x3c>)
 8008e02:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8008e04:	4a0c      	ldr	r2, [pc, #48]	@ (8008e38 <TL_Init+0x40>)
 8008e06:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8008e08:	4a0c      	ldr	r2, [pc, #48]	@ (8008e3c <TL_Init+0x44>)
 8008e0a:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8008e0c:	4a0c      	ldr	r2, [pc, #48]	@ (8008e40 <TL_Init+0x48>)
 8008e0e:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8008e10:	4a0c      	ldr	r2, [pc, #48]	@ (8008e44 <TL_Init+0x4c>)
 8008e12:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8008e14:	4a0c      	ldr	r2, [pc, #48]	@ (8008e48 <TL_Init+0x50>)
 8008e16:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8008e18:	4a0c      	ldr	r2, [pc, #48]	@ (8008e4c <TL_Init+0x54>)
 8008e1a:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8008e1c:	4a0c      	ldr	r2, [pc, #48]	@ (8008e50 <TL_Init+0x58>)
 8008e1e:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8008e20:	4a0c      	ldr	r2, [pc, #48]	@ (8008e54 <TL_Init+0x5c>)
 8008e22:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8008e24:	f7f8 fc7a 	bl	800171c <HW_IPCC_Init>
}
 8008e28:	bd08      	pop	{r3, pc}
 8008e2a:	bf00      	nop
 8008e2c:	20030000 	.word	0x20030000
 8008e30:	200301c4 	.word	0x200301c4
 8008e34:	200301b4 	.word	0x200301b4
 8008e38:	200301a4 	.word	0x200301a4
 8008e3c:	2003019c 	.word	0x2003019c
 8008e40:	20030194 	.word	0x20030194
 8008e44:	2003018c 	.word	0x2003018c
 8008e48:	20030170 	.word	0x20030170
 8008e4c:	2003016c 	.word	0x2003016c
 8008e50:	20030160 	.word	0x20030160
 8008e54:	20030154 	.word	0x20030154

08008e58 <TL_BLE_Init>:
{
 8008e58:	b538      	push	{r3, r4, r5, lr}
 8008e5a:	4604      	mov	r4, r0
  LST_init_head (&EvtQueue);
 8008e5c:	4d0b      	ldr	r5, [pc, #44]	@ (8008e8c <TL_BLE_Init+0x34>)
 8008e5e:	4628      	mov	r0, r5
 8008e60:	f7ff fe74 	bl	8008b4c <LST_init_head>
  p_bletable = TL_RefTable.p_ble_table;
 8008e64:	4b0a      	ldr	r3, [pc, #40]	@ (8008e90 <TL_BLE_Init+0x38>)
 8008e66:	685b      	ldr	r3, [r3, #4]
  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8008e68:	68a2      	ldr	r2, [r4, #8]
 8008e6a:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8008e6c:	68e2      	ldr	r2, [r4, #12]
 8008e6e:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8008e70:	4a08      	ldr	r2, [pc, #32]	@ (8008e94 <TL_BLE_Init+0x3c>)
 8008e72:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 8008e74:	609d      	str	r5, [r3, #8]
  HW_IPCC_BLE_Init();
 8008e76:	f7f8 fc73 	bl	8001760 <HW_IPCC_BLE_Init>
  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 8008e7a:	6822      	ldr	r2, [r4, #0]
 8008e7c:	4b06      	ldr	r3, [pc, #24]	@ (8008e98 <TL_BLE_Init+0x40>)
 8008e7e:	601a      	str	r2, [r3, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 8008e80:	6862      	ldr	r2, [r4, #4]
 8008e82:	4b06      	ldr	r3, [pc, #24]	@ (8008e9c <TL_BLE_Init+0x44>)
 8008e84:	601a      	str	r2, [r3, #0]
}
 8008e86:	2000      	movs	r0, #0
 8008e88:	bd38      	pop	{r3, r4, r5, pc}
 8008e8a:	bf00      	nop
 8008e8c:	2003013c 	.word	0x2003013c
 8008e90:	20030000 	.word	0x20030000
 8008e94:	20030a58 	.word	0x20030a58
 8008e98:	20000724 	.word	0x20000724
 8008e9c:	20000720 	.word	0x20000720

08008ea0 <TL_BLE_SendCmd>:
{
 8008ea0:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8008ea2:	4b05      	ldr	r3, [pc, #20]	@ (8008eb8 <TL_BLE_SendCmd+0x18>)
 8008ea4:	685a      	ldr	r2, [r3, #4]
 8008ea6:	6812      	ldr	r2, [r2, #0]
 8008ea8:	2101      	movs	r1, #1
 8008eaa:	7211      	strb	r1, [r2, #8]
  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8008eac:	685b      	ldr	r3, [r3, #4]
  HW_IPCC_BLE_SendCmd();
 8008eae:	f7f8 fc65 	bl	800177c <HW_IPCC_BLE_SendCmd>
}
 8008eb2:	2000      	movs	r0, #0
 8008eb4:	bd08      	pop	{r3, pc}
 8008eb6:	bf00      	nop
 8008eb8:	20030000 	.word	0x20030000

08008ebc <HW_IPCC_BLE_RxEvtNot>:
{
 8008ebc:	b500      	push	{lr}
 8008ebe:	b083      	sub	sp, #12
  while(LST_is_empty(&EvtQueue) == FALSE)
 8008ec0:	e007      	b.n	8008ed2 <HW_IPCC_BLE_RxEvtNot+0x16>
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8008ec2:	a901      	add	r1, sp, #4
 8008ec4:	4807      	ldr	r0, [pc, #28]	@ (8008ee4 <HW_IPCC_BLE_RxEvtNot+0x28>)
 8008ec6:	f7ff fe74 	bl	8008bb2 <LST_remove_head>
    BLE_IoBusEvtCallBackFunction(phcievt);
 8008eca:	4b07      	ldr	r3, [pc, #28]	@ (8008ee8 <HW_IPCC_BLE_RxEvtNot+0x2c>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	9801      	ldr	r0, [sp, #4]
 8008ed0:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8008ed2:	4804      	ldr	r0, [pc, #16]	@ (8008ee4 <HW_IPCC_BLE_RxEvtNot+0x28>)
 8008ed4:	f7ff fe3d 	bl	8008b52 <LST_is_empty>
 8008ed8:	2800      	cmp	r0, #0
 8008eda:	d0f2      	beq.n	8008ec2 <HW_IPCC_BLE_RxEvtNot+0x6>
}
 8008edc:	b003      	add	sp, #12
 8008ede:	f85d fb04 	ldr.w	pc, [sp], #4
 8008ee2:	bf00      	nop
 8008ee4:	2003013c 	.word	0x2003013c
 8008ee8:	20000724 	.word	0x20000724

08008eec <HW_IPCC_BLE_AclDataAckNot>:
{
 8008eec:	b508      	push	{r3, lr}
  BLE_IoBusAclDataTxAck( );
 8008eee:	4b02      	ldr	r3, [pc, #8]	@ (8008ef8 <HW_IPCC_BLE_AclDataAckNot+0xc>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	4798      	blx	r3
}
 8008ef4:	bd08      	pop	{r3, pc}
 8008ef6:	bf00      	nop
 8008ef8:	20000720 	.word	0x20000720

08008efc <TL_SYS_Init>:
{
 8008efc:	b538      	push	{r3, r4, r5, lr}
 8008efe:	4604      	mov	r4, r0
  LST_init_head (&SystemEvtQueue);
 8008f00:	4d09      	ldr	r5, [pc, #36]	@ (8008f28 <TL_SYS_Init+0x2c>)
 8008f02:	4628      	mov	r0, r5
 8008f04:	f7ff fe22 	bl	8008b4c <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8008f08:	4b08      	ldr	r3, [pc, #32]	@ (8008f2c <TL_SYS_Init+0x30>)
 8008f0a:	68db      	ldr	r3, [r3, #12]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8008f0c:	68a2      	ldr	r2, [r4, #8]
 8008f0e:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8008f10:	605d      	str	r5, [r3, #4]
  HW_IPCC_SYS_Init();
 8008f12:	f7f8 fc55 	bl	80017c0 <HW_IPCC_SYS_Init>
  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8008f16:	6822      	ldr	r2, [r4, #0]
 8008f18:	4b05      	ldr	r3, [pc, #20]	@ (8008f30 <TL_SYS_Init+0x34>)
 8008f1a:	601a      	str	r2, [r3, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8008f1c:	6862      	ldr	r2, [r4, #4]
 8008f1e:	4b05      	ldr	r3, [pc, #20]	@ (8008f34 <TL_SYS_Init+0x38>)
 8008f20:	601a      	str	r2, [r3, #0]
}
 8008f22:	2000      	movs	r0, #0
 8008f24:	bd38      	pop	{r3, r4, r5, pc}
 8008f26:	bf00      	nop
 8008f28:	20030134 	.word	0x20030134
 8008f2c:	20030000 	.word	0x20030000
 8008f30:	2000071c 	.word	0x2000071c
 8008f34:	20000718 	.word	0x20000718

08008f38 <TL_SYS_SendCmd>:
{
 8008f38:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8008f3a:	4b05      	ldr	r3, [pc, #20]	@ (8008f50 <TL_SYS_SendCmd+0x18>)
 8008f3c:	68da      	ldr	r2, [r3, #12]
 8008f3e:	6812      	ldr	r2, [r2, #0]
 8008f40:	2110      	movs	r1, #16
 8008f42:	7211      	strb	r1, [r2, #8]
  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 8008f44:	68db      	ldr	r3, [r3, #12]
  HW_IPCC_SYS_SendCmd();
 8008f46:	f7f8 fc49 	bl	80017dc <HW_IPCC_SYS_SendCmd>
}
 8008f4a:	2000      	movs	r0, #0
 8008f4c:	bd08      	pop	{r3, pc}
 8008f4e:	bf00      	nop
 8008f50:	20030000 	.word	0x20030000

08008f54 <HW_IPCC_SYS_CmdEvtNot>:
{
 8008f54:	b508      	push	{r3, lr}
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8008f56:	4b04      	ldr	r3, [pc, #16]	@ (8008f68 <HW_IPCC_SYS_CmdEvtNot+0x14>)
 8008f58:	68da      	ldr	r2, [r3, #12]
  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8008f5a:	68da      	ldr	r2, [r3, #12]
 8008f5c:	4b03      	ldr	r3, [pc, #12]	@ (8008f6c <HW_IPCC_SYS_CmdEvtNot+0x18>)
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	6810      	ldr	r0, [r2, #0]
 8008f62:	4798      	blx	r3
}
 8008f64:	bd08      	pop	{r3, pc}
 8008f66:	bf00      	nop
 8008f68:	20030000 	.word	0x20030000
 8008f6c:	2000071c 	.word	0x2000071c

08008f70 <HW_IPCC_SYS_EvtNot>:
{
 8008f70:	b500      	push	{lr}
 8008f72:	b083      	sub	sp, #12
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8008f74:	e007      	b.n	8008f86 <HW_IPCC_SYS_EvtNot+0x16>
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8008f76:	a901      	add	r1, sp, #4
 8008f78:	4807      	ldr	r0, [pc, #28]	@ (8008f98 <HW_IPCC_SYS_EvtNot+0x28>)
 8008f7a:	f7ff fe1a 	bl	8008bb2 <LST_remove_head>
    SYS_EVT_IoBusCallBackFunction( p_evt );
 8008f7e:	4b07      	ldr	r3, [pc, #28]	@ (8008f9c <HW_IPCC_SYS_EvtNot+0x2c>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	9801      	ldr	r0, [sp, #4]
 8008f84:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8008f86:	4804      	ldr	r0, [pc, #16]	@ (8008f98 <HW_IPCC_SYS_EvtNot+0x28>)
 8008f88:	f7ff fde3 	bl	8008b52 <LST_is_empty>
 8008f8c:	2800      	cmp	r0, #0
 8008f8e:	d0f2      	beq.n	8008f76 <HW_IPCC_SYS_EvtNot+0x6>
}
 8008f90:	b003      	add	sp, #12
 8008f92:	f85d fb04 	ldr.w	pc, [sp], #4
 8008f96:	bf00      	nop
 8008f98:	20030134 	.word	0x20030134
 8008f9c:	20000718 	.word	0x20000718

08008fa0 <TL_MM_Init>:
{
 8008fa0:	b538      	push	{r3, r4, r5, lr}
 8008fa2:	4604      	mov	r4, r0
  LST_init_head (&FreeBufQueue);
 8008fa4:	4d0c      	ldr	r5, [pc, #48]	@ (8008fd8 <TL_MM_Init+0x38>)
 8008fa6:	4628      	mov	r0, r5
 8008fa8:	f7ff fdd0 	bl	8008b4c <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8008fac:	480b      	ldr	r0, [pc, #44]	@ (8008fdc <TL_MM_Init+0x3c>)
 8008fae:	f7ff fdcd 	bl	8008b4c <LST_init_head>
  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8008fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8008fe0 <TL_MM_Init+0x40>)
 8008fb4:	691b      	ldr	r3, [r3, #16]
 8008fb6:	4a0b      	ldr	r2, [pc, #44]	@ (8008fe4 <TL_MM_Init+0x44>)
 8008fb8:	6013      	str	r3, [r2, #0]
  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8008fba:	68a2      	ldr	r2, [r4, #8]
 8008fbc:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8008fbe:	68e2      	ldr	r2, [r4, #12]
 8008fc0:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8008fc2:	611d      	str	r5, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8008fc4:	6822      	ldr	r2, [r4, #0]
 8008fc6:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8008fc8:	6862      	ldr	r2, [r4, #4]
 8008fca:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8008fcc:	6922      	ldr	r2, [r4, #16]
 8008fce:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8008fd0:	6962      	ldr	r2, [r4, #20]
 8008fd2:	619a      	str	r2, [r3, #24]
}
 8008fd4:	bd38      	pop	{r3, r4, r5, pc}
 8008fd6:	bf00      	nop
 8008fd8:	2003014c 	.word	0x2003014c
 8008fdc:	20000728 	.word	0x20000728
 8008fe0:	20030000 	.word	0x20030000
 8008fe4:	20000714 	.word	0x20000714

08008fe8 <TL_MM_EvtDone>:
{
 8008fe8:	b508      	push	{r3, lr}
 8008fea:	4601      	mov	r1, r0
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8008fec:	4803      	ldr	r0, [pc, #12]	@ (8008ffc <TL_MM_EvtDone+0x14>)
 8008fee:	f7ff fdc8 	bl	8008b82 <LST_insert_tail>
  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8008ff2:	4803      	ldr	r0, [pc, #12]	@ (8009000 <TL_MM_EvtDone+0x18>)
 8008ff4:	f7f8 fc48 	bl	8001888 <HW_IPCC_MM_SendFreeBuf>
}
 8008ff8:	bd08      	pop	{r3, pc}
 8008ffa:	bf00      	nop
 8008ffc:	20000728 	.word	0x20000728
 8009000:	08008dbd 	.word	0x08008dbd

08009004 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8009004:	b510      	push	{r4, lr}
  LST_init_head (&TracesEvtQueue);
 8009006:	4c05      	ldr	r4, [pc, #20]	@ (800901c <TL_TRACES_Init+0x18>)
 8009008:	4620      	mov	r0, r4
 800900a:	f7ff fd9f 	bl	8008b4c <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800900e:	4b04      	ldr	r3, [pc, #16]	@ (8009020 <TL_TRACES_Init+0x1c>)
 8009010:	695b      	ldr	r3, [r3, #20]
 8009012:	601c      	str	r4, [r3, #0]

  HW_IPCC_TRACES_Init();
 8009014:	f7f8 fc56 	bl	80018c4 <HW_IPCC_TRACES_Init>

  return;
}
 8009018:	bd10      	pop	{r4, pc}
 800901a:	bf00      	nop
 800901c:	20030144 	.word	0x20030144
 8009020:	20030000 	.word	0x20030000

08009024 <TL_TRACES_EvtReceived>:
}

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
  (void)(hcievt);
}
 8009024:	4770      	bx	lr
	...

08009028 <HW_IPCC_TRACES_EvtNot>:
{
 8009028:	b500      	push	{lr}
 800902a:	b083      	sub	sp, #12
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800902c:	e006      	b.n	800903c <HW_IPCC_TRACES_EvtNot+0x14>
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800902e:	a901      	add	r1, sp, #4
 8009030:	4806      	ldr	r0, [pc, #24]	@ (800904c <HW_IPCC_TRACES_EvtNot+0x24>)
 8009032:	f7ff fdbe 	bl	8008bb2 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8009036:	9801      	ldr	r0, [sp, #4]
 8009038:	f7ff fff4 	bl	8009024 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800903c:	4803      	ldr	r0, [pc, #12]	@ (800904c <HW_IPCC_TRACES_EvtNot+0x24>)
 800903e:	f7ff fd88 	bl	8008b52 <LST_is_empty>
 8009042:	2800      	cmp	r0, #0
 8009044:	d0f3      	beq.n	800902e <HW_IPCC_TRACES_EvtNot+0x6>
}
 8009046:	b003      	add	sp, #12
 8009048:	f85d fb04 	ldr.w	pc, [sp], #4
 800904c:	20030144 	.word	0x20030144

08009050 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8009050:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &HID_Desc, DEVICE_FS) != USBD_OK) {
 8009052:	2200      	movs	r2, #0
 8009054:	490b      	ldr	r1, [pc, #44]	@ (8009084 <MX_USB_Device_Init+0x34>)
 8009056:	480c      	ldr	r0, [pc, #48]	@ (8009088 <MX_USB_Device_Init+0x38>)
 8009058:	f000 f977 	bl	800934a <USBD_Init>
 800905c:	b948      	cbnz	r0, 8009072 <MX_USB_Device_Init+0x22>
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK) {
 800905e:	490b      	ldr	r1, [pc, #44]	@ (800908c <MX_USB_Device_Init+0x3c>)
 8009060:	4809      	ldr	r0, [pc, #36]	@ (8009088 <MX_USB_Device_Init+0x38>)
 8009062:	f000 f989 	bl	8009378 <USBD_RegisterClass>
 8009066:	b938      	cbnz	r0, 8009078 <MX_USB_Device_Init+0x28>
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8009068:	4807      	ldr	r0, [pc, #28]	@ (8009088 <MX_USB_Device_Init+0x38>)
 800906a:	f000 f9a5 	bl	80093b8 <USBD_Start>
 800906e:	b930      	cbnz	r0, 800907e <MX_USB_Device_Init+0x2e>
    Error_Handler();
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8009070:	bd08      	pop	{r3, pc}
    Error_Handler();
 8009072:	f7f9 fd31 	bl	8002ad8 <Error_Handler>
 8009076:	e7f2      	b.n	800905e <MX_USB_Device_Init+0xe>
    Error_Handler();
 8009078:	f7f9 fd2e 	bl	8002ad8 <Error_Handler>
 800907c:	e7f4      	b.n	8009068 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800907e:	f7f9 fd2b 	bl	8002ad8 <Error_Handler>
}
 8009082:	e7f5      	b.n	8009070 <MX_USB_Device_Init+0x20>
 8009084:	2000008c 	.word	0x2000008c
 8009088:	20000730 	.word	0x20000730
 800908c:	20000134 	.word	0x20000134

08009090 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8009090:	2803      	cmp	r0, #3
 8009092:	d805      	bhi.n	80090a0 <USBD_Get_USB_Status+0x10>
 8009094:	e8df f000 	tbb	[pc, r0]
 8009098:	05020405 	.word	0x05020405
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800909c:	2001      	movs	r0, #1
    break;
 800909e:	4770      	bx	lr
      usb_status = USBD_FAIL;
 80090a0:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 80090a2:	4770      	bx	lr

080090a4 <SystemClockConfig_Resume>:
{
 80090a4:	b508      	push	{r3, lr}
  SystemClock_Config();
 80090a6:	f7f9 ff11 	bl	8002ecc <SystemClock_Config>
}
 80090aa:	bd08      	pop	{r3, pc}

080090ac <HAL_PCD_MspInit>:
{
 80090ac:	b510      	push	{r4, lr}
 80090ae:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80090b0:	2300      	movs	r3, #0
 80090b2:	9303      	str	r3, [sp, #12]
 80090b4:	9304      	str	r3, [sp, #16]
 80090b6:	9305      	str	r3, [sp, #20]
 80090b8:	9306      	str	r3, [sp, #24]
 80090ba:	9307      	str	r3, [sp, #28]
  if(pcdHandle->Instance==USB)
 80090bc:	6802      	ldr	r2, [r0, #0]
 80090be:	4b17      	ldr	r3, [pc, #92]	@ (800911c <HAL_PCD_MspInit+0x70>)
 80090c0:	429a      	cmp	r2, r3
 80090c2:	d001      	beq.n	80090c8 <HAL_PCD_MspInit+0x1c>
}
 80090c4:	b008      	add	sp, #32
 80090c6:	bd10      	pop	{r4, pc}
  SET_BIT(RCC->AHB2ENR, Periphs);
 80090c8:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 80090cc:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80090ce:	f043 0301 	orr.w	r3, r3, #1
 80090d2:	64e3      	str	r3, [r4, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80090d4:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80090d6:	f003 0301 	and.w	r3, r3, #1
 80090da:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 80090dc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80090de:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80090e2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80090e4:	2302      	movs	r3, #2
 80090e6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80090e8:	230a      	movs	r3, #10
 80090ea:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80090ec:	a903      	add	r1, sp, #12
 80090ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80090f2:	f7fa ff8b 	bl	800400c <HAL_GPIO_Init>
  SET_BIT(RCC->APB1ENR1, Periphs);
 80090f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80090f8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80090fc:	65a3      	str	r3, [r4, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80090fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009100:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009104:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8009106:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8009108:	2200      	movs	r2, #0
 800910a:	4611      	mov	r1, r2
 800910c:	2014      	movs	r0, #20
 800910e:	f7fa ff35 	bl	8003f7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8009112:	2014      	movs	r0, #20
 8009114:	f7fa ff42 	bl	8003f9c <HAL_NVIC_EnableIRQ>
}
 8009118:	e7d4      	b.n	80090c4 <HAL_PCD_MspInit+0x18>
 800911a:	bf00      	nop
 800911c:	40006800 	.word	0x40006800

08009120 <HAL_PCD_SetupStageCallback>:
{
 8009120:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009122:	f500 7126 	add.w	r1, r0, #664	@ 0x298
 8009126:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800912a:	f000 f95b 	bl	80093e4 <USBD_LL_SetupStage>
}
 800912e:	bd08      	pop	{r3, pc}

08009130 <HAL_PCD_DataOutStageCallback>:
{
 8009130:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009132:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8009136:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800913a:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 800913e:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 8009142:	f000 f9e1 	bl	8009508 <USBD_LL_DataOutStage>
}
 8009146:	bd08      	pop	{r3, pc}

08009148 <HAL_PCD_DataInStageCallback>:
{
 8009148:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800914a:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800914e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8009152:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009154:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 8009158:	f000 fa38 	bl	80095cc <USBD_LL_DataInStage>
}
 800915c:	bd08      	pop	{r3, pc}

0800915e <HAL_PCD_SOFCallback>:
{
 800915e:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009160:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 8009164:	f000 f9bb 	bl	80094de <USBD_LL_SOF>
}
 8009168:	bd08      	pop	{r3, pc}

0800916a <HAL_PCD_ResetCallback>:
{
 800916a:	b510      	push	{r4, lr}
 800916c:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800916e:	7943      	ldrb	r3, [r0, #5]
 8009170:	2b02      	cmp	r3, #2
 8009172:	d109      	bne.n	8009188 <HAL_PCD_ResetCallback+0x1e>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009174:	2101      	movs	r1, #1
 8009176:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 800917a:	f000 f991 	bl	80094a0 <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800917e:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 8009182:	f000 f95b 	bl	800943c <USBD_LL_Reset>
}
 8009186:	bd10      	pop	{r4, pc}
    Error_Handler();
 8009188:	f7f9 fca6 	bl	8002ad8 <Error_Handler>
 800918c:	e7f2      	b.n	8009174 <HAL_PCD_ResetCallback+0xa>
	...

08009190 <HAL_PCD_SuspendCallback>:
{
 8009190:	b510      	push	{r4, lr}
 8009192:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009194:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 8009198:	f000 f985 	bl	80094a6 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 800919c:	7a63      	ldrb	r3, [r4, #9]
 800919e:	b123      	cbz	r3, 80091aa <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80091a0:	4a02      	ldr	r2, [pc, #8]	@ (80091ac <HAL_PCD_SuspendCallback+0x1c>)
 80091a2:	6913      	ldr	r3, [r2, #16]
 80091a4:	f043 0306 	orr.w	r3, r3, #6
 80091a8:	6113      	str	r3, [r2, #16]
}
 80091aa:	bd10      	pop	{r4, pc}
 80091ac:	e000ed00 	.word	0xe000ed00

080091b0 <HAL_PCD_ResumeCallback>:
{
 80091b0:	b510      	push	{r4, lr}
 80091b2:	4604      	mov	r4, r0
  if (hpcd->Init.low_power_enable)
 80091b4:	7a43      	ldrb	r3, [r0, #9]
 80091b6:	b923      	cbnz	r3, 80091c2 <HAL_PCD_ResumeCallback+0x12>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80091b8:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 80091bc:	f000 f982 	bl	80094c4 <USBD_LL_Resume>
}
 80091c0:	bd10      	pop	{r4, pc}
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80091c2:	4a04      	ldr	r2, [pc, #16]	@ (80091d4 <HAL_PCD_ResumeCallback+0x24>)
 80091c4:	6913      	ldr	r3, [r2, #16]
 80091c6:	f023 0306 	bic.w	r3, r3, #6
 80091ca:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80091cc:	f7ff ff6a 	bl	80090a4 <SystemClockConfig_Resume>
 80091d0:	e7f2      	b.n	80091b8 <HAL_PCD_ResumeCallback+0x8>
 80091d2:	bf00      	nop
 80091d4:	e000ed00 	.word	0xe000ed00

080091d8 <USBD_LL_Init>:
{
 80091d8:	b538      	push	{r3, r4, r5, lr}
 80091da:	4605      	mov	r5, r0
  hpcd_USB_FS.pData = pdev;
 80091dc:	4c18      	ldr	r4, [pc, #96]	@ (8009240 <USBD_LL_Init+0x68>)
 80091de:	f8c4 02d8 	str.w	r0, [r4, #728]	@ 0x2d8
  pdev->pData = &hpcd_USB_FS;
 80091e2:	f8c0 42c8 	str.w	r4, [r0, #712]	@ 0x2c8
  HAL_PWREx_EnableVddUSB();
 80091e6:	f7fc fafb 	bl	80057e0 <HAL_PWREx_EnableVddUSB>
  hpcd_USB_FS.Instance = USB;
 80091ea:	4b16      	ldr	r3, [pc, #88]	@ (8009244 <USBD_LL_Init+0x6c>)
 80091ec:	6023      	str	r3, [r4, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80091ee:	2308      	movs	r3, #8
 80091f0:	7123      	strb	r3, [r4, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80091f2:	2302      	movs	r3, #2
 80091f4:	7163      	strb	r3, [r4, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80091f6:	71e3      	strb	r3, [r4, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80091f8:	2300      	movs	r3, #0
 80091fa:	7223      	strb	r3, [r4, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80091fc:	7263      	strb	r3, [r4, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80091fe:	72a3      	strb	r3, [r4, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009200:	72e3      	strb	r3, [r4, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009202:	4620      	mov	r0, r4
 8009204:	f7fb fb7e 	bl	8004904 <HAL_PCD_Init>
 8009208:	b9b8      	cbnz	r0, 800923a <USBD_LL_Init+0x62>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800920a:	2318      	movs	r3, #24
 800920c:	2200      	movs	r2, #0
 800920e:	4611      	mov	r1, r2
 8009210:	f8d5 02c8 	ldr.w	r0, [r5, #712]	@ 0x2c8
 8009214:	f7fc faa1 	bl	800575a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009218:	2358      	movs	r3, #88	@ 0x58
 800921a:	2200      	movs	r2, #0
 800921c:	2180      	movs	r1, #128	@ 0x80
 800921e:	f8d5 02c8 	ldr.w	r0, [r5, #712]	@ 0x2c8
 8009222:	f7fc fa9a 	bl	800575a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x100);
 8009226:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800922a:	2200      	movs	r2, #0
 800922c:	2181      	movs	r1, #129	@ 0x81
 800922e:	f8d5 02c8 	ldr.w	r0, [r5, #712]	@ 0x2c8
 8009232:	f7fc fa92 	bl	800575a <HAL_PCDEx_PMAConfig>
}
 8009236:	2000      	movs	r0, #0
 8009238:	bd38      	pop	{r3, r4, r5, pc}
    Error_Handler( );
 800923a:	f7f9 fc4d 	bl	8002ad8 <Error_Handler>
 800923e:	e7e4      	b.n	800920a <USBD_LL_Init+0x32>
 8009240:	20000a20 	.word	0x20000a20
 8009244:	40006800 	.word	0x40006800

08009248 <USBD_LL_Start>:
{
 8009248:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800924a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800924e:	f7fb fbb4 	bl	80049ba <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009252:	f7ff ff1d 	bl	8009090 <USBD_Get_USB_Status>
}
 8009256:	bd08      	pop	{r3, pc}

08009258 <USBD_LL_OpenEP>:
{
 8009258:	b508      	push	{r3, lr}
 800925a:	4694      	mov	ip, r2
 800925c:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800925e:	4663      	mov	r3, ip
 8009260:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8009264:	f7fc f945 	bl	80054f2 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009268:	f7ff ff12 	bl	8009090 <USBD_Get_USB_Status>
}
 800926c:	bd08      	pop	{r3, pc}

0800926e <USBD_LL_CloseEP>:
{
 800926e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009270:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8009274:	f7fc f980 	bl	8005578 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009278:	f7ff ff0a 	bl	8009090 <USBD_Get_USB_Status>
}
 800927c:	bd08      	pop	{r3, pc}

0800927e <USBD_LL_StallEP>:
{
 800927e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009280:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8009284:	f7fc f9f1 	bl	800566a <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009288:	f7ff ff02 	bl	8009090 <USBD_Get_USB_Status>
}
 800928c:	bd08      	pop	{r3, pc}

0800928e <USBD_LL_ClearStallEP>:
{
 800928e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009290:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8009294:	f7fc fa22 	bl	80056dc <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009298:	f7ff fefa 	bl	8009090 <USBD_Get_USB_Status>
}
 800929c:	bd08      	pop	{r3, pc}

0800929e <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800929e:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8
  if((ep_addr & 0x80) == 0x80)
 80092a2:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80092a6:	d108      	bne.n	80092ba <USBD_LL_IsStallEP+0x1c>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80092a8:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80092ac:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80092b0:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80092b4:	f893 0152 	ldrb.w	r0, [r3, #338]	@ 0x152
}
 80092b8:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80092ba:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80092be:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80092c2:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80092c6:	7c98      	ldrb	r0, [r3, #18]
 80092c8:	4770      	bx	lr

080092ca <USBD_LL_SetUSBAddress>:
{
 80092ca:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80092cc:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80092d0:	f7fc f823 	bl	800531a <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80092d4:	f7ff fedc 	bl	8009090 <USBD_Get_USB_Status>
}
 80092d8:	bd08      	pop	{r3, pc}

080092da <USBD_LL_Transmit>:
{
 80092da:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80092dc:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80092e0:	f7fc f99d 	bl	800561e <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80092e4:	f7ff fed4 	bl	8009090 <USBD_Get_USB_Status>
}
 80092e8:	bd08      	pop	{r3, pc}

080092ea <USBD_LL_PrepareReceive>:
{
 80092ea:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80092ec:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80092f0:	f7fc f978 	bl	80055e4 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80092f4:	f7ff fecc 	bl	8009090 <USBD_Get_USB_Status>
}
 80092f8:	bd08      	pop	{r3, pc}
	...

080092fc <HAL_PCDEx_LPM_Callback>:
{
 80092fc:	b510      	push	{r4, lr}
 80092fe:	4604      	mov	r4, r0
  switch (msg)
 8009300:	b169      	cbz	r1, 800931e <HAL_PCDEx_LPM_Callback+0x22>
 8009302:	2901      	cmp	r1, #1
 8009304:	d111      	bne.n	800932a <HAL_PCDEx_LPM_Callback+0x2e>
    USBD_LL_Suspend(hpcd->pData);
 8009306:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800930a:	f000 f8cc 	bl	80094a6 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800930e:	7a63      	ldrb	r3, [r4, #9]
 8009310:	b15b      	cbz	r3, 800932a <HAL_PCDEx_LPM_Callback+0x2e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009312:	4a0a      	ldr	r2, [pc, #40]	@ (800933c <HAL_PCDEx_LPM_Callback+0x40>)
 8009314:	6913      	ldr	r3, [r2, #16]
 8009316:	f043 0306 	orr.w	r3, r3, #6
 800931a:	6113      	str	r3, [r2, #16]
}
 800931c:	e005      	b.n	800932a <HAL_PCDEx_LPM_Callback+0x2e>
    if (hpcd->Init.low_power_enable)
 800931e:	7a43      	ldrb	r3, [r0, #9]
 8009320:	b923      	cbnz	r3, 800932c <HAL_PCDEx_LPM_Callback+0x30>
    USBD_LL_Resume(hpcd->pData);
 8009322:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 8009326:	f000 f8cd 	bl	80094c4 <USBD_LL_Resume>
}
 800932a:	bd10      	pop	{r4, pc}
      SystemClockConfig_Resume();
 800932c:	f7ff feba 	bl	80090a4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009330:	4a02      	ldr	r2, [pc, #8]	@ (800933c <HAL_PCDEx_LPM_Callback+0x40>)
 8009332:	6913      	ldr	r3, [r2, #16]
 8009334:	f023 0306 	bic.w	r3, r3, #6
 8009338:	6113      	str	r3, [r2, #16]
 800933a:	e7f2      	b.n	8009322 <HAL_PCDEx_LPM_Callback+0x26>
 800933c:	e000ed00 	.word	0xe000ed00

08009340 <USBD_static_malloc>:
}
 8009340:	4800      	ldr	r0, [pc, #0]	@ (8009344 <USBD_static_malloc+0x4>)
 8009342:	4770      	bx	lr
 8009344:	20000a0c 	.word	0x20000a0c

08009348 <USBD_static_free>:
}
 8009348:	4770      	bx	lr

0800934a <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800934a:	b198      	cbz	r0, 8009374 <USBD_Init+0x2a>
{
 800934c:	b508      	push	{r3, lr}
 800934e:	4603      	mov	r3, r0
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009350:	2000      	movs	r0, #0
 8009352:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009356:	f8c3 02c4 	str.w	r0, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800935a:	f8c3 02d0 	str.w	r0, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800935e:	b109      	cbz	r1, 8009364 <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 8009360:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009364:	2101      	movs	r1, #1
 8009366:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 800936a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800936c:	4618      	mov	r0, r3
 800936e:	f7ff ff33 	bl	80091d8 <USBD_LL_Init>

  return ret;
}
 8009372:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8009374:	2003      	movs	r0, #3
}
 8009376:	4770      	bx	lr

08009378 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009378:	b510      	push	{r4, lr}
 800937a:	b082      	sub	sp, #8
  uint16_t len = 0U;
 800937c:	2300      	movs	r3, #0
 800937e:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8009382:	b1b9      	cbz	r1, 80093b4 <USBD_RegisterClass+0x3c>
 8009384:	4604      	mov	r4, r0
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009386:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800938a:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 800938e:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8009390:	b143      	cbz	r3, 80093a4 <USBD_RegisterClass+0x2c>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009392:	32ae      	adds	r2, #174	@ 0xae
 8009394:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8009398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800939a:	f10d 0006 	add.w	r0, sp, #6
 800939e:	4798      	blx	r3
 80093a0:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80093a4:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 80093a8:	3301      	adds	r3, #1
 80093aa:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 80093ae:	2000      	movs	r0, #0
}
 80093b0:	b002      	add	sp, #8
 80093b2:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 80093b4:	2003      	movs	r0, #3
 80093b6:	e7fb      	b.n	80093b0 <USBD_RegisterClass+0x38>

080093b8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80093b8:	b508      	push	{r3, lr}
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80093ba:	f7ff ff45 	bl	8009248 <USBD_LL_Start>
}
 80093be:	bd08      	pop	{r3, pc}

080093c0 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80093c0:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80093c2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80093c6:	b113      	cbz	r3, 80093ce <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 80093cc:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 80093ce:	2000      	movs	r0, #0
 80093d0:	e7fc      	b.n	80093cc <USBD_SetClassConfig+0xc>

080093d2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80093d2:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80093d4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80093d8:	685b      	ldr	r3, [r3, #4]
 80093da:	4798      	blx	r3
 80093dc:	b900      	cbnz	r0, 80093e0 <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 80093de:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 80093e0:	2003      	movs	r0, #3
 80093e2:	e7fc      	b.n	80093de <USBD_ClrClassConfig+0xc>

080093e4 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80093e4:	b538      	push	{r3, r4, r5, lr}
 80093e6:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80093e8:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 80093ec:	4628      	mov	r0, r5
 80093ee:	f000 f988 	bl	8009702 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80093f2:	2301      	movs	r3, #1
 80093f4:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80093f8:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 80093fc:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009400:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 8009404:	f001 031f 	and.w	r3, r1, #31
 8009408:	2b01      	cmp	r3, #1
 800940a:	d007      	beq.n	800941c <USBD_LL_SetupStage+0x38>
 800940c:	2b02      	cmp	r3, #2
 800940e:	d00a      	beq.n	8009426 <USBD_LL_SetupStage+0x42>
 8009410:	b973      	cbnz	r3, 8009430 <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009412:	4629      	mov	r1, r5
 8009414:	4620      	mov	r0, r4
 8009416:	f000 fb5b 	bl	8009ad0 <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 800941a:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800941c:	4629      	mov	r1, r5
 800941e:	4620      	mov	r0, r4
 8009420:	f000 fb91 	bl	8009b46 <USBD_StdItfReq>
      break;
 8009424:	e7f9      	b.n	800941a <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009426:	4629      	mov	r1, r5
 8009428:	4620      	mov	r0, r4
 800942a:	f000 fbce 	bl	8009bca <USBD_StdEPReq>
      break;
 800942e:	e7f4      	b.n	800941a <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009430:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8009434:	4620      	mov	r0, r4
 8009436:	f7ff ff22 	bl	800927e <USBD_LL_StallEP>
      break;
 800943a:	e7ee      	b.n	800941a <USBD_LL_SetupStage+0x36>

0800943c <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800943c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800943e:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009440:	2301      	movs	r3, #1
 8009442:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009446:	2300      	movs	r3, #0
 8009448:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 800944c:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800944e:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009452:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009456:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800945a:	b1db      	cbz	r3, 8009494 <USBD_LL_Reset+0x58>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800945c:	685b      	ldr	r3, [r3, #4]
 800945e:	b1db      	cbz	r3, 8009498 <USBD_LL_Reset+0x5c>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009460:	2100      	movs	r1, #0
 8009462:	4798      	blx	r3
 8009464:	4607      	mov	r7, r0
 8009466:	b9c8      	cbnz	r0, 800949c <USBD_LL_Reset+0x60>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009468:	2340      	movs	r3, #64	@ 0x40
 800946a:	2200      	movs	r2, #0
 800946c:	4611      	mov	r1, r2
 800946e:	4620      	mov	r0, r4
 8009470:	f7ff fef2 	bl	8009258 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009474:	2601      	movs	r6, #1
 8009476:	f8a4 6164 	strh.w	r6, [r4, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800947a:	2540      	movs	r5, #64	@ 0x40
 800947c:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009480:	462b      	mov	r3, r5
 8009482:	2200      	movs	r2, #0
 8009484:	2180      	movs	r1, #128	@ 0x80
 8009486:	4620      	mov	r0, r4
 8009488:	f7ff fee6 	bl	8009258 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800948c:	84a6      	strh	r6, [r4, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800948e:	6225      	str	r5, [r4, #32]

  return ret;
}
 8009490:	4638      	mov	r0, r7
 8009492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8009494:	2700      	movs	r7, #0
 8009496:	e7e7      	b.n	8009468 <USBD_LL_Reset+0x2c>
 8009498:	2700      	movs	r7, #0
 800949a:	e7e5      	b.n	8009468 <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 800949c:	2703      	movs	r7, #3
 800949e:	e7e3      	b.n	8009468 <USBD_LL_Reset+0x2c>

080094a0 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 80094a0:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 80094a2:	2000      	movs	r0, #0
 80094a4:	4770      	bx	lr

080094a6 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80094a6:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80094aa:	b2db      	uxtb	r3, r3
 80094ac:	2b04      	cmp	r3, #4
 80094ae:	d004      	beq.n	80094ba <USBD_LL_Suspend+0x14>
  {
    pdev->dev_old_state = pdev->dev_state;
 80094b0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80094b4:	b2db      	uxtb	r3, r3
 80094b6:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80094ba:	2304      	movs	r3, #4
 80094bc:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 80094c0:	2000      	movs	r0, #0
 80094c2:	4770      	bx	lr

080094c4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80094c4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80094c8:	b2db      	uxtb	r3, r3
 80094ca:	2b04      	cmp	r3, #4
 80094cc:	d001      	beq.n	80094d2 <USBD_LL_Resume+0xe>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 80094ce:	2000      	movs	r0, #0
 80094d0:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 80094d2:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 80094d6:	b2db      	uxtb	r3, r3
 80094d8:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 80094dc:	e7f7      	b.n	80094ce <USBD_LL_Resume+0xa>

080094de <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80094de:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094e0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80094e4:	b2db      	uxtb	r3, r3
 80094e6:	2b03      	cmp	r3, #3
 80094e8:	d001      	beq.n	80094ee <USBD_LL_SOF+0x10>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 80094ea:	2000      	movs	r0, #0
 80094ec:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 80094ee:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d0f9      	beq.n	80094ea <USBD_LL_SOF+0xc>
      if (pdev->pClass[0]->SOF != NULL)
 80094f6:	69db      	ldr	r3, [r3, #28]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d0f6      	beq.n	80094ea <USBD_LL_SOF+0xc>
        (void)pdev->pClass[0]->SOF(pdev);
 80094fc:	4798      	blx	r3
 80094fe:	e7f4      	b.n	80094ea <USBD_LL_SOF+0xc>

08009500 <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8009500:	2000      	movs	r0, #0
 8009502:	4770      	bx	lr

08009504 <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8009504:	2000      	movs	r0, #0
 8009506:	4770      	bx	lr

08009508 <USBD_LL_DataOutStage>:
{
 8009508:	b538      	push	{r3, r4, r5, lr}
 800950a:	4604      	mov	r4, r0
  if (epnum == 0U)
 800950c:	460d      	mov	r5, r1
 800950e:	2900      	cmp	r1, #0
 8009510:	d142      	bne.n	8009598 <USBD_LL_DataOutStage+0x90>
 8009512:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009514:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8009518:	2a03      	cmp	r2, #3
 800951a:	d001      	beq.n	8009520 <USBD_LL_DataOutStage+0x18>
  return USBD_OK;
 800951c:	4608      	mov	r0, r1
}
 800951e:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8009520:	f8d0 115c 	ldr.w	r1, [r0, #348]	@ 0x15c
 8009524:	f8d0 2160 	ldr.w	r2, [r0, #352]	@ 0x160
 8009528:	4291      	cmp	r1, r2
 800952a:	d809      	bhi.n	8009540 <USBD_LL_DataOutStage+0x38>
        switch (pdev->request.bmRequest & 0x1FU)
 800952c:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 8009530:	f003 031f 	and.w	r3, r3, #31
 8009534:	2b01      	cmp	r3, #1
 8009536:	d00e      	beq.n	8009556 <USBD_LL_DataOutStage+0x4e>
 8009538:	2b02      	cmp	r3, #2
 800953a:	d01b      	beq.n	8009574 <USBD_LL_DataOutStage+0x6c>
 800953c:	4628      	mov	r0, r5
 800953e:	e00f      	b.n	8009560 <USBD_LL_DataOutStage+0x58>
        pep->rem_length -= pep->maxpacket;
 8009540:	1a89      	subs	r1, r1, r2
 8009542:	f8c0 115c 	str.w	r1, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009546:	428a      	cmp	r2, r1
 8009548:	bf28      	it	cs
 800954a:	460a      	movcs	r2, r1
 800954c:	4619      	mov	r1, r3
 800954e:	f000 fe3a 	bl	800a1c6 <USBD_CtlContinueRx>
  return USBD_OK;
 8009552:	4628      	mov	r0, r5
 8009554:	e7e3      	b.n	800951e <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009556:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 800955a:	f7ff ffd1 	bl	8009500 <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800955e:	b920      	cbnz	r0, 800956a <USBD_LL_DataOutStage+0x62>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009560:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8009564:	b2db      	uxtb	r3, r3
 8009566:	2b03      	cmp	r3, #3
 8009568:	d009      	beq.n	800957e <USBD_LL_DataOutStage+0x76>
        (void)USBD_CtlSendStatus(pdev);
 800956a:	4620      	mov	r0, r4
 800956c:	f000 fe33 	bl	800a1d6 <USBD_CtlSendStatus>
  return USBD_OK;
 8009570:	4628      	mov	r0, r5
 8009572:	e7d4      	b.n	800951e <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009574:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8009578:	f7ff ffc4 	bl	8009504 <USBD_CoreFindEP>
            break;
 800957c:	e7ef      	b.n	800955e <USBD_LL_DataOutStage+0x56>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800957e:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8009582:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8009586:	691a      	ldr	r2, [r3, #16]
 8009588:	2a00      	cmp	r2, #0
 800958a:	d0ee      	beq.n	800956a <USBD_LL_DataOutStage+0x62>
              pdev->classId = idx;
 800958c:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009590:	691b      	ldr	r3, [r3, #16]
 8009592:	4620      	mov	r0, r4
 8009594:	4798      	blx	r3
 8009596:	e7e8      	b.n	800956a <USBD_LL_DataOutStage+0x62>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009598:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 800959c:	f7ff ffb2 	bl	8009504 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80095a0:	b990      	cbnz	r0, 80095c8 <USBD_LL_DataOutStage+0xc0>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80095a2:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80095a6:	b2db      	uxtb	r3, r3
 80095a8:	2b03      	cmp	r3, #3
 80095aa:	d1b8      	bne.n	800951e <USBD_LL_DataOutStage+0x16>
        if (pdev->pClass[idx]->DataOut != NULL)
 80095ac:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80095b0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80095b4:	699a      	ldr	r2, [r3, #24]
 80095b6:	2a00      	cmp	r2, #0
 80095b8:	d0b1      	beq.n	800951e <USBD_LL_DataOutStage+0x16>
          pdev->classId = idx;
 80095ba:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80095be:	699b      	ldr	r3, [r3, #24]
 80095c0:	4629      	mov	r1, r5
 80095c2:	4620      	mov	r0, r4
 80095c4:	4798      	blx	r3
      if (ret != USBD_OK)
 80095c6:	e7aa      	b.n	800951e <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 80095c8:	2000      	movs	r0, #0
 80095ca:	e7a8      	b.n	800951e <USBD_LL_DataOutStage+0x16>

080095cc <USBD_LL_DataInStage>:
{
 80095cc:	b538      	push	{r3, r4, r5, lr}
 80095ce:	4604      	mov	r4, r0
  if (epnum == 0U)
 80095d0:	460d      	mov	r5, r1
 80095d2:	2900      	cmp	r1, #0
 80095d4:	d14b      	bne.n	800966e <USBD_LL_DataInStage+0xa2>
 80095d6:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80095d8:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 80095dc:	2a02      	cmp	r2, #2
 80095de:	d007      	beq.n	80095f0 <USBD_LL_DataInStage+0x24>
    if (pdev->dev_test_mode != 0U)
 80095e0:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 80095e4:	b118      	cbz	r0, 80095ee <USBD_LL_DataInStage+0x22>
      pdev->dev_test_mode = 0U;
 80095e6:	2300      	movs	r3, #0
 80095e8:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 80095ec:	4628      	mov	r0, r5
}
 80095ee:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 80095f0:	69c2      	ldr	r2, [r0, #28]
 80095f2:	6a01      	ldr	r1, [r0, #32]
 80095f4:	428a      	cmp	r2, r1
 80095f6:	d80e      	bhi.n	8009616 <USBD_LL_DataInStage+0x4a>
        if ((pep->maxpacket == pep->rem_length) &&
 80095f8:	428a      	cmp	r2, r1
 80095fa:	d018      	beq.n	800962e <USBD_LL_DataInStage+0x62>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80095fc:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8009600:	b2db      	uxtb	r3, r3
 8009602:	2b03      	cmp	r3, #3
 8009604:	d027      	beq.n	8009656 <USBD_LL_DataInStage+0x8a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009606:	2180      	movs	r1, #128	@ 0x80
 8009608:	4620      	mov	r0, r4
 800960a:	f7ff fe38 	bl	800927e <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800960e:	4620      	mov	r0, r4
 8009610:	f000 fdec 	bl	800a1ec <USBD_CtlReceiveStatus>
 8009614:	e7e4      	b.n	80095e0 <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8009616:	1a52      	subs	r2, r2, r1
 8009618:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800961a:	4619      	mov	r1, r3
 800961c:	f000 fdcb 	bl	800a1b6 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009620:	2300      	movs	r3, #0
 8009622:	461a      	mov	r2, r3
 8009624:	4619      	mov	r1, r3
 8009626:	4620      	mov	r0, r4
 8009628:	f7ff fe5f 	bl	80092ea <USBD_LL_PrepareReceive>
 800962c:	e7d8      	b.n	80095e0 <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 800962e:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8009630:	4299      	cmp	r1, r3
 8009632:	d8e3      	bhi.n	80095fc <USBD_LL_DataInStage+0x30>
            (pep->total_length < pdev->ep0_data_len))
 8009634:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009638:	4293      	cmp	r3, r2
 800963a:	d2df      	bcs.n	80095fc <USBD_LL_DataInStage+0x30>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800963c:	2200      	movs	r2, #0
 800963e:	4611      	mov	r1, r2
 8009640:	f000 fdb9 	bl	800a1b6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009644:	2100      	movs	r1, #0
 8009646:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800964a:	460b      	mov	r3, r1
 800964c:	460a      	mov	r2, r1
 800964e:	4620      	mov	r0, r4
 8009650:	f7ff fe4b 	bl	80092ea <USBD_LL_PrepareReceive>
 8009654:	e7c4      	b.n	80095e0 <USBD_LL_DataInStage+0x14>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009656:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 800965a:	68da      	ldr	r2, [r3, #12]
 800965c:	2a00      	cmp	r2, #0
 800965e:	d0d2      	beq.n	8009606 <USBD_LL_DataInStage+0x3a>
              pdev->classId = 0U;
 8009660:	2200      	movs	r2, #0
 8009662:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009666:	68db      	ldr	r3, [r3, #12]
 8009668:	4620      	mov	r0, r4
 800966a:	4798      	blx	r3
 800966c:	e7cb      	b.n	8009606 <USBD_LL_DataInStage+0x3a>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800966e:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8009672:	f7ff ff47 	bl	8009504 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009676:	b990      	cbnz	r0, 800969e <USBD_LL_DataInStage+0xd2>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009678:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800967c:	b2db      	uxtb	r3, r3
 800967e:	2b03      	cmp	r3, #3
 8009680:	d1b5      	bne.n	80095ee <USBD_LL_DataInStage+0x22>
        if (pdev->pClass[idx]->DataIn != NULL)
 8009682:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8009686:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800968a:	695a      	ldr	r2, [r3, #20]
 800968c:	2a00      	cmp	r2, #0
 800968e:	d0ae      	beq.n	80095ee <USBD_LL_DataInStage+0x22>
          pdev->classId = idx;
 8009690:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009694:	695b      	ldr	r3, [r3, #20]
 8009696:	4629      	mov	r1, r5
 8009698:	4620      	mov	r0, r4
 800969a:	4798      	blx	r3
          if (ret != USBD_OK)
 800969c:	e7a7      	b.n	80095ee <USBD_LL_DataInStage+0x22>
  return USBD_OK;
 800969e:	2000      	movs	r0, #0
 80096a0:	e7a5      	b.n	80095ee <USBD_LL_DataInStage+0x22>

080096a2 <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 80096a2:	880b      	ldrh	r3, [r1, #0]
 80096a4:	7802      	ldrb	r2, [r0, #0]
 80096a6:	4413      	add	r3, r2
 80096a8:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80096aa:	7803      	ldrb	r3, [r0, #0]

  return (pnext);
}
 80096ac:	4418      	add	r0, r3
 80096ae:	4770      	bx	lr

080096b0 <USBD_GetEpDesc>:
  if (desc->wTotalLength > desc->bLength)
 80096b0:	8842      	ldrh	r2, [r0, #2]
 80096b2:	7803      	ldrb	r3, [r0, #0]
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d918      	bls.n	80096ea <USBD_GetEpDesc+0x3a>
{
 80096b8:	b530      	push	{r4, r5, lr}
 80096ba:	b083      	sub	sp, #12
 80096bc:	4604      	mov	r4, r0
 80096be:	460d      	mov	r5, r1
    ptr = desc->bLength;
 80096c0:	f8ad 3006 	strh.w	r3, [sp, #6]
    while (ptr < desc->wTotalLength)
 80096c4:	8863      	ldrh	r3, [r4, #2]
 80096c6:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80096ca:	429a      	cmp	r2, r3
 80096cc:	d20a      	bcs.n	80096e4 <USBD_GetEpDesc+0x34>
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80096ce:	f10d 0106 	add.w	r1, sp, #6
 80096d2:	f7ff ffe6 	bl	80096a2 <USBD_GetNextDesc>
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80096d6:	7843      	ldrb	r3, [r0, #1]
 80096d8:	2b05      	cmp	r3, #5
 80096da:	d1f3      	bne.n	80096c4 <USBD_GetEpDesc+0x14>
        if (pEpDesc->bEndpointAddress == EpAddr)
 80096dc:	7883      	ldrb	r3, [r0, #2]
 80096de:	42ab      	cmp	r3, r5
 80096e0:	d1f0      	bne.n	80096c4 <USBD_GetEpDesc+0x14>
 80096e2:	e000      	b.n	80096e6 <USBD_GetEpDesc+0x36>
 80096e4:	2000      	movs	r0, #0
}
 80096e6:	b003      	add	sp, #12
 80096e8:	bd30      	pop	{r4, r5, pc}
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80096ea:	2000      	movs	r0, #0
}
 80096ec:	4770      	bx	lr

080096ee <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80096ee:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 80096f0:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 80096f2:	e002      	b.n	80096fa <USBD_GetLen+0xc>
  {
    len++;
 80096f4:	3001      	adds	r0, #1
 80096f6:	b2c0      	uxtb	r0, r0
    pbuff++;
 80096f8:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 80096fa:	781a      	ldrb	r2, [r3, #0]
 80096fc:	2a00      	cmp	r2, #0
 80096fe:	d1f9      	bne.n	80096f4 <USBD_GetLen+0x6>
  }

  return len;
}
 8009700:	4770      	bx	lr

08009702 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8009702:	780b      	ldrb	r3, [r1, #0]
 8009704:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8009706:	784b      	ldrb	r3, [r1, #1]
 8009708:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 800970a:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 800970c:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800970e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8009712:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8009714:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8009716:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009718:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800971c:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 800971e:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 8009720:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009722:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8009726:	80c3      	strh	r3, [r0, #6]
}
 8009728:	4770      	bx	lr

0800972a <USBD_CtlError>:
{
 800972a:	b510      	push	{r4, lr}
 800972c:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800972e:	2180      	movs	r1, #128	@ 0x80
 8009730:	f7ff fda5 	bl	800927e <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009734:	2100      	movs	r1, #0
 8009736:	4620      	mov	r0, r4
 8009738:	f7ff fda1 	bl	800927e <USBD_LL_StallEP>
}
 800973c:	bd10      	pop	{r4, pc}

0800973e <USBD_GetDescriptor>:
{
 800973e:	b530      	push	{r4, r5, lr}
 8009740:	b083      	sub	sp, #12
 8009742:	4604      	mov	r4, r0
 8009744:	460d      	mov	r5, r1
  uint16_t len = 0U;
 8009746:	2300      	movs	r3, #0
 8009748:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800974c:	884a      	ldrh	r2, [r1, #2]
 800974e:	0a13      	lsrs	r3, r2, #8
 8009750:	3b01      	subs	r3, #1
 8009752:	2b0e      	cmp	r3, #14
 8009754:	f200 80bc 	bhi.w	80098d0 <USBD_GetDescriptor+0x192>
 8009758:	e8df f003 	tbb	[pc, r3]
 800975c:	ba443015 	.word	0xba443015
 8009760:	baab9eba 	.word	0xbaab9eba
 8009764:	babababa 	.word	0xbabababa
 8009768:	baba      	.short	0xbaba
 800976a:	08          	.byte	0x08
 800976b:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800976c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8009770:	69db      	ldr	r3, [r3, #28]
 8009772:	b123      	cbz	r3, 800977e <USBD_GetDescriptor+0x40>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8009774:	f10d 0106 	add.w	r1, sp, #6
 8009778:	7c00      	ldrb	r0, [r0, #16]
 800977a:	4798      	blx	r3
  if (err != 0U)
 800977c:	e00a      	b.n	8009794 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 800977e:	4629      	mov	r1, r5
 8009780:	f7ff ffd3 	bl	800972a <USBD_CtlError>
  if (err != 0U)
 8009784:	e018      	b.n	80097b8 <USBD_GetDescriptor+0x7a>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009786:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f10d 0106 	add.w	r1, sp, #6
 8009790:	7c00      	ldrb	r0, [r0, #16]
 8009792:	4798      	blx	r3
  if (req->wLength != 0U)
 8009794:	88ea      	ldrh	r2, [r5, #6]
 8009796:	2a00      	cmp	r2, #0
 8009798:	f000 80a3 	beq.w	80098e2 <USBD_GetDescriptor+0x1a4>
    if (len != 0U)
 800979c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	f000 8099 	beq.w	80098d8 <USBD_GetDescriptor+0x19a>
      len = MIN(len, req->wLength);
 80097a6:	429a      	cmp	r2, r3
 80097a8:	bf28      	it	cs
 80097aa:	461a      	movcs	r2, r3
 80097ac:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80097b0:	4601      	mov	r1, r0
 80097b2:	4620      	mov	r0, r4
 80097b4:	f000 fcf2 	bl	800a19c <USBD_CtlSendData>
}
 80097b8:	b003      	add	sp, #12
 80097ba:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80097bc:	7c03      	ldrb	r3, [r0, #16]
 80097be:	b943      	cbnz	r3, 80097d2 <USBD_GetDescriptor+0x94>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80097c0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80097c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097c6:	f10d 0006 	add.w	r0, sp, #6
 80097ca:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80097cc:	2302      	movs	r3, #2
 80097ce:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80097d0:	e7e0      	b.n	8009794 <USBD_GetDescriptor+0x56>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80097d2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80097d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097d8:	f10d 0006 	add.w	r0, sp, #6
 80097dc:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80097de:	2302      	movs	r3, #2
 80097e0:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80097e2:	e7d7      	b.n	8009794 <USBD_GetDescriptor+0x56>
      switch ((uint8_t)(req->wValue))
 80097e4:	b2d2      	uxtb	r2, r2
 80097e6:	2a05      	cmp	r2, #5
 80097e8:	d852      	bhi.n	8009890 <USBD_GetDescriptor+0x152>
 80097ea:	e8df f002 	tbb	[pc, r2]
 80097ee:	1003      	.short	0x1003
 80097f0:	44372a1d 	.word	0x44372a1d
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80097f4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80097f8:	685b      	ldr	r3, [r3, #4]
 80097fa:	b123      	cbz	r3, 8009806 <USBD_GetDescriptor+0xc8>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80097fc:	f10d 0106 	add.w	r1, sp, #6
 8009800:	7c00      	ldrb	r0, [r0, #16]
 8009802:	4798      	blx	r3
  if (err != 0U)
 8009804:	e7c6      	b.n	8009794 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009806:	4629      	mov	r1, r5
 8009808:	f7ff ff8f 	bl	800972a <USBD_CtlError>
  if (err != 0U)
 800980c:	e7d4      	b.n	80097b8 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800980e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8009812:	689b      	ldr	r3, [r3, #8]
 8009814:	b123      	cbz	r3, 8009820 <USBD_GetDescriptor+0xe2>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009816:	f10d 0106 	add.w	r1, sp, #6
 800981a:	7c00      	ldrb	r0, [r0, #16]
 800981c:	4798      	blx	r3
  if (err != 0U)
 800981e:	e7b9      	b.n	8009794 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009820:	4629      	mov	r1, r5
 8009822:	f7ff ff82 	bl	800972a <USBD_CtlError>
  if (err != 0U)
 8009826:	e7c7      	b.n	80097b8 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009828:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800982c:	68db      	ldr	r3, [r3, #12]
 800982e:	b123      	cbz	r3, 800983a <USBD_GetDescriptor+0xfc>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009830:	f10d 0106 	add.w	r1, sp, #6
 8009834:	7c00      	ldrb	r0, [r0, #16]
 8009836:	4798      	blx	r3
  if (err != 0U)
 8009838:	e7ac      	b.n	8009794 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800983a:	4629      	mov	r1, r5
 800983c:	f7ff ff75 	bl	800972a <USBD_CtlError>
  if (err != 0U)
 8009840:	e7ba      	b.n	80097b8 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009842:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8009846:	691b      	ldr	r3, [r3, #16]
 8009848:	b123      	cbz	r3, 8009854 <USBD_GetDescriptor+0x116>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800984a:	f10d 0106 	add.w	r1, sp, #6
 800984e:	7c00      	ldrb	r0, [r0, #16]
 8009850:	4798      	blx	r3
  if (err != 0U)
 8009852:	e79f      	b.n	8009794 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009854:	4629      	mov	r1, r5
 8009856:	f7ff ff68 	bl	800972a <USBD_CtlError>
  if (err != 0U)
 800985a:	e7ad      	b.n	80097b8 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800985c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8009860:	695b      	ldr	r3, [r3, #20]
 8009862:	b123      	cbz	r3, 800986e <USBD_GetDescriptor+0x130>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009864:	f10d 0106 	add.w	r1, sp, #6
 8009868:	7c00      	ldrb	r0, [r0, #16]
 800986a:	4798      	blx	r3
  if (err != 0U)
 800986c:	e792      	b.n	8009794 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800986e:	4629      	mov	r1, r5
 8009870:	f7ff ff5b 	bl	800972a <USBD_CtlError>
  if (err != 0U)
 8009874:	e7a0      	b.n	80097b8 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009876:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800987a:	699b      	ldr	r3, [r3, #24]
 800987c:	b123      	cbz	r3, 8009888 <USBD_GetDescriptor+0x14a>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800987e:	f10d 0106 	add.w	r1, sp, #6
 8009882:	7c00      	ldrb	r0, [r0, #16]
 8009884:	4798      	blx	r3
  if (err != 0U)
 8009886:	e785      	b.n	8009794 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009888:	4629      	mov	r1, r5
 800988a:	f7ff ff4e 	bl	800972a <USBD_CtlError>
  if (err != 0U)
 800988e:	e793      	b.n	80097b8 <USBD_GetDescriptor+0x7a>
          USBD_CtlError(pdev, req);
 8009890:	4629      	mov	r1, r5
 8009892:	f7ff ff4a 	bl	800972a <USBD_CtlError>
  if (err != 0U)
 8009896:	e78f      	b.n	80097b8 <USBD_GetDescriptor+0x7a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009898:	7c03      	ldrb	r3, [r0, #16]
 800989a:	b933      	cbnz	r3, 80098aa <USBD_GetDescriptor+0x16c>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800989c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80098a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098a2:	f10d 0006 	add.w	r0, sp, #6
 80098a6:	4798      	blx	r3
  if (err != 0U)
 80098a8:	e774      	b.n	8009794 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 80098aa:	4629      	mov	r1, r5
 80098ac:	f7ff ff3d 	bl	800972a <USBD_CtlError>
  if (err != 0U)
 80098b0:	e782      	b.n	80097b8 <USBD_GetDescriptor+0x7a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098b2:	7c03      	ldrb	r3, [r0, #16]
 80098b4:	b943      	cbnz	r3, 80098c8 <USBD_GetDescriptor+0x18a>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80098b6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80098ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098bc:	f10d 0006 	add.w	r0, sp, #6
 80098c0:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80098c2:	2307      	movs	r3, #7
 80098c4:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80098c6:	e765      	b.n	8009794 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 80098c8:	4629      	mov	r1, r5
 80098ca:	f7ff ff2e 	bl	800972a <USBD_CtlError>
  if (err != 0U)
 80098ce:	e773      	b.n	80097b8 <USBD_GetDescriptor+0x7a>
      USBD_CtlError(pdev, req);
 80098d0:	4629      	mov	r1, r5
 80098d2:	f7ff ff2a 	bl	800972a <USBD_CtlError>
    return;
 80098d6:	e76f      	b.n	80097b8 <USBD_GetDescriptor+0x7a>
      USBD_CtlError(pdev, req);
 80098d8:	4629      	mov	r1, r5
 80098da:	4620      	mov	r0, r4
 80098dc:	f7ff ff25 	bl	800972a <USBD_CtlError>
 80098e0:	e76a      	b.n	80097b8 <USBD_GetDescriptor+0x7a>
    (void)USBD_CtlSendStatus(pdev);
 80098e2:	4620      	mov	r0, r4
 80098e4:	f000 fc77 	bl	800a1d6 <USBD_CtlSendStatus>
 80098e8:	e766      	b.n	80097b8 <USBD_GetDescriptor+0x7a>

080098ea <USBD_SetAddress>:
{
 80098ea:	b538      	push	{r3, r4, r5, lr}
 80098ec:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80098ee:	888b      	ldrh	r3, [r1, #4]
 80098f0:	b9fb      	cbnz	r3, 8009932 <USBD_SetAddress+0x48>
 80098f2:	88cb      	ldrh	r3, [r1, #6]
 80098f4:	b9eb      	cbnz	r3, 8009932 <USBD_SetAddress+0x48>
 80098f6:	884b      	ldrh	r3, [r1, #2]
 80098f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80098fa:	d81a      	bhi.n	8009932 <USBD_SetAddress+0x48>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80098fc:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009900:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009904:	b2db      	uxtb	r3, r3
 8009906:	2b03      	cmp	r3, #3
 8009908:	d00c      	beq.n	8009924 <USBD_SetAddress+0x3a>
      pdev->dev_address = dev_addr;
 800990a:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800990e:	4629      	mov	r1, r5
 8009910:	f7ff fcdb 	bl	80092ca <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009914:	4620      	mov	r0, r4
 8009916:	f000 fc5e 	bl	800a1d6 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800991a:	b135      	cbz	r5, 800992a <USBD_SetAddress+0x40>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800991c:	2302      	movs	r3, #2
 800991e:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8009922:	e009      	b.n	8009938 <USBD_SetAddress+0x4e>
      USBD_CtlError(pdev, req);
 8009924:	f7ff ff01 	bl	800972a <USBD_CtlError>
 8009928:	e006      	b.n	8009938 <USBD_SetAddress+0x4e>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800992a:	2301      	movs	r3, #1
 800992c:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8009930:	e002      	b.n	8009938 <USBD_SetAddress+0x4e>
    USBD_CtlError(pdev, req);
 8009932:	4620      	mov	r0, r4
 8009934:	f7ff fef9 	bl	800972a <USBD_CtlError>
}
 8009938:	bd38      	pop	{r3, r4, r5, pc}
	...

0800993c <USBD_SetConfig>:
{
 800993c:	b570      	push	{r4, r5, r6, lr}
 800993e:	4604      	mov	r4, r0
 8009940:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 8009942:	788d      	ldrb	r5, [r1, #2]
 8009944:	4b2f      	ldr	r3, [pc, #188]	@ (8009a04 <USBD_SetConfig+0xc8>)
 8009946:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009948:	2d01      	cmp	r5, #1
 800994a:	d810      	bhi.n	800996e <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 800994c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009950:	b2db      	uxtb	r3, r3
 8009952:	2b02      	cmp	r3, #2
 8009954:	d00f      	beq.n	8009976 <USBD_SetConfig+0x3a>
 8009956:	2b03      	cmp	r3, #3
 8009958:	d026      	beq.n	80099a8 <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 800995a:	f7ff fee6 	bl	800972a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800995e:	4b29      	ldr	r3, [pc, #164]	@ (8009a04 <USBD_SetConfig+0xc8>)
 8009960:	7819      	ldrb	r1, [r3, #0]
 8009962:	4620      	mov	r0, r4
 8009964:	f7ff fd35 	bl	80093d2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009968:	2503      	movs	r5, #3
}
 800996a:	4628      	mov	r0, r5
 800996c:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 800996e:	f7ff fedc 	bl	800972a <USBD_CtlError>
    return USBD_FAIL;
 8009972:	2503      	movs	r5, #3
 8009974:	e7f9      	b.n	800996a <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 8009976:	b1a5      	cbz	r5, 80099a2 <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 8009978:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800997a:	4629      	mov	r1, r5
 800997c:	f7ff fd20 	bl	80093c0 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8009980:	4605      	mov	r5, r0
 8009982:	b138      	cbz	r0, 8009994 <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 8009984:	4631      	mov	r1, r6
 8009986:	4620      	mov	r0, r4
 8009988:	f7ff fecf 	bl	800972a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800998c:	2302      	movs	r3, #2
 800998e:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8009992:	e7ea      	b.n	800996a <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8009994:	4620      	mov	r0, r4
 8009996:	f000 fc1e 	bl	800a1d6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800999a:	2303      	movs	r3, #3
 800999c:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80099a0:	e7e3      	b.n	800996a <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 80099a2:	f000 fc18 	bl	800a1d6 <USBD_CtlSendStatus>
 80099a6:	e7e0      	b.n	800996a <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 80099a8:	b1cd      	cbz	r5, 80099de <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 80099aa:	6841      	ldr	r1, [r0, #4]
 80099ac:	428d      	cmp	r5, r1
 80099ae:	d025      	beq.n	80099fc <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80099b0:	b2c9      	uxtb	r1, r1
 80099b2:	f7ff fd0e 	bl	80093d2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80099b6:	4b13      	ldr	r3, [pc, #76]	@ (8009a04 <USBD_SetConfig+0xc8>)
 80099b8:	7819      	ldrb	r1, [r3, #0]
 80099ba:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80099bc:	4620      	mov	r0, r4
 80099be:	f7ff fcff 	bl	80093c0 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 80099c2:	4605      	mov	r5, r0
 80099c4:	b1b0      	cbz	r0, 80099f4 <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 80099c6:	4631      	mov	r1, r6
 80099c8:	4620      	mov	r0, r4
 80099ca:	f7ff feae 	bl	800972a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80099ce:	7921      	ldrb	r1, [r4, #4]
 80099d0:	4620      	mov	r0, r4
 80099d2:	f7ff fcfe 	bl	80093d2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80099d6:	2302      	movs	r3, #2
 80099d8:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80099dc:	e7c5      	b.n	800996a <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80099de:	2302      	movs	r3, #2
 80099e0:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80099e4:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80099e6:	4629      	mov	r1, r5
 80099e8:	f7ff fcf3 	bl	80093d2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80099ec:	4620      	mov	r0, r4
 80099ee:	f000 fbf2 	bl	800a1d6 <USBD_CtlSendStatus>
 80099f2:	e7ba      	b.n	800996a <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 80099f4:	4620      	mov	r0, r4
 80099f6:	f000 fbee 	bl	800a1d6 <USBD_CtlSendStatus>
 80099fa:	e7b6      	b.n	800996a <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 80099fc:	f000 fbeb 	bl	800a1d6 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8009a00:	2500      	movs	r5, #0
 8009a02:	e7b2      	b.n	800996a <USBD_SetConfig+0x2e>
 8009a04:	20000cfc 	.word	0x20000cfc

08009a08 <USBD_GetConfig>:
{
 8009a08:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8009a0a:	88cb      	ldrh	r3, [r1, #6]
 8009a0c:	2b01      	cmp	r3, #1
 8009a0e:	d10b      	bne.n	8009a28 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 8009a10:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009a14:	b2db      	uxtb	r3, r3
 8009a16:	2b02      	cmp	r3, #2
 8009a18:	d909      	bls.n	8009a2e <USBD_GetConfig+0x26>
 8009a1a:	2b03      	cmp	r3, #3
 8009a1c:	d111      	bne.n	8009a42 <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009a1e:	2201      	movs	r2, #1
 8009a20:	1d01      	adds	r1, r0, #4
 8009a22:	f000 fbbb 	bl	800a19c <USBD_CtlSendData>
        break;
 8009a26:	e001      	b.n	8009a2c <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8009a28:	f7ff fe7f 	bl	800972a <USBD_CtlError>
}
 8009a2c:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 8009a2e:	b25b      	sxtb	r3, r3
 8009a30:	b13b      	cbz	r3, 8009a42 <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 8009a32:	4601      	mov	r1, r0
 8009a34:	2300      	movs	r3, #0
 8009a36:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009a3a:	2201      	movs	r2, #1
 8009a3c:	f000 fbae 	bl	800a19c <USBD_CtlSendData>
        break;
 8009a40:	e7f4      	b.n	8009a2c <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 8009a42:	f7ff fe72 	bl	800972a <USBD_CtlError>
}
 8009a46:	e7f1      	b.n	8009a2c <USBD_GetConfig+0x24>

08009a48 <USBD_GetStatus>:
{
 8009a48:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8009a4a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009a4e:	3b01      	subs	r3, #1
 8009a50:	2b02      	cmp	r3, #2
 8009a52:	d812      	bhi.n	8009a7a <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 8009a54:	88cb      	ldrh	r3, [r1, #6]
 8009a56:	2b02      	cmp	r3, #2
 8009a58:	d10c      	bne.n	8009a74 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 8009a5e:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 8009a62:	b10b      	cbz	r3, 8009a68 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009a64:	2303      	movs	r3, #3
 8009a66:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009a68:	2202      	movs	r2, #2
 8009a6a:	f100 010c 	add.w	r1, r0, #12
 8009a6e:	f000 fb95 	bl	800a19c <USBD_CtlSendData>
}
 8009a72:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 8009a74:	f7ff fe59 	bl	800972a <USBD_CtlError>
        break;
 8009a78:	e7fb      	b.n	8009a72 <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 8009a7a:	f7ff fe56 	bl	800972a <USBD_CtlError>
}
 8009a7e:	e7f8      	b.n	8009a72 <USBD_GetStatus+0x2a>

08009a80 <USBD_SetFeature>:
{
 8009a80:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009a82:	884b      	ldrh	r3, [r1, #2]
 8009a84:	2b01      	cmp	r3, #1
 8009a86:	d004      	beq.n	8009a92 <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009a88:	2b02      	cmp	r3, #2
 8009a8a:	d007      	beq.n	8009a9c <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 8009a8c:	f7ff fe4d 	bl	800972a <USBD_CtlError>
}
 8009a90:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 8009a92:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009a96:	f000 fb9e 	bl	800a1d6 <USBD_CtlSendStatus>
 8009a9a:	e7f9      	b.n	8009a90 <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009a9c:	888b      	ldrh	r3, [r1, #4]
 8009a9e:	0a1b      	lsrs	r3, r3, #8
 8009aa0:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009aa4:	f000 fb97 	bl	800a1d6 <USBD_CtlSendStatus>
 8009aa8:	e7f2      	b.n	8009a90 <USBD_SetFeature+0x10>

08009aaa <USBD_ClrFeature>:
{
 8009aaa:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8009aac:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009ab0:	3b01      	subs	r3, #1
 8009ab2:	2b02      	cmp	r3, #2
 8009ab4:	d809      	bhi.n	8009aca <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009ab6:	884b      	ldrh	r3, [r1, #2]
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d000      	beq.n	8009abe <USBD_ClrFeature+0x14>
}
 8009abc:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009ac4:	f000 fb87 	bl	800a1d6 <USBD_CtlSendStatus>
 8009ac8:	e7f8      	b.n	8009abc <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 8009aca:	f7ff fe2e 	bl	800972a <USBD_CtlError>
}
 8009ace:	e7f5      	b.n	8009abc <USBD_ClrFeature+0x12>

08009ad0 <USBD_StdDevReq>:
{
 8009ad0:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ad2:	780c      	ldrb	r4, [r1, #0]
 8009ad4:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8009ad8:	2c20      	cmp	r4, #32
 8009ada:	d006      	beq.n	8009aea <USBD_StdDevReq+0x1a>
 8009adc:	2c40      	cmp	r4, #64	@ 0x40
 8009ade:	d004      	beq.n	8009aea <USBD_StdDevReq+0x1a>
 8009ae0:	b16c      	cbz	r4, 8009afe <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 8009ae2:	f7ff fe22 	bl	800972a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8009ae6:	2400      	movs	r4, #0
      break;
 8009ae8:	e007      	b.n	8009afa <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009aea:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8009aee:	33ae      	adds	r3, #174	@ 0xae
 8009af0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8009af4:	689b      	ldr	r3, [r3, #8]
 8009af6:	4798      	blx	r3
 8009af8:	4604      	mov	r4, r0
}
 8009afa:	4620      	mov	r0, r4
 8009afc:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 8009afe:	784d      	ldrb	r5, [r1, #1]
 8009b00:	2d09      	cmp	r5, #9
 8009b02:	d81d      	bhi.n	8009b40 <USBD_StdDevReq+0x70>
 8009b04:	e8df f005 	tbb	[pc, r5]
 8009b08:	161c1912 	.word	0x161c1912
 8009b0c:	1c05081c 	.word	0x1c05081c
 8009b10:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 8009b12:	f7ff fe14 	bl	800973e <USBD_GetDescriptor>
          break;
 8009b16:	e7f0      	b.n	8009afa <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 8009b18:	f7ff fee7 	bl	80098ea <USBD_SetAddress>
          break;
 8009b1c:	e7ed      	b.n	8009afa <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 8009b1e:	f7ff ff0d 	bl	800993c <USBD_SetConfig>
 8009b22:	4604      	mov	r4, r0
          break;
 8009b24:	e7e9      	b.n	8009afa <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 8009b26:	f7ff ff6f 	bl	8009a08 <USBD_GetConfig>
          break;
 8009b2a:	e7e6      	b.n	8009afa <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 8009b2c:	f7ff ff8c 	bl	8009a48 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8009b30:	462c      	mov	r4, r5
          break;
 8009b32:	e7e2      	b.n	8009afa <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 8009b34:	f7ff ffa4 	bl	8009a80 <USBD_SetFeature>
          break;
 8009b38:	e7df      	b.n	8009afa <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 8009b3a:	f7ff ffb6 	bl	8009aaa <USBD_ClrFeature>
          break;
 8009b3e:	e7dc      	b.n	8009afa <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 8009b40:	f7ff fdf3 	bl	800972a <USBD_CtlError>
          break;
 8009b44:	e7d9      	b.n	8009afa <USBD_StdDevReq+0x2a>

08009b46 <USBD_StdItfReq>:
{
 8009b46:	b570      	push	{r4, r5, r6, lr}
 8009b48:	4605      	mov	r5, r0
 8009b4a:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009b4c:	780b      	ldrb	r3, [r1, #0]
 8009b4e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009b52:	2b20      	cmp	r3, #32
 8009b54:	d007      	beq.n	8009b66 <USBD_StdItfReq+0x20>
 8009b56:	2b40      	cmp	r3, #64	@ 0x40
 8009b58:	d005      	beq.n	8009b66 <USBD_StdItfReq+0x20>
 8009b5a:	b123      	cbz	r3, 8009b66 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 8009b5c:	f7ff fde5 	bl	800972a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8009b60:	2600      	movs	r6, #0
}
 8009b62:	4630      	mov	r0, r6
 8009b64:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 8009b66:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 8009b6a:	3b01      	subs	r3, #1
 8009b6c:	2b02      	cmp	r3, #2
 8009b6e:	d826      	bhi.n	8009bbe <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009b70:	7921      	ldrb	r1, [r4, #4]
 8009b72:	2901      	cmp	r1, #1
 8009b74:	d905      	bls.n	8009b82 <USBD_StdItfReq+0x3c>
            USBD_CtlError(pdev, req);
 8009b76:	4621      	mov	r1, r4
 8009b78:	4628      	mov	r0, r5
 8009b7a:	f7ff fdd6 	bl	800972a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8009b7e:	2600      	movs	r6, #0
 8009b80:	e7ef      	b.n	8009b62 <USBD_StdItfReq+0x1c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009b82:	4628      	mov	r0, r5
 8009b84:	f7ff fcbc 	bl	8009500 <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009b88:	b968      	cbnz	r0, 8009ba6 <USBD_StdItfReq+0x60>
              if (pdev->pClass[idx]->Setup != NULL)
 8009b8a:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 8009b8e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8009b92:	6891      	ldr	r1, [r2, #8]
 8009b94:	b189      	cbz	r1, 8009bba <USBD_StdItfReq+0x74>
                pdev->classId = idx;
 8009b96:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009b9a:	6893      	ldr	r3, [r2, #8]
 8009b9c:	4621      	mov	r1, r4
 8009b9e:	4628      	mov	r0, r5
 8009ba0:	4798      	blx	r3
 8009ba2:	4606      	mov	r6, r0
 8009ba4:	e000      	b.n	8009ba8 <USBD_StdItfReq+0x62>
              ret = USBD_FAIL;
 8009ba6:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009ba8:	88e3      	ldrh	r3, [r4, #6]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d1d9      	bne.n	8009b62 <USBD_StdItfReq+0x1c>
 8009bae:	2e00      	cmp	r6, #0
 8009bb0:	d1d7      	bne.n	8009b62 <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 8009bb2:	4628      	mov	r0, r5
 8009bb4:	f000 fb0f 	bl	800a1d6 <USBD_CtlSendStatus>
 8009bb8:	e7d3      	b.n	8009b62 <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 8009bba:	2603      	movs	r6, #3
 8009bbc:	e7f4      	b.n	8009ba8 <USBD_StdItfReq+0x62>
          USBD_CtlError(pdev, req);
 8009bbe:	4621      	mov	r1, r4
 8009bc0:	4628      	mov	r0, r5
 8009bc2:	f7ff fdb2 	bl	800972a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8009bc6:	2600      	movs	r6, #0
          break;
 8009bc8:	e7cb      	b.n	8009b62 <USBD_StdItfReq+0x1c>

08009bca <USBD_StdEPReq>:
{
 8009bca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bce:	4606      	mov	r6, r0
 8009bd0:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 8009bd2:	888b      	ldrh	r3, [r1, #4]
 8009bd4:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009bd6:	780c      	ldrb	r4, [r1, #0]
 8009bd8:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8009bdc:	2c20      	cmp	r4, #32
 8009bde:	d008      	beq.n	8009bf2 <USBD_StdEPReq+0x28>
 8009be0:	2c40      	cmp	r4, #64	@ 0x40
 8009be2:	d006      	beq.n	8009bf2 <USBD_StdEPReq+0x28>
 8009be4:	b1dc      	cbz	r4, 8009c1e <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 8009be6:	f7ff fda0 	bl	800972a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8009bea:	2400      	movs	r4, #0
}
 8009bec:	4620      	mov	r0, r4
 8009bee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009bf2:	4639      	mov	r1, r7
 8009bf4:	4630      	mov	r0, r6
 8009bf6:	f7ff fc85 	bl	8009504 <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009bfa:	4604      	mov	r4, r0
 8009bfc:	2800      	cmp	r0, #0
 8009bfe:	f040 80f8 	bne.w	8009df2 <USBD_StdEPReq+0x228>
        pdev->classId = idx;
 8009c02:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 8009c06:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8009c0a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8009c0e:	689b      	ldr	r3, [r3, #8]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d0eb      	beq.n	8009bec <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009c14:	4629      	mov	r1, r5
 8009c16:	4630      	mov	r0, r6
 8009c18:	4798      	blx	r3
 8009c1a:	4604      	mov	r4, r0
 8009c1c:	e7e6      	b.n	8009bec <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 8009c1e:	f891 8001 	ldrb.w	r8, [r1, #1]
 8009c22:	f1b8 0f01 	cmp.w	r8, #1
 8009c26:	d031      	beq.n	8009c8c <USBD_StdEPReq+0xc2>
 8009c28:	f1b8 0f03 	cmp.w	r8, #3
 8009c2c:	d005      	beq.n	8009c3a <USBD_StdEPReq+0x70>
 8009c2e:	f1b8 0f00 	cmp.w	r8, #0
 8009c32:	d067      	beq.n	8009d04 <USBD_StdEPReq+0x13a>
          USBD_CtlError(pdev, req);
 8009c34:	f7ff fd79 	bl	800972a <USBD_CtlError>
          break;
 8009c38:	e7d8      	b.n	8009bec <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 8009c3a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009c3e:	b2db      	uxtb	r3, r3
 8009c40:	2b02      	cmp	r3, #2
 8009c42:	d004      	beq.n	8009c4e <USBD_StdEPReq+0x84>
 8009c44:	2b03      	cmp	r3, #3
 8009c46:	d012      	beq.n	8009c6e <USBD_StdEPReq+0xa4>
              USBD_CtlError(pdev, req);
 8009c48:	f7ff fd6f 	bl	800972a <USBD_CtlError>
              break;
 8009c4c:	e7ce      	b.n	8009bec <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009c4e:	b10f      	cbz	r7, 8009c54 <USBD_StdEPReq+0x8a>
 8009c50:	2f80      	cmp	r7, #128	@ 0x80
 8009c52:	d104      	bne.n	8009c5e <USBD_StdEPReq+0x94>
                USBD_CtlError(pdev, req);
 8009c54:	4629      	mov	r1, r5
 8009c56:	4630      	mov	r0, r6
 8009c58:	f7ff fd67 	bl	800972a <USBD_CtlError>
 8009c5c:	e7c6      	b.n	8009bec <USBD_StdEPReq+0x22>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009c5e:	4639      	mov	r1, r7
 8009c60:	f7ff fb0d 	bl	800927e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009c64:	2180      	movs	r1, #128	@ 0x80
 8009c66:	4630      	mov	r0, r6
 8009c68:	f7ff fb09 	bl	800927e <USBD_LL_StallEP>
 8009c6c:	e7be      	b.n	8009bec <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009c6e:	884b      	ldrh	r3, [r1, #2]
 8009c70:	b923      	cbnz	r3, 8009c7c <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009c72:	b11f      	cbz	r7, 8009c7c <USBD_StdEPReq+0xb2>
 8009c74:	2f80      	cmp	r7, #128	@ 0x80
 8009c76:	d001      	beq.n	8009c7c <USBD_StdEPReq+0xb2>
 8009c78:	88cb      	ldrh	r3, [r1, #6]
 8009c7a:	b11b      	cbz	r3, 8009c84 <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 8009c7c:	4630      	mov	r0, r6
 8009c7e:	f000 faaa 	bl	800a1d6 <USBD_CtlSendStatus>
              break;
 8009c82:	e7b3      	b.n	8009bec <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009c84:	4639      	mov	r1, r7
 8009c86:	f7ff fafa 	bl	800927e <USBD_LL_StallEP>
 8009c8a:	e7f7      	b.n	8009c7c <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 8009c8c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009c90:	b2db      	uxtb	r3, r3
 8009c92:	2b02      	cmp	r3, #2
 8009c94:	d004      	beq.n	8009ca0 <USBD_StdEPReq+0xd6>
 8009c96:	2b03      	cmp	r3, #3
 8009c98:	d012      	beq.n	8009cc0 <USBD_StdEPReq+0xf6>
              USBD_CtlError(pdev, req);
 8009c9a:	f7ff fd46 	bl	800972a <USBD_CtlError>
              break;
 8009c9e:	e7a5      	b.n	8009bec <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009ca0:	b10f      	cbz	r7, 8009ca6 <USBD_StdEPReq+0xdc>
 8009ca2:	2f80      	cmp	r7, #128	@ 0x80
 8009ca4:	d104      	bne.n	8009cb0 <USBD_StdEPReq+0xe6>
                USBD_CtlError(pdev, req);
 8009ca6:	4629      	mov	r1, r5
 8009ca8:	4630      	mov	r0, r6
 8009caa:	f7ff fd3e 	bl	800972a <USBD_CtlError>
 8009cae:	e79d      	b.n	8009bec <USBD_StdEPReq+0x22>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009cb0:	4639      	mov	r1, r7
 8009cb2:	f7ff fae4 	bl	800927e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009cb6:	2180      	movs	r1, #128	@ 0x80
 8009cb8:	4630      	mov	r0, r6
 8009cba:	f7ff fae0 	bl	800927e <USBD_LL_StallEP>
 8009cbe:	e795      	b.n	8009bec <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009cc0:	884b      	ldrh	r3, [r1, #2]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d192      	bne.n	8009bec <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 8009cc6:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 8009cca:	d117      	bne.n	8009cfc <USBD_StdEPReq+0x132>
                (void)USBD_CtlSendStatus(pdev);
 8009ccc:	4630      	mov	r0, r6
 8009cce:	f000 fa82 	bl	800a1d6 <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009cd2:	4639      	mov	r1, r7
 8009cd4:	4630      	mov	r0, r6
 8009cd6:	f7ff fc15 	bl	8009504 <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009cda:	2800      	cmp	r0, #0
 8009cdc:	d186      	bne.n	8009bec <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 8009cde:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 8009ce2:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 8009ce6:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 8009cea:	6892      	ldr	r2, [r2, #8]
 8009cec:	2a00      	cmp	r2, #0
 8009cee:	f000 8082 	beq.w	8009df6 <USBD_StdEPReq+0x22c>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009cf2:	4629      	mov	r1, r5
 8009cf4:	4630      	mov	r0, r6
 8009cf6:	4790      	blx	r2
 8009cf8:	4604      	mov	r4, r0
 8009cfa:	e777      	b.n	8009bec <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009cfc:	4639      	mov	r1, r7
 8009cfe:	f7ff fac6 	bl	800928e <USBD_LL_ClearStallEP>
 8009d02:	e7e3      	b.n	8009ccc <USBD_StdEPReq+0x102>
          switch (pdev->dev_state)
 8009d04:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8009d08:	b2d2      	uxtb	r2, r2
 8009d0a:	2a02      	cmp	r2, #2
 8009d0c:	d005      	beq.n	8009d1a <USBD_StdEPReq+0x150>
 8009d0e:	2a03      	cmp	r2, #3
 8009d10:	d027      	beq.n	8009d62 <USBD_StdEPReq+0x198>
              USBD_CtlError(pdev, req);
 8009d12:	f7ff fd0a 	bl	800972a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8009d16:	4644      	mov	r4, r8
              break;
 8009d18:	e768      	b.n	8009bec <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009d1a:	b10f      	cbz	r7, 8009d20 <USBD_StdEPReq+0x156>
 8009d1c:	2f80      	cmp	r7, #128	@ 0x80
 8009d1e:	d113      	bne.n	8009d48 <USBD_StdEPReq+0x17e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d20:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009d24:	d114      	bne.n	8009d50 <USBD_StdEPReq+0x186>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009d26:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d2a:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8009d2e:	00b9      	lsls	r1, r7, #2
 8009d30:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8009d34:	4431      	add	r1, r6
 8009d36:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8009d38:	2300      	movs	r3, #0
 8009d3a:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009d3c:	2202      	movs	r2, #2
 8009d3e:	4630      	mov	r0, r6
 8009d40:	f000 fa2c 	bl	800a19c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8009d44:	4644      	mov	r4, r8
              break;
 8009d46:	e751      	b.n	8009bec <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 8009d48:	f7ff fcef 	bl	800972a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8009d4c:	4644      	mov	r4, r8
                break;
 8009d4e:	e74d      	b.n	8009bec <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d50:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 8009d54:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8009d58:	00b9      	lsls	r1, r7, #2
 8009d5a:	3110      	adds	r1, #16
 8009d5c:	4431      	add	r1, r6
 8009d5e:	3104      	adds	r1, #4
 8009d60:	e7ea      	b.n	8009d38 <USBD_StdEPReq+0x16e>
              if ((ep_addr & 0x80U) == 0x80U)
 8009d62:	b25b      	sxtb	r3, r3
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	db1f      	blt.n	8009da8 <USBD_StdEPReq+0x1de>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009d68:	f007 020f 	and.w	r2, r7, #15
 8009d6c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009d70:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8009d74:	f8b2 2164 	ldrh.w	r2, [r2, #356]	@ 0x164
 8009d78:	b31a      	cbz	r2, 8009dc2 <USBD_StdEPReq+0x1f8>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	db25      	blt.n	8009dca <USBD_StdEPReq+0x200>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009d7e:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d82:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009d86:	009c      	lsls	r4, r3, #2
 8009d88:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 8009d8c:	4434      	add	r4, r6
 8009d8e:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009d90:	b10f      	cbz	r7, 8009d96 <USBD_StdEPReq+0x1cc>
 8009d92:	2f80      	cmp	r7, #128	@ 0x80
 8009d94:	d122      	bne.n	8009ddc <USBD_StdEPReq+0x212>
                pep->status = 0x0000U;
 8009d96:	2300      	movs	r3, #0
 8009d98:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009d9a:	2202      	movs	r2, #2
 8009d9c:	4621      	mov	r1, r4
 8009d9e:	4630      	mov	r0, r6
 8009da0:	f000 f9fc 	bl	800a19c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8009da4:	4644      	mov	r4, r8
              break;
 8009da6:	e721      	b.n	8009bec <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009da8:	f007 020f 	and.w	r2, r7, #15
 8009dac:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009db0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8009db4:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8009db6:	2a00      	cmp	r2, #0
 8009db8:	d1df      	bne.n	8009d7a <USBD_StdEPReq+0x1b0>
                  USBD_CtlError(pdev, req);
 8009dba:	f7ff fcb6 	bl	800972a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8009dbe:	4644      	mov	r4, r8
                  break;
 8009dc0:	e714      	b.n	8009bec <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 8009dc2:	f7ff fcb2 	bl	800972a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8009dc6:	4644      	mov	r4, r8
                  break;
 8009dc8:	e710      	b.n	8009bec <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009dca:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 8009dce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009dd2:	009c      	lsls	r4, r3, #2
 8009dd4:	3410      	adds	r4, #16
 8009dd6:	4434      	add	r4, r6
 8009dd8:	3404      	adds	r4, #4
 8009dda:	e7d9      	b.n	8009d90 <USBD_StdEPReq+0x1c6>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009ddc:	4639      	mov	r1, r7
 8009dde:	4630      	mov	r0, r6
 8009de0:	f7ff fa5d 	bl	800929e <USBD_LL_IsStallEP>
 8009de4:	b110      	cbz	r0, 8009dec <USBD_StdEPReq+0x222>
                pep->status = 0x0001U;
 8009de6:	2301      	movs	r3, #1
 8009de8:	6023      	str	r3, [r4, #0]
 8009dea:	e7d6      	b.n	8009d9a <USBD_StdEPReq+0x1d0>
                pep->status = 0x0000U;
 8009dec:	2300      	movs	r3, #0
 8009dee:	6023      	str	r3, [r4, #0]
 8009df0:	e7d3      	b.n	8009d9a <USBD_StdEPReq+0x1d0>
  USBD_StatusTypeDef ret = USBD_OK;
 8009df2:	2400      	movs	r4, #0
 8009df4:	e6fa      	b.n	8009bec <USBD_StdEPReq+0x22>
 8009df6:	4604      	mov	r4, r0
 8009df8:	e6f8      	b.n	8009bec <USBD_StdEPReq+0x22>

08009dfa <USBD_GetString>:
  if (desc == NULL)
 8009dfa:	b300      	cbz	r0, 8009e3e <USBD_GetString+0x44>
{
 8009dfc:	b570      	push	{r4, r5, r6, lr}
 8009dfe:	460d      	mov	r5, r1
 8009e00:	4616      	mov	r6, r2
 8009e02:	4604      	mov	r4, r0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009e04:	f7ff fc73 	bl	80096ee <USBD_GetLen>
 8009e08:	3001      	adds	r0, #1
 8009e0a:	0043      	lsls	r3, r0, #1
 8009e0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e10:	d806      	bhi.n	8009e20 <USBD_GetString+0x26>
 8009e12:	b29b      	uxth	r3, r3
 8009e14:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 8009e16:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009e18:	2303      	movs	r3, #3
 8009e1a:	706b      	strb	r3, [r5, #1]
  idx++;
 8009e1c:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 8009e1e:	e00a      	b.n	8009e36 <USBD_GetString+0x3c>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009e20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009e24:	e7f6      	b.n	8009e14 <USBD_GetString+0x1a>
    unicode[idx] = *pdesc;
 8009e26:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 8009e28:	3401      	adds	r4, #1
    idx++;
 8009e2a:	1c5a      	adds	r2, r3, #1
 8009e2c:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 8009e2e:	2100      	movs	r1, #0
 8009e30:	54a9      	strb	r1, [r5, r2]
    idx++;
 8009e32:	3302      	adds	r3, #2
 8009e34:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 8009e36:	7822      	ldrb	r2, [r4, #0]
 8009e38:	2a00      	cmp	r2, #0
 8009e3a:	d1f4      	bne.n	8009e26 <USBD_GetString+0x2c>
}
 8009e3c:	bd70      	pop	{r4, r5, r6, pc}
 8009e3e:	4770      	bx	lr

08009e40 <USBD_HID_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HID_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_HID_DeviceDesc);
 8009e40:	2312      	movs	r3, #18
 8009e42:	800b      	strh	r3, [r1, #0]
  return USBD_HID_DeviceDesc;
}
 8009e44:	4800      	ldr	r0, [pc, #0]	@ (8009e48 <USBD_HID_DeviceDescriptor+0x8>)
 8009e46:	4770      	bx	lr
 8009e48:	20000078 	.word	0x20000078

08009e4c <USBD_HID_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HID_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009e4c:	2304      	movs	r3, #4
 8009e4e:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8009e50:	4800      	ldr	r0, [pc, #0]	@ (8009e54 <USBD_HID_LangIDStrDescriptor+0x8>)
 8009e52:	4770      	bx	lr
 8009e54:	20000074 	.word	0x20000074

08009e58 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8009e58:	2300      	movs	r3, #0
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	d21e      	bcs.n	8009e9c <IntToUnicode+0x44>
{
 8009e5e:	b500      	push	{lr}
 8009e60:	e010      	b.n	8009e84 <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009e62:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 8009e66:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 8009e6a:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 8009e6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009e70:	f10c 0c01 	add.w	ip, ip, #1
 8009e74:	f04f 0e00 	mov.w	lr, #0
 8009e78:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 8009e7c:	3301      	adds	r3, #1
 8009e7e:	b2db      	uxtb	r3, r3
 8009e80:	4293      	cmp	r3, r2
 8009e82:	d209      	bcs.n	8009e98 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 8009e84:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 8009e88:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 8009e8c:	d2e9      	bcs.n	8009e62 <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 8009e8e:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 8009e92:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 8009e96:	e7e8      	b.n	8009e6a <IntToUnicode+0x12>
  }
}
 8009e98:	f85d fb04 	ldr.w	pc, [sp], #4
 8009e9c:	4770      	bx	lr
	...

08009ea0 <Get_SerialNum>:
{
 8009ea0:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8009ed0 <Get_SerialNum+0x30>)
 8009ea4:	f8d3 0590 	ldr.w	r0, [r3, #1424]	@ 0x590
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009ea8:	f8d3 4594 	ldr.w	r4, [r3, #1428]	@ 0x594
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009eac:	f8d3 3598 	ldr.w	r3, [r3, #1432]	@ 0x598
  if (deviceserial0 != 0)
 8009eb0:	18c0      	adds	r0, r0, r3
 8009eb2:	d100      	bne.n	8009eb6 <Get_SerialNum+0x16>
}
 8009eb4:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009eb6:	4d07      	ldr	r5, [pc, #28]	@ (8009ed4 <Get_SerialNum+0x34>)
 8009eb8:	2208      	movs	r2, #8
 8009eba:	4629      	mov	r1, r5
 8009ebc:	f7ff ffcc 	bl	8009e58 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009ec0:	2204      	movs	r2, #4
 8009ec2:	f105 0110 	add.w	r1, r5, #16
 8009ec6:	4620      	mov	r0, r4
 8009ec8:	f7ff ffc6 	bl	8009e58 <IntToUnicode>
}
 8009ecc:	e7f2      	b.n	8009eb4 <Get_SerialNum+0x14>
 8009ece:	bf00      	nop
 8009ed0:	1fff7000 	.word	0x1fff7000
 8009ed4:	2000005a 	.word	0x2000005a

08009ed8 <USBD_HID_SerialStrDescriptor>:
{
 8009ed8:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8009eda:	231a      	movs	r3, #26
 8009edc:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 8009ede:	f7ff ffdf 	bl	8009ea0 <Get_SerialNum>
}
 8009ee2:	4801      	ldr	r0, [pc, #4]	@ (8009ee8 <USBD_HID_SerialStrDescriptor+0x10>)
 8009ee4:	bd08      	pop	{r3, pc}
 8009ee6:	bf00      	nop
 8009ee8:	20000058 	.word	0x20000058

08009eec <USBD_HID_ProductStrDescriptor>:
{
 8009eec:	b508      	push	{r3, lr}
 8009eee:	460a      	mov	r2, r1
  if(speed == 0)
 8009ef0:	b928      	cbnz	r0, 8009efe <USBD_HID_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8009ef2:	4905      	ldr	r1, [pc, #20]	@ (8009f08 <USBD_HID_ProductStrDescriptor+0x1c>)
 8009ef4:	4805      	ldr	r0, [pc, #20]	@ (8009f0c <USBD_HID_ProductStrDescriptor+0x20>)
 8009ef6:	f7ff ff80 	bl	8009dfa <USBD_GetString>
}
 8009efa:	4803      	ldr	r0, [pc, #12]	@ (8009f08 <USBD_HID_ProductStrDescriptor+0x1c>)
 8009efc:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8009efe:	4902      	ldr	r1, [pc, #8]	@ (8009f08 <USBD_HID_ProductStrDescriptor+0x1c>)
 8009f00:	4802      	ldr	r0, [pc, #8]	@ (8009f0c <USBD_HID_ProductStrDescriptor+0x20>)
 8009f02:	f7ff ff7a 	bl	8009dfa <USBD_GetString>
 8009f06:	e7f8      	b.n	8009efa <USBD_HID_ProductStrDescriptor+0xe>
 8009f08:	20000d00 	.word	0x20000d00
 8009f0c:	0800b5dc 	.word	0x0800b5dc

08009f10 <USBD_HID_ManufacturerStrDescriptor>:
{
 8009f10:	b510      	push	{r4, lr}
 8009f12:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009f14:	4c03      	ldr	r4, [pc, #12]	@ (8009f24 <USBD_HID_ManufacturerStrDescriptor+0x14>)
 8009f16:	4621      	mov	r1, r4
 8009f18:	4803      	ldr	r0, [pc, #12]	@ (8009f28 <USBD_HID_ManufacturerStrDescriptor+0x18>)
 8009f1a:	f7ff ff6e 	bl	8009dfa <USBD_GetString>
}
 8009f1e:	4620      	mov	r0, r4
 8009f20:	bd10      	pop	{r4, pc}
 8009f22:	bf00      	nop
 8009f24:	20000d00 	.word	0x20000d00
 8009f28:	0800b5f4 	.word	0x0800b5f4

08009f2c <USBD_HID_ConfigStrDescriptor>:
{
 8009f2c:	b508      	push	{r3, lr}
 8009f2e:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8009f30:	b928      	cbnz	r0, 8009f3e <USBD_HID_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8009f32:	4905      	ldr	r1, [pc, #20]	@ (8009f48 <USBD_HID_ConfigStrDescriptor+0x1c>)
 8009f34:	4805      	ldr	r0, [pc, #20]	@ (8009f4c <USBD_HID_ConfigStrDescriptor+0x20>)
 8009f36:	f7ff ff60 	bl	8009dfa <USBD_GetString>
}
 8009f3a:	4803      	ldr	r0, [pc, #12]	@ (8009f48 <USBD_HID_ConfigStrDescriptor+0x1c>)
 8009f3c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8009f3e:	4902      	ldr	r1, [pc, #8]	@ (8009f48 <USBD_HID_ConfigStrDescriptor+0x1c>)
 8009f40:	4802      	ldr	r0, [pc, #8]	@ (8009f4c <USBD_HID_ConfigStrDescriptor+0x20>)
 8009f42:	f7ff ff5a 	bl	8009dfa <USBD_GetString>
 8009f46:	e7f8      	b.n	8009f3a <USBD_HID_ConfigStrDescriptor+0xe>
 8009f48:	20000d00 	.word	0x20000d00
 8009f4c:	0800b608 	.word	0x0800b608

08009f50 <USBD_HID_InterfaceStrDescriptor>:
{
 8009f50:	b508      	push	{r3, lr}
 8009f52:	460a      	mov	r2, r1
  if(speed == 0)
 8009f54:	b928      	cbnz	r0, 8009f62 <USBD_HID_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8009f56:	4905      	ldr	r1, [pc, #20]	@ (8009f6c <USBD_HID_InterfaceStrDescriptor+0x1c>)
 8009f58:	4805      	ldr	r0, [pc, #20]	@ (8009f70 <USBD_HID_InterfaceStrDescriptor+0x20>)
 8009f5a:	f7ff ff4e 	bl	8009dfa <USBD_GetString>
}
 8009f5e:	4803      	ldr	r0, [pc, #12]	@ (8009f6c <USBD_HID_InterfaceStrDescriptor+0x1c>)
 8009f60:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8009f62:	4902      	ldr	r1, [pc, #8]	@ (8009f6c <USBD_HID_InterfaceStrDescriptor+0x1c>)
 8009f64:	4802      	ldr	r0, [pc, #8]	@ (8009f70 <USBD_HID_InterfaceStrDescriptor+0x20>)
 8009f66:	f7ff ff48 	bl	8009dfa <USBD_GetString>
 8009f6a:	e7f8      	b.n	8009f5e <USBD_HID_InterfaceStrDescriptor+0xe>
 8009f6c:	20000d00 	.word	0x20000d00
 8009f70:	0800b614 	.word	0x0800b614

08009f74 <USBD_HID_DataIn>:
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 8009f74:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8009f78:	33b0      	adds	r3, #176	@ 0xb0
 8009f7a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8009f7e:	2000      	movs	r0, #0
 8009f80:	7318      	strb	r0, [r3, #12]

  return (uint8_t)USBD_OK;
}
 8009f82:	4770      	bx	lr

08009f84 <USBD_HID_GetDeviceQualifierDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8009f84:	230a      	movs	r3, #10
 8009f86:	8003      	strh	r3, [r0, #0]

  return USBD_HID_DeviceQualifierDesc;
}
 8009f88:	4800      	ldr	r0, [pc, #0]	@ (8009f8c <USBD_HID_GetDeviceQualifierDesc+0x8>)
 8009f8a:	4770      	bx	lr
 8009f8c:	200000f8 	.word	0x200000f8

08009f90 <USBD_HID_GetOtherSpeedCfgDesc>:
{
 8009f90:	b510      	push	{r4, lr}
 8009f92:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009f94:	2181      	movs	r1, #129	@ 0x81
 8009f96:	4805      	ldr	r0, [pc, #20]	@ (8009fac <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
 8009f98:	f7ff fb8a 	bl	80096b0 <USBD_GetEpDesc>
  if (pEpDesc != NULL)
 8009f9c:	b108      	cbz	r0, 8009fa2 <USBD_HID_GetOtherSpeedCfgDesc+0x12>
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8009f9e:	220a      	movs	r2, #10
 8009fa0:	7182      	strb	r2, [r0, #6]
  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8009fa2:	2322      	movs	r3, #34	@ 0x22
 8009fa4:	8023      	strh	r3, [r4, #0]
}
 8009fa6:	4801      	ldr	r0, [pc, #4]	@ (8009fac <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
 8009fa8:	bd10      	pop	{r4, pc}
 8009faa:	bf00      	nop
 8009fac:	20000110 	.word	0x20000110

08009fb0 <USBD_HID_GetFSCfgDesc>:
{
 8009fb0:	b510      	push	{r4, lr}
 8009fb2:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009fb4:	2181      	movs	r1, #129	@ 0x81
 8009fb6:	4805      	ldr	r0, [pc, #20]	@ (8009fcc <USBD_HID_GetFSCfgDesc+0x1c>)
 8009fb8:	f7ff fb7a 	bl	80096b0 <USBD_GetEpDesc>
  if (pEpDesc != NULL)
 8009fbc:	b108      	cbz	r0, 8009fc2 <USBD_HID_GetFSCfgDesc+0x12>
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8009fbe:	220a      	movs	r2, #10
 8009fc0:	7182      	strb	r2, [r0, #6]
  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8009fc2:	2322      	movs	r3, #34	@ 0x22
 8009fc4:	8023      	strh	r3, [r4, #0]
}
 8009fc6:	4801      	ldr	r0, [pc, #4]	@ (8009fcc <USBD_HID_GetFSCfgDesc+0x1c>)
 8009fc8:	bd10      	pop	{r4, pc}
 8009fca:	bf00      	nop
 8009fcc:	20000110 	.word	0x20000110

08009fd0 <USBD_HID_GetHSCfgDesc>:
{
 8009fd0:	b510      	push	{r4, lr}
 8009fd2:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009fd4:	2181      	movs	r1, #129	@ 0x81
 8009fd6:	4805      	ldr	r0, [pc, #20]	@ (8009fec <USBD_HID_GetHSCfgDesc+0x1c>)
 8009fd8:	f7ff fb6a 	bl	80096b0 <USBD_GetEpDesc>
  if (pEpDesc != NULL)
 8009fdc:	b108      	cbz	r0, 8009fe2 <USBD_HID_GetHSCfgDesc+0x12>
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 8009fde:	2207      	movs	r2, #7
 8009fe0:	7182      	strb	r2, [r0, #6]
  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8009fe2:	2322      	movs	r3, #34	@ 0x22
 8009fe4:	8023      	strh	r3, [r4, #0]
}
 8009fe6:	4801      	ldr	r0, [pc, #4]	@ (8009fec <USBD_HID_GetHSCfgDesc+0x1c>)
 8009fe8:	bd10      	pop	{r4, pc}
 8009fea:	bf00      	nop
 8009fec:	20000110 	.word	0x20000110

08009ff0 <USBD_HID_Setup>:
{
 8009ff0:	b530      	push	{r4, r5, lr}
 8009ff2:	b083      	sub	sp, #12
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009ff4:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8009ff8:	33b0      	adds	r3, #176	@ 0xb0
 8009ffa:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  uint16_t status_info = 0U;
 8009ffe:	2200      	movs	r2, #0
 800a000:	f8ad 2006 	strh.w	r2, [sp, #6]
  if (hhid == NULL)
 800a004:	2b00      	cmp	r3, #0
 800a006:	f000 8082 	beq.w	800a10e <USBD_HID_Setup+0x11e>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a00a:	780c      	ldrb	r4, [r1, #0]
 800a00c:	f014 0460 	ands.w	r4, r4, #96	@ 0x60
 800a010:	d025      	beq.n	800a05e <USBD_HID_Setup+0x6e>
 800a012:	2c20      	cmp	r4, #32
 800a014:	d175      	bne.n	800a102 <USBD_HID_Setup+0x112>
      switch (req->bRequest)
 800a016:	784a      	ldrb	r2, [r1, #1]
 800a018:	3a02      	subs	r2, #2
 800a01a:	2a09      	cmp	r2, #9
 800a01c:	d81b      	bhi.n	800a056 <USBD_HID_Setup+0x66>
 800a01e:	e8df f002 	tbb	[pc, r2]
 800a022:	0914      	.short	0x0914
 800a024:	1a1a1a1a 	.word	0x1a1a1a1a
 800a028:	050f1a1a 	.word	0x050f1a1a
          hhid->Protocol = (uint8_t)(req->wValue);
 800a02c:	788a      	ldrb	r2, [r1, #2]
 800a02e:	601a      	str	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a030:	2400      	movs	r4, #0
          break;
 800a032:	e069      	b.n	800a108 <USBD_HID_Setup+0x118>
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800a034:	2201      	movs	r2, #1
 800a036:	4619      	mov	r1, r3
 800a038:	f000 f8b0 	bl	800a19c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a03c:	2400      	movs	r4, #0
          break;
 800a03e:	e063      	b.n	800a108 <USBD_HID_Setup+0x118>
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800a040:	884a      	ldrh	r2, [r1, #2]
 800a042:	0a12      	lsrs	r2, r2, #8
 800a044:	605a      	str	r2, [r3, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a046:	2400      	movs	r4, #0
          break;
 800a048:	e05e      	b.n	800a108 <USBD_HID_Setup+0x118>
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 800a04a:	2201      	movs	r2, #1
 800a04c:	1d19      	adds	r1, r3, #4
 800a04e:	f000 f8a5 	bl	800a19c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a052:	2400      	movs	r4, #0
          break;
 800a054:	e058      	b.n	800a108 <USBD_HID_Setup+0x118>
          USBD_CtlError(pdev, req);
 800a056:	f7ff fb68 	bl	800972a <USBD_CtlError>
          ret = USBD_FAIL;
 800a05a:	2403      	movs	r4, #3
          break;
 800a05c:	e054      	b.n	800a108 <USBD_HID_Setup+0x118>
      switch (req->bRequest)
 800a05e:	784d      	ldrb	r5, [r1, #1]
 800a060:	2d0b      	cmp	r5, #11
 800a062:	d84a      	bhi.n	800a0fa <USBD_HID_Setup+0x10a>
 800a064:	e8df f005 	tbb	[pc, r5]
 800a068:	49495006 	.word	0x49495006
 800a06c:	49164949 	.word	0x49164949
 800a070:	3d2e4949 	.word	0x3d2e4949
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a074:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a078:	b2db      	uxtb	r3, r3
 800a07a:	2b03      	cmp	r3, #3
 800a07c:	d003      	beq.n	800a086 <USBD_HID_Setup+0x96>
            USBD_CtlError(pdev, req);
 800a07e:	f7ff fb54 	bl	800972a <USBD_CtlError>
            ret = USBD_FAIL;
 800a082:	2403      	movs	r4, #3
 800a084:	e040      	b.n	800a108 <USBD_HID_Setup+0x118>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a086:	2202      	movs	r2, #2
 800a088:	f10d 0106 	add.w	r1, sp, #6
 800a08c:	f000 f886 	bl	800a19c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a090:	462c      	mov	r4, r5
 800a092:	e039      	b.n	800a108 <USBD_HID_Setup+0x118>
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 800a094:	884b      	ldrh	r3, [r1, #2]
 800a096:	0a1b      	lsrs	r3, r3, #8
 800a098:	2b22      	cmp	r3, #34	@ 0x22
 800a09a:	d009      	beq.n	800a0b0 <USBD_HID_Setup+0xc0>
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 800a09c:	2b21      	cmp	r3, #33	@ 0x21
 800a09e:	d10d      	bne.n	800a0bc <USBD_HID_Setup+0xcc>
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 800a0a0:	88ca      	ldrh	r2, [r1, #6]
 800a0a2:	2a09      	cmp	r2, #9
 800a0a4:	bf28      	it	cs
 800a0a6:	2209      	movcs	r2, #9
            pbuf = USBD_HID_Desc;
 800a0a8:	491a      	ldr	r1, [pc, #104]	@ (800a114 <USBD_HID_Setup+0x124>)
          (void)USBD_CtlSendData(pdev, pbuf, len);
 800a0aa:	f000 f877 	bl	800a19c <USBD_CtlSendData>
          break;
 800a0ae:	e02b      	b.n	800a108 <USBD_HID_Setup+0x118>
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800a0b0:	88ca      	ldrh	r2, [r1, #6]
 800a0b2:	2a4a      	cmp	r2, #74	@ 0x4a
 800a0b4:	bf28      	it	cs
 800a0b6:	224a      	movcs	r2, #74	@ 0x4a
            pbuf = HID_MOUSE_ReportDesc;
 800a0b8:	4917      	ldr	r1, [pc, #92]	@ (800a118 <USBD_HID_Setup+0x128>)
 800a0ba:	e7f6      	b.n	800a0aa <USBD_HID_Setup+0xba>
            USBD_CtlError(pdev, req);
 800a0bc:	f7ff fb35 	bl	800972a <USBD_CtlError>
            ret = USBD_FAIL;
 800a0c0:	2403      	movs	r4, #3
            break;
 800a0c2:	e021      	b.n	800a108 <USBD_HID_Setup+0x118>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0c4:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800a0c8:	b2d2      	uxtb	r2, r2
 800a0ca:	2a03      	cmp	r2, #3
 800a0cc:	d003      	beq.n	800a0d6 <USBD_HID_Setup+0xe6>
            USBD_CtlError(pdev, req);
 800a0ce:	f7ff fb2c 	bl	800972a <USBD_CtlError>
            ret = USBD_FAIL;
 800a0d2:	2403      	movs	r4, #3
 800a0d4:	e018      	b.n	800a108 <USBD_HID_Setup+0x118>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	f103 0108 	add.w	r1, r3, #8
 800a0dc:	f000 f85e 	bl	800a19c <USBD_CtlSendData>
 800a0e0:	e012      	b.n	800a108 <USBD_HID_Setup+0x118>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0e2:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800a0e6:	b2d2      	uxtb	r2, r2
 800a0e8:	2a03      	cmp	r2, #3
 800a0ea:	d102      	bne.n	800a0f2 <USBD_HID_Setup+0x102>
            hhid->AltSetting = (uint8_t)(req->wValue);
 800a0ec:	788a      	ldrb	r2, [r1, #2]
 800a0ee:	609a      	str	r2, [r3, #8]
 800a0f0:	e00a      	b.n	800a108 <USBD_HID_Setup+0x118>
            USBD_CtlError(pdev, req);
 800a0f2:	f7ff fb1a 	bl	800972a <USBD_CtlError>
            ret = USBD_FAIL;
 800a0f6:	2403      	movs	r4, #3
 800a0f8:	e006      	b.n	800a108 <USBD_HID_Setup+0x118>
          USBD_CtlError(pdev, req);
 800a0fa:	f7ff fb16 	bl	800972a <USBD_CtlError>
          ret = USBD_FAIL;
 800a0fe:	2403      	movs	r4, #3
          break;
 800a100:	e002      	b.n	800a108 <USBD_HID_Setup+0x118>
      USBD_CtlError(pdev, req);
 800a102:	f7ff fb12 	bl	800972a <USBD_CtlError>
      ret = USBD_FAIL;
 800a106:	2403      	movs	r4, #3
}
 800a108:	4620      	mov	r0, r4
 800a10a:	b003      	add	sp, #12
 800a10c:	bd30      	pop	{r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800a10e:	2403      	movs	r4, #3
 800a110:	e7fa      	b.n	800a108 <USBD_HID_Setup+0x118>
 800a112:	bf00      	nop
 800a114:	20000104 	.word	0x20000104
 800a118:	200000ac 	.word	0x200000ac

0800a11c <USBD_HID_DeInit>:
{
 800a11c:	b510      	push	{r4, lr}
 800a11e:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 800a120:	2181      	movs	r1, #129	@ 0x81
 800a122:	f7ff f8a4 	bl	800926e <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 800a126:	2300      	movs	r3, #0
 800a128:	8723      	strh	r3, [r4, #56]	@ 0x38
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 800a12a:	8763      	strh	r3, [r4, #58]	@ 0x3a
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a12c:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800a130:	33b0      	adds	r3, #176	@ 0xb0
 800a132:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 800a136:	b138      	cbz	r0, 800a148 <USBD_HID_DeInit+0x2c>
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a138:	f7ff f906 	bl	8009348 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a13c:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800a140:	33b0      	adds	r3, #176	@ 0xb0
 800a142:	2200      	movs	r2, #0
 800a144:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
}
 800a148:	2000      	movs	r0, #0
 800a14a:	bd10      	pop	{r4, pc}

0800a14c <USBD_HID_Init>:
{
 800a14c:	b538      	push	{r3, r4, r5, lr}
 800a14e:	4604      	mov	r4, r0
  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 800a150:	2010      	movs	r0, #16
 800a152:	f7ff f8f5 	bl	8009340 <USBD_static_malloc>
  if (hhid == NULL)
 800a156:	b1b0      	cbz	r0, 800a186 <USBD_HID_Init+0x3a>
 800a158:	4605      	mov	r5, r0
  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 800a15a:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800a15e:	33b0      	adds	r3, #176	@ 0xb0
 800a160:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a164:	f8c4 02bc 	str.w	r0, [r4, #700]	@ 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a168:	7c23      	ldrb	r3, [r4, #16]
 800a16a:	b9a3      	cbnz	r3, 800a196 <USBD_HID_Init+0x4a>
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 800a16c:	2307      	movs	r3, #7
 800a16e:	8763      	strh	r3, [r4, #58]	@ 0x3a
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 800a170:	2304      	movs	r3, #4
 800a172:	2203      	movs	r2, #3
 800a174:	2181      	movs	r1, #129	@ 0x81
 800a176:	4620      	mov	r0, r4
 800a178:	f7ff f86e 	bl	8009258 <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 800a17c:	2301      	movs	r3, #1
 800a17e:	8723      	strh	r3, [r4, #56]	@ 0x38
  hhid->state = USBD_HID_IDLE;
 800a180:	2000      	movs	r0, #0
 800a182:	7328      	strb	r0, [r5, #12]
}
 800a184:	bd38      	pop	{r3, r4, r5, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a186:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800a18a:	33b0      	adds	r3, #176	@ 0xb0
 800a18c:	2200      	movs	r2, #0
 800a18e:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a192:	2002      	movs	r0, #2
 800a194:	e7f6      	b.n	800a184 <USBD_HID_Init+0x38>
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 800a196:	230a      	movs	r3, #10
 800a198:	8763      	strh	r3, [r4, #58]	@ 0x3a
 800a19a:	e7e9      	b.n	800a170 <USBD_HID_Init+0x24>

0800a19c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a19c:	b508      	push	{r3, lr}
 800a19e:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a1a0:	2202      	movs	r2, #2
 800a1a2:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a1a6:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a1a8:	61c3      	str	r3, [r0, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a1aa:	460a      	mov	r2, r1
 800a1ac:	2100      	movs	r1, #0
 800a1ae:	f7ff f894 	bl	80092da <USBD_LL_Transmit>

  return USBD_OK;
}
 800a1b2:	2000      	movs	r0, #0
 800a1b4:	bd08      	pop	{r3, pc}

0800a1b6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a1b6:	b508      	push	{r3, lr}
 800a1b8:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a1ba:	460a      	mov	r2, r1
 800a1bc:	2100      	movs	r1, #0
 800a1be:	f7ff f88c 	bl	80092da <USBD_LL_Transmit>

  return USBD_OK;
}
 800a1c2:	2000      	movs	r0, #0
 800a1c4:	bd08      	pop	{r3, pc}

0800a1c6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a1c6:	b508      	push	{r3, lr}
 800a1c8:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a1ca:	460a      	mov	r2, r1
 800a1cc:	2100      	movs	r1, #0
 800a1ce:	f7ff f88c 	bl	80092ea <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800a1d2:	2000      	movs	r0, #0
 800a1d4:	bd08      	pop	{r3, pc}

0800a1d6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a1d6:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a1d8:	2204      	movs	r2, #4
 800a1da:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a1de:	2300      	movs	r3, #0
 800a1e0:	461a      	mov	r2, r3
 800a1e2:	4619      	mov	r1, r3
 800a1e4:	f7ff f879 	bl	80092da <USBD_LL_Transmit>

  return USBD_OK;
}
 800a1e8:	2000      	movs	r0, #0
 800a1ea:	bd08      	pop	{r3, pc}

0800a1ec <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a1ec:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a1ee:	2205      	movs	r2, #5
 800a1f0:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	461a      	mov	r2, r3
 800a1f8:	4619      	mov	r1, r3
 800a1fa:	f7ff f876 	bl	80092ea <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800a1fe:	2000      	movs	r0, #0
 800a200:	bd08      	pop	{r3, pc}

0800a202 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 800a202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a206:	3304      	adds	r3, #4

0800a208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a20a:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800a20c:	d3f9      	bcc.n	800a202 <CopyDataInit>
  bx lr
 800a20e:	4770      	bx	lr

0800a210 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800a210:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 800a212:	3004      	adds	r0, #4

0800a214 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800a214:	4288      	cmp	r0, r1
  bcc FillZerobss
 800a216:	d3fb      	bcc.n	800a210 <FillZerobss>
  bx lr
 800a218:	4770      	bx	lr
	...

0800a21c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800a21c:	480c      	ldr	r0, [pc, #48]	@ (800a250 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800a21e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800a220:	f7fe fd9a 	bl	8008d58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 800a224:	480b      	ldr	r0, [pc, #44]	@ (800a254 <LoopForever+0x6>)
 800a226:	490c      	ldr	r1, [pc, #48]	@ (800a258 <LoopForever+0xa>)
 800a228:	4a0c      	ldr	r2, [pc, #48]	@ (800a25c <LoopForever+0xe>)
 800a22a:	2300      	movs	r3, #0
 800a22c:	f7ff ffec 	bl	800a208 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800a230:	480b      	ldr	r0, [pc, #44]	@ (800a260 <LoopForever+0x12>)
 800a232:	490c      	ldr	r1, [pc, #48]	@ (800a264 <LoopForever+0x16>)
 800a234:	4a0c      	ldr	r2, [pc, #48]	@ (800a268 <LoopForever+0x1a>)
 800a236:	2300      	movs	r3, #0
 800a238:	f7ff ffe6 	bl	800a208 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 800a23c:	480b      	ldr	r0, [pc, #44]	@ (800a26c <LoopForever+0x1e>)
 800a23e:	490c      	ldr	r1, [pc, #48]	@ (800a270 <LoopForever+0x22>)
 800a240:	2300      	movs	r3, #0
 800a242:	f7ff ffe7 	bl	800a214 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800a246:	f000 fa49 	bl	800a6dc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800a24a:	f7f8 fed5 	bl	8002ff8 <main>

0800a24e <LoopForever>:

LoopForever:
  b LoopForever
 800a24e:	e7fe      	b.n	800a24e <LoopForever>
  ldr   r0, =_estack
 800a250:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 800a254:	20000008 	.word	0x20000008
 800a258:	200001c8 	.word	0x200001c8
 800a25c:	0800b888 	.word	0x0800b888
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800a260:	200301e4 	.word	0x200301e4
 800a264:	20030a67 	.word	0x20030a67
 800a268:	0800ba94 	.word	0x0800ba94
  INIT_BSS _sbss, _ebss
 800a26c:	20000214 	.word	0x20000214
 800a270:	2000104c 	.word	0x2000104c

0800a274 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800a274:	e7fe      	b.n	800a274 <ADC1_IRQHandler>
	...

0800a278 <sbrk_aligned>:
 800a278:	b570      	push	{r4, r5, r6, lr}
 800a27a:	4e0f      	ldr	r6, [pc, #60]	@ (800a2b8 <sbrk_aligned+0x40>)
 800a27c:	460c      	mov	r4, r1
 800a27e:	6831      	ldr	r1, [r6, #0]
 800a280:	4605      	mov	r5, r0
 800a282:	b911      	cbnz	r1, 800a28a <sbrk_aligned+0x12>
 800a284:	f000 fa02 	bl	800a68c <_sbrk_r>
 800a288:	6030      	str	r0, [r6, #0]
 800a28a:	4621      	mov	r1, r4
 800a28c:	4628      	mov	r0, r5
 800a28e:	f000 f9fd 	bl	800a68c <_sbrk_r>
 800a292:	1c43      	adds	r3, r0, #1
 800a294:	d103      	bne.n	800a29e <sbrk_aligned+0x26>
 800a296:	f04f 34ff 	mov.w	r4, #4294967295
 800a29a:	4620      	mov	r0, r4
 800a29c:	bd70      	pop	{r4, r5, r6, pc}
 800a29e:	1cc4      	adds	r4, r0, #3
 800a2a0:	f024 0403 	bic.w	r4, r4, #3
 800a2a4:	42a0      	cmp	r0, r4
 800a2a6:	d0f8      	beq.n	800a29a <sbrk_aligned+0x22>
 800a2a8:	1a21      	subs	r1, r4, r0
 800a2aa:	4628      	mov	r0, r5
 800a2ac:	f000 f9ee 	bl	800a68c <_sbrk_r>
 800a2b0:	3001      	adds	r0, #1
 800a2b2:	d1f2      	bne.n	800a29a <sbrk_aligned+0x22>
 800a2b4:	e7ef      	b.n	800a296 <sbrk_aligned+0x1e>
 800a2b6:	bf00      	nop
 800a2b8:	20000f00 	.word	0x20000f00

0800a2bc <_malloc_r>:
 800a2bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2c0:	1ccd      	adds	r5, r1, #3
 800a2c2:	f025 0503 	bic.w	r5, r5, #3
 800a2c6:	3508      	adds	r5, #8
 800a2c8:	2d0c      	cmp	r5, #12
 800a2ca:	bf38      	it	cc
 800a2cc:	250c      	movcc	r5, #12
 800a2ce:	2d00      	cmp	r5, #0
 800a2d0:	4606      	mov	r6, r0
 800a2d2:	db01      	blt.n	800a2d8 <_malloc_r+0x1c>
 800a2d4:	42a9      	cmp	r1, r5
 800a2d6:	d904      	bls.n	800a2e2 <_malloc_r+0x26>
 800a2d8:	230c      	movs	r3, #12
 800a2da:	6033      	str	r3, [r6, #0]
 800a2dc:	2000      	movs	r0, #0
 800a2de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a3b8 <_malloc_r+0xfc>
 800a2e6:	f000 f869 	bl	800a3bc <__malloc_lock>
 800a2ea:	f8d8 3000 	ldr.w	r3, [r8]
 800a2ee:	461c      	mov	r4, r3
 800a2f0:	bb44      	cbnz	r4, 800a344 <_malloc_r+0x88>
 800a2f2:	4629      	mov	r1, r5
 800a2f4:	4630      	mov	r0, r6
 800a2f6:	f7ff ffbf 	bl	800a278 <sbrk_aligned>
 800a2fa:	1c43      	adds	r3, r0, #1
 800a2fc:	4604      	mov	r4, r0
 800a2fe:	d158      	bne.n	800a3b2 <_malloc_r+0xf6>
 800a300:	f8d8 4000 	ldr.w	r4, [r8]
 800a304:	4627      	mov	r7, r4
 800a306:	2f00      	cmp	r7, #0
 800a308:	d143      	bne.n	800a392 <_malloc_r+0xd6>
 800a30a:	2c00      	cmp	r4, #0
 800a30c:	d04b      	beq.n	800a3a6 <_malloc_r+0xea>
 800a30e:	6823      	ldr	r3, [r4, #0]
 800a310:	4639      	mov	r1, r7
 800a312:	4630      	mov	r0, r6
 800a314:	eb04 0903 	add.w	r9, r4, r3
 800a318:	f000 f9b8 	bl	800a68c <_sbrk_r>
 800a31c:	4581      	cmp	r9, r0
 800a31e:	d142      	bne.n	800a3a6 <_malloc_r+0xea>
 800a320:	6821      	ldr	r1, [r4, #0]
 800a322:	1a6d      	subs	r5, r5, r1
 800a324:	4629      	mov	r1, r5
 800a326:	4630      	mov	r0, r6
 800a328:	f7ff ffa6 	bl	800a278 <sbrk_aligned>
 800a32c:	3001      	adds	r0, #1
 800a32e:	d03a      	beq.n	800a3a6 <_malloc_r+0xea>
 800a330:	6823      	ldr	r3, [r4, #0]
 800a332:	442b      	add	r3, r5
 800a334:	6023      	str	r3, [r4, #0]
 800a336:	f8d8 3000 	ldr.w	r3, [r8]
 800a33a:	685a      	ldr	r2, [r3, #4]
 800a33c:	bb62      	cbnz	r2, 800a398 <_malloc_r+0xdc>
 800a33e:	f8c8 7000 	str.w	r7, [r8]
 800a342:	e00f      	b.n	800a364 <_malloc_r+0xa8>
 800a344:	6822      	ldr	r2, [r4, #0]
 800a346:	1b52      	subs	r2, r2, r5
 800a348:	d420      	bmi.n	800a38c <_malloc_r+0xd0>
 800a34a:	2a0b      	cmp	r2, #11
 800a34c:	d917      	bls.n	800a37e <_malloc_r+0xc2>
 800a34e:	1961      	adds	r1, r4, r5
 800a350:	42a3      	cmp	r3, r4
 800a352:	6025      	str	r5, [r4, #0]
 800a354:	bf18      	it	ne
 800a356:	6059      	strne	r1, [r3, #4]
 800a358:	6863      	ldr	r3, [r4, #4]
 800a35a:	bf08      	it	eq
 800a35c:	f8c8 1000 	streq.w	r1, [r8]
 800a360:	5162      	str	r2, [r4, r5]
 800a362:	604b      	str	r3, [r1, #4]
 800a364:	4630      	mov	r0, r6
 800a366:	f000 f82f 	bl	800a3c8 <__malloc_unlock>
 800a36a:	f104 000b 	add.w	r0, r4, #11
 800a36e:	1d23      	adds	r3, r4, #4
 800a370:	f020 0007 	bic.w	r0, r0, #7
 800a374:	1ac2      	subs	r2, r0, r3
 800a376:	bf1c      	itt	ne
 800a378:	1a1b      	subne	r3, r3, r0
 800a37a:	50a3      	strne	r3, [r4, r2]
 800a37c:	e7af      	b.n	800a2de <_malloc_r+0x22>
 800a37e:	6862      	ldr	r2, [r4, #4]
 800a380:	42a3      	cmp	r3, r4
 800a382:	bf0c      	ite	eq
 800a384:	f8c8 2000 	streq.w	r2, [r8]
 800a388:	605a      	strne	r2, [r3, #4]
 800a38a:	e7eb      	b.n	800a364 <_malloc_r+0xa8>
 800a38c:	4623      	mov	r3, r4
 800a38e:	6864      	ldr	r4, [r4, #4]
 800a390:	e7ae      	b.n	800a2f0 <_malloc_r+0x34>
 800a392:	463c      	mov	r4, r7
 800a394:	687f      	ldr	r7, [r7, #4]
 800a396:	e7b6      	b.n	800a306 <_malloc_r+0x4a>
 800a398:	461a      	mov	r2, r3
 800a39a:	685b      	ldr	r3, [r3, #4]
 800a39c:	42a3      	cmp	r3, r4
 800a39e:	d1fb      	bne.n	800a398 <_malloc_r+0xdc>
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	6053      	str	r3, [r2, #4]
 800a3a4:	e7de      	b.n	800a364 <_malloc_r+0xa8>
 800a3a6:	230c      	movs	r3, #12
 800a3a8:	6033      	str	r3, [r6, #0]
 800a3aa:	4630      	mov	r0, r6
 800a3ac:	f000 f80c 	bl	800a3c8 <__malloc_unlock>
 800a3b0:	e794      	b.n	800a2dc <_malloc_r+0x20>
 800a3b2:	6005      	str	r5, [r0, #0]
 800a3b4:	e7d6      	b.n	800a364 <_malloc_r+0xa8>
 800a3b6:	bf00      	nop
 800a3b8:	20000f04 	.word	0x20000f04

0800a3bc <__malloc_lock>:
 800a3bc:	4801      	ldr	r0, [pc, #4]	@ (800a3c4 <__malloc_lock+0x8>)
 800a3be:	f000 b9b2 	b.w	800a726 <__retarget_lock_acquire_recursive>
 800a3c2:	bf00      	nop
 800a3c4:	20001048 	.word	0x20001048

0800a3c8 <__malloc_unlock>:
 800a3c8:	4801      	ldr	r0, [pc, #4]	@ (800a3d0 <__malloc_unlock+0x8>)
 800a3ca:	f000 b9ad 	b.w	800a728 <__retarget_lock_release_recursive>
 800a3ce:	bf00      	nop
 800a3d0:	20001048 	.word	0x20001048

0800a3d4 <std>:
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	b510      	push	{r4, lr}
 800a3d8:	4604      	mov	r4, r0
 800a3da:	e9c0 3300 	strd	r3, r3, [r0]
 800a3de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a3e2:	6083      	str	r3, [r0, #8]
 800a3e4:	8181      	strh	r1, [r0, #12]
 800a3e6:	6643      	str	r3, [r0, #100]	@ 0x64
 800a3e8:	81c2      	strh	r2, [r0, #14]
 800a3ea:	6183      	str	r3, [r0, #24]
 800a3ec:	4619      	mov	r1, r3
 800a3ee:	2208      	movs	r2, #8
 800a3f0:	305c      	adds	r0, #92	@ 0x5c
 800a3f2:	f000 f90e 	bl	800a612 <memset>
 800a3f6:	4b0d      	ldr	r3, [pc, #52]	@ (800a42c <std+0x58>)
 800a3f8:	6263      	str	r3, [r4, #36]	@ 0x24
 800a3fa:	4b0d      	ldr	r3, [pc, #52]	@ (800a430 <std+0x5c>)
 800a3fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a3fe:	4b0d      	ldr	r3, [pc, #52]	@ (800a434 <std+0x60>)
 800a400:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a402:	4b0d      	ldr	r3, [pc, #52]	@ (800a438 <std+0x64>)
 800a404:	6323      	str	r3, [r4, #48]	@ 0x30
 800a406:	4b0d      	ldr	r3, [pc, #52]	@ (800a43c <std+0x68>)
 800a408:	6224      	str	r4, [r4, #32]
 800a40a:	429c      	cmp	r4, r3
 800a40c:	d006      	beq.n	800a41c <std+0x48>
 800a40e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a412:	4294      	cmp	r4, r2
 800a414:	d002      	beq.n	800a41c <std+0x48>
 800a416:	33d0      	adds	r3, #208	@ 0xd0
 800a418:	429c      	cmp	r4, r3
 800a41a:	d105      	bne.n	800a428 <std+0x54>
 800a41c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a420:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a424:	f000 b97e 	b.w	800a724 <__retarget_lock_init_recursive>
 800a428:	bd10      	pop	{r4, pc}
 800a42a:	bf00      	nop
 800a42c:	0800a58d 	.word	0x0800a58d
 800a430:	0800a5af 	.word	0x0800a5af
 800a434:	0800a5e7 	.word	0x0800a5e7
 800a438:	0800a60b 	.word	0x0800a60b
 800a43c:	20000f08 	.word	0x20000f08

0800a440 <stdio_exit_handler>:
 800a440:	4a02      	ldr	r2, [pc, #8]	@ (800a44c <stdio_exit_handler+0xc>)
 800a442:	4903      	ldr	r1, [pc, #12]	@ (800a450 <stdio_exit_handler+0x10>)
 800a444:	4803      	ldr	r0, [pc, #12]	@ (800a454 <stdio_exit_handler+0x14>)
 800a446:	f000 b869 	b.w	800a51c <_fwalk_sglue>
 800a44a:	bf00      	nop
 800a44c:	2000016c 	.word	0x2000016c
 800a450:	0800ae81 	.word	0x0800ae81
 800a454:	2000017c 	.word	0x2000017c

0800a458 <cleanup_stdio>:
 800a458:	6841      	ldr	r1, [r0, #4]
 800a45a:	4b0c      	ldr	r3, [pc, #48]	@ (800a48c <cleanup_stdio+0x34>)
 800a45c:	4299      	cmp	r1, r3
 800a45e:	b510      	push	{r4, lr}
 800a460:	4604      	mov	r4, r0
 800a462:	d001      	beq.n	800a468 <cleanup_stdio+0x10>
 800a464:	f000 fd0c 	bl	800ae80 <_fflush_r>
 800a468:	68a1      	ldr	r1, [r4, #8]
 800a46a:	4b09      	ldr	r3, [pc, #36]	@ (800a490 <cleanup_stdio+0x38>)
 800a46c:	4299      	cmp	r1, r3
 800a46e:	d002      	beq.n	800a476 <cleanup_stdio+0x1e>
 800a470:	4620      	mov	r0, r4
 800a472:	f000 fd05 	bl	800ae80 <_fflush_r>
 800a476:	68e1      	ldr	r1, [r4, #12]
 800a478:	4b06      	ldr	r3, [pc, #24]	@ (800a494 <cleanup_stdio+0x3c>)
 800a47a:	4299      	cmp	r1, r3
 800a47c:	d004      	beq.n	800a488 <cleanup_stdio+0x30>
 800a47e:	4620      	mov	r0, r4
 800a480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a484:	f000 bcfc 	b.w	800ae80 <_fflush_r>
 800a488:	bd10      	pop	{r4, pc}
 800a48a:	bf00      	nop
 800a48c:	20000f08 	.word	0x20000f08
 800a490:	20000f70 	.word	0x20000f70
 800a494:	20000fd8 	.word	0x20000fd8

0800a498 <global_stdio_init.part.0>:
 800a498:	b510      	push	{r4, lr}
 800a49a:	4b0b      	ldr	r3, [pc, #44]	@ (800a4c8 <global_stdio_init.part.0+0x30>)
 800a49c:	4c0b      	ldr	r4, [pc, #44]	@ (800a4cc <global_stdio_init.part.0+0x34>)
 800a49e:	4a0c      	ldr	r2, [pc, #48]	@ (800a4d0 <global_stdio_init.part.0+0x38>)
 800a4a0:	601a      	str	r2, [r3, #0]
 800a4a2:	4620      	mov	r0, r4
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	2104      	movs	r1, #4
 800a4a8:	f7ff ff94 	bl	800a3d4 <std>
 800a4ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a4b0:	2201      	movs	r2, #1
 800a4b2:	2109      	movs	r1, #9
 800a4b4:	f7ff ff8e 	bl	800a3d4 <std>
 800a4b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a4bc:	2202      	movs	r2, #2
 800a4be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4c2:	2112      	movs	r1, #18
 800a4c4:	f7ff bf86 	b.w	800a3d4 <std>
 800a4c8:	20001040 	.word	0x20001040
 800a4cc:	20000f08 	.word	0x20000f08
 800a4d0:	0800a441 	.word	0x0800a441

0800a4d4 <__sfp_lock_acquire>:
 800a4d4:	4801      	ldr	r0, [pc, #4]	@ (800a4dc <__sfp_lock_acquire+0x8>)
 800a4d6:	f000 b926 	b.w	800a726 <__retarget_lock_acquire_recursive>
 800a4da:	bf00      	nop
 800a4dc:	20001049 	.word	0x20001049

0800a4e0 <__sfp_lock_release>:
 800a4e0:	4801      	ldr	r0, [pc, #4]	@ (800a4e8 <__sfp_lock_release+0x8>)
 800a4e2:	f000 b921 	b.w	800a728 <__retarget_lock_release_recursive>
 800a4e6:	bf00      	nop
 800a4e8:	20001049 	.word	0x20001049

0800a4ec <__sinit>:
 800a4ec:	b510      	push	{r4, lr}
 800a4ee:	4604      	mov	r4, r0
 800a4f0:	f7ff fff0 	bl	800a4d4 <__sfp_lock_acquire>
 800a4f4:	6a23      	ldr	r3, [r4, #32]
 800a4f6:	b11b      	cbz	r3, 800a500 <__sinit+0x14>
 800a4f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4fc:	f7ff bff0 	b.w	800a4e0 <__sfp_lock_release>
 800a500:	4b04      	ldr	r3, [pc, #16]	@ (800a514 <__sinit+0x28>)
 800a502:	6223      	str	r3, [r4, #32]
 800a504:	4b04      	ldr	r3, [pc, #16]	@ (800a518 <__sinit+0x2c>)
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d1f5      	bne.n	800a4f8 <__sinit+0xc>
 800a50c:	f7ff ffc4 	bl	800a498 <global_stdio_init.part.0>
 800a510:	e7f2      	b.n	800a4f8 <__sinit+0xc>
 800a512:	bf00      	nop
 800a514:	0800a459 	.word	0x0800a459
 800a518:	20001040 	.word	0x20001040

0800a51c <_fwalk_sglue>:
 800a51c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a520:	4607      	mov	r7, r0
 800a522:	4688      	mov	r8, r1
 800a524:	4614      	mov	r4, r2
 800a526:	2600      	movs	r6, #0
 800a528:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a52c:	f1b9 0901 	subs.w	r9, r9, #1
 800a530:	d505      	bpl.n	800a53e <_fwalk_sglue+0x22>
 800a532:	6824      	ldr	r4, [r4, #0]
 800a534:	2c00      	cmp	r4, #0
 800a536:	d1f7      	bne.n	800a528 <_fwalk_sglue+0xc>
 800a538:	4630      	mov	r0, r6
 800a53a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a53e:	89ab      	ldrh	r3, [r5, #12]
 800a540:	2b01      	cmp	r3, #1
 800a542:	d907      	bls.n	800a554 <_fwalk_sglue+0x38>
 800a544:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a548:	3301      	adds	r3, #1
 800a54a:	d003      	beq.n	800a554 <_fwalk_sglue+0x38>
 800a54c:	4629      	mov	r1, r5
 800a54e:	4638      	mov	r0, r7
 800a550:	47c0      	blx	r8
 800a552:	4306      	orrs	r6, r0
 800a554:	3568      	adds	r5, #104	@ 0x68
 800a556:	e7e9      	b.n	800a52c <_fwalk_sglue+0x10>

0800a558 <iprintf>:
 800a558:	b40f      	push	{r0, r1, r2, r3}
 800a55a:	b507      	push	{r0, r1, r2, lr}
 800a55c:	4906      	ldr	r1, [pc, #24]	@ (800a578 <iprintf+0x20>)
 800a55e:	ab04      	add	r3, sp, #16
 800a560:	6808      	ldr	r0, [r1, #0]
 800a562:	f853 2b04 	ldr.w	r2, [r3], #4
 800a566:	6881      	ldr	r1, [r0, #8]
 800a568:	9301      	str	r3, [sp, #4]
 800a56a:	f000 f961 	bl	800a830 <_vfiprintf_r>
 800a56e:	b003      	add	sp, #12
 800a570:	f85d eb04 	ldr.w	lr, [sp], #4
 800a574:	b004      	add	sp, #16
 800a576:	4770      	bx	lr
 800a578:	20000178 	.word	0x20000178

0800a57c <putchar>:
 800a57c:	4b02      	ldr	r3, [pc, #8]	@ (800a588 <putchar+0xc>)
 800a57e:	4601      	mov	r1, r0
 800a580:	6818      	ldr	r0, [r3, #0]
 800a582:	6882      	ldr	r2, [r0, #8]
 800a584:	f000 bca4 	b.w	800aed0 <_putc_r>
 800a588:	20000178 	.word	0x20000178

0800a58c <__sread>:
 800a58c:	b510      	push	{r4, lr}
 800a58e:	460c      	mov	r4, r1
 800a590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a594:	f000 f868 	bl	800a668 <_read_r>
 800a598:	2800      	cmp	r0, #0
 800a59a:	bfab      	itete	ge
 800a59c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a59e:	89a3      	ldrhlt	r3, [r4, #12]
 800a5a0:	181b      	addge	r3, r3, r0
 800a5a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a5a6:	bfac      	ite	ge
 800a5a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a5aa:	81a3      	strhlt	r3, [r4, #12]
 800a5ac:	bd10      	pop	{r4, pc}

0800a5ae <__swrite>:
 800a5ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5b2:	461f      	mov	r7, r3
 800a5b4:	898b      	ldrh	r3, [r1, #12]
 800a5b6:	05db      	lsls	r3, r3, #23
 800a5b8:	4605      	mov	r5, r0
 800a5ba:	460c      	mov	r4, r1
 800a5bc:	4616      	mov	r6, r2
 800a5be:	d505      	bpl.n	800a5cc <__swrite+0x1e>
 800a5c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5c4:	2302      	movs	r3, #2
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	f000 f83c 	bl	800a644 <_lseek_r>
 800a5cc:	89a3      	ldrh	r3, [r4, #12]
 800a5ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a5d6:	81a3      	strh	r3, [r4, #12]
 800a5d8:	4632      	mov	r2, r6
 800a5da:	463b      	mov	r3, r7
 800a5dc:	4628      	mov	r0, r5
 800a5de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5e2:	f000 b863 	b.w	800a6ac <_write_r>

0800a5e6 <__sseek>:
 800a5e6:	b510      	push	{r4, lr}
 800a5e8:	460c      	mov	r4, r1
 800a5ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5ee:	f000 f829 	bl	800a644 <_lseek_r>
 800a5f2:	1c43      	adds	r3, r0, #1
 800a5f4:	89a3      	ldrh	r3, [r4, #12]
 800a5f6:	bf15      	itete	ne
 800a5f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a5fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a5fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a602:	81a3      	strheq	r3, [r4, #12]
 800a604:	bf18      	it	ne
 800a606:	81a3      	strhne	r3, [r4, #12]
 800a608:	bd10      	pop	{r4, pc}

0800a60a <__sclose>:
 800a60a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a60e:	f000 b809 	b.w	800a624 <_close_r>

0800a612 <memset>:
 800a612:	4402      	add	r2, r0
 800a614:	4603      	mov	r3, r0
 800a616:	4293      	cmp	r3, r2
 800a618:	d100      	bne.n	800a61c <memset+0xa>
 800a61a:	4770      	bx	lr
 800a61c:	f803 1b01 	strb.w	r1, [r3], #1
 800a620:	e7f9      	b.n	800a616 <memset+0x4>
	...

0800a624 <_close_r>:
 800a624:	b538      	push	{r3, r4, r5, lr}
 800a626:	4d06      	ldr	r5, [pc, #24]	@ (800a640 <_close_r+0x1c>)
 800a628:	2300      	movs	r3, #0
 800a62a:	4604      	mov	r4, r0
 800a62c:	4608      	mov	r0, r1
 800a62e:	602b      	str	r3, [r5, #0]
 800a630:	f7fe fb62 	bl	8008cf8 <_close>
 800a634:	1c43      	adds	r3, r0, #1
 800a636:	d102      	bne.n	800a63e <_close_r+0x1a>
 800a638:	682b      	ldr	r3, [r5, #0]
 800a63a:	b103      	cbz	r3, 800a63e <_close_r+0x1a>
 800a63c:	6023      	str	r3, [r4, #0]
 800a63e:	bd38      	pop	{r3, r4, r5, pc}
 800a640:	20001044 	.word	0x20001044

0800a644 <_lseek_r>:
 800a644:	b538      	push	{r3, r4, r5, lr}
 800a646:	4d07      	ldr	r5, [pc, #28]	@ (800a664 <_lseek_r+0x20>)
 800a648:	4604      	mov	r4, r0
 800a64a:	4608      	mov	r0, r1
 800a64c:	4611      	mov	r1, r2
 800a64e:	2200      	movs	r2, #0
 800a650:	602a      	str	r2, [r5, #0]
 800a652:	461a      	mov	r2, r3
 800a654:	f7fe fb5a 	bl	8008d0c <_lseek>
 800a658:	1c43      	adds	r3, r0, #1
 800a65a:	d102      	bne.n	800a662 <_lseek_r+0x1e>
 800a65c:	682b      	ldr	r3, [r5, #0]
 800a65e:	b103      	cbz	r3, 800a662 <_lseek_r+0x1e>
 800a660:	6023      	str	r3, [r4, #0]
 800a662:	bd38      	pop	{r3, r4, r5, pc}
 800a664:	20001044 	.word	0x20001044

0800a668 <_read_r>:
 800a668:	b538      	push	{r3, r4, r5, lr}
 800a66a:	4d07      	ldr	r5, [pc, #28]	@ (800a688 <_read_r+0x20>)
 800a66c:	4604      	mov	r4, r0
 800a66e:	4608      	mov	r0, r1
 800a670:	4611      	mov	r1, r2
 800a672:	2200      	movs	r2, #0
 800a674:	602a      	str	r2, [r5, #0]
 800a676:	461a      	mov	r2, r3
 800a678:	f7fe fb20 	bl	8008cbc <_read>
 800a67c:	1c43      	adds	r3, r0, #1
 800a67e:	d102      	bne.n	800a686 <_read_r+0x1e>
 800a680:	682b      	ldr	r3, [r5, #0]
 800a682:	b103      	cbz	r3, 800a686 <_read_r+0x1e>
 800a684:	6023      	str	r3, [r4, #0]
 800a686:	bd38      	pop	{r3, r4, r5, pc}
 800a688:	20001044 	.word	0x20001044

0800a68c <_sbrk_r>:
 800a68c:	b538      	push	{r3, r4, r5, lr}
 800a68e:	4d06      	ldr	r5, [pc, #24]	@ (800a6a8 <_sbrk_r+0x1c>)
 800a690:	2300      	movs	r3, #0
 800a692:	4604      	mov	r4, r0
 800a694:	4608      	mov	r0, r1
 800a696:	602b      	str	r3, [r5, #0]
 800a698:	f7fe fb3a 	bl	8008d10 <_sbrk>
 800a69c:	1c43      	adds	r3, r0, #1
 800a69e:	d102      	bne.n	800a6a6 <_sbrk_r+0x1a>
 800a6a0:	682b      	ldr	r3, [r5, #0]
 800a6a2:	b103      	cbz	r3, 800a6a6 <_sbrk_r+0x1a>
 800a6a4:	6023      	str	r3, [r4, #0]
 800a6a6:	bd38      	pop	{r3, r4, r5, pc}
 800a6a8:	20001044 	.word	0x20001044

0800a6ac <_write_r>:
 800a6ac:	b538      	push	{r3, r4, r5, lr}
 800a6ae:	4d07      	ldr	r5, [pc, #28]	@ (800a6cc <_write_r+0x20>)
 800a6b0:	4604      	mov	r4, r0
 800a6b2:	4608      	mov	r0, r1
 800a6b4:	4611      	mov	r1, r2
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	602a      	str	r2, [r5, #0]
 800a6ba:	461a      	mov	r2, r3
 800a6bc:	f7fe fb0e 	bl	8008cdc <_write>
 800a6c0:	1c43      	adds	r3, r0, #1
 800a6c2:	d102      	bne.n	800a6ca <_write_r+0x1e>
 800a6c4:	682b      	ldr	r3, [r5, #0]
 800a6c6:	b103      	cbz	r3, 800a6ca <_write_r+0x1e>
 800a6c8:	6023      	str	r3, [r4, #0]
 800a6ca:	bd38      	pop	{r3, r4, r5, pc}
 800a6cc:	20001044 	.word	0x20001044

0800a6d0 <__errno>:
 800a6d0:	4b01      	ldr	r3, [pc, #4]	@ (800a6d8 <__errno+0x8>)
 800a6d2:	6818      	ldr	r0, [r3, #0]
 800a6d4:	4770      	bx	lr
 800a6d6:	bf00      	nop
 800a6d8:	20000178 	.word	0x20000178

0800a6dc <__libc_init_array>:
 800a6dc:	b570      	push	{r4, r5, r6, lr}
 800a6de:	4d0d      	ldr	r5, [pc, #52]	@ (800a714 <__libc_init_array+0x38>)
 800a6e0:	4c0d      	ldr	r4, [pc, #52]	@ (800a718 <__libc_init_array+0x3c>)
 800a6e2:	1b64      	subs	r4, r4, r5
 800a6e4:	10a4      	asrs	r4, r4, #2
 800a6e6:	2600      	movs	r6, #0
 800a6e8:	42a6      	cmp	r6, r4
 800a6ea:	d109      	bne.n	800a700 <__libc_init_array+0x24>
 800a6ec:	4d0b      	ldr	r5, [pc, #44]	@ (800a71c <__libc_init_array+0x40>)
 800a6ee:	4c0c      	ldr	r4, [pc, #48]	@ (800a720 <__libc_init_array+0x44>)
 800a6f0:	f000 fe98 	bl	800b424 <_init>
 800a6f4:	1b64      	subs	r4, r4, r5
 800a6f6:	10a4      	asrs	r4, r4, #2
 800a6f8:	2600      	movs	r6, #0
 800a6fa:	42a6      	cmp	r6, r4
 800a6fc:	d105      	bne.n	800a70a <__libc_init_array+0x2e>
 800a6fe:	bd70      	pop	{r4, r5, r6, pc}
 800a700:	f855 3b04 	ldr.w	r3, [r5], #4
 800a704:	4798      	blx	r3
 800a706:	3601      	adds	r6, #1
 800a708:	e7ee      	b.n	800a6e8 <__libc_init_array+0xc>
 800a70a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a70e:	4798      	blx	r3
 800a710:	3601      	adds	r6, #1
 800a712:	e7f2      	b.n	800a6fa <__libc_init_array+0x1e>
 800a714:	0800b880 	.word	0x0800b880
 800a718:	0800b880 	.word	0x0800b880
 800a71c:	0800b880 	.word	0x0800b880
 800a720:	0800b884 	.word	0x0800b884

0800a724 <__retarget_lock_init_recursive>:
 800a724:	4770      	bx	lr

0800a726 <__retarget_lock_acquire_recursive>:
 800a726:	4770      	bx	lr

0800a728 <__retarget_lock_release_recursive>:
 800a728:	4770      	bx	lr

0800a72a <memcpy>:
 800a72a:	440a      	add	r2, r1
 800a72c:	4291      	cmp	r1, r2
 800a72e:	f100 33ff 	add.w	r3, r0, #4294967295
 800a732:	d100      	bne.n	800a736 <memcpy+0xc>
 800a734:	4770      	bx	lr
 800a736:	b510      	push	{r4, lr}
 800a738:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a73c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a740:	4291      	cmp	r1, r2
 800a742:	d1f9      	bne.n	800a738 <memcpy+0xe>
 800a744:	bd10      	pop	{r4, pc}
	...

0800a748 <_free_r>:
 800a748:	b538      	push	{r3, r4, r5, lr}
 800a74a:	4605      	mov	r5, r0
 800a74c:	2900      	cmp	r1, #0
 800a74e:	d041      	beq.n	800a7d4 <_free_r+0x8c>
 800a750:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a754:	1f0c      	subs	r4, r1, #4
 800a756:	2b00      	cmp	r3, #0
 800a758:	bfb8      	it	lt
 800a75a:	18e4      	addlt	r4, r4, r3
 800a75c:	f7ff fe2e 	bl	800a3bc <__malloc_lock>
 800a760:	4a1d      	ldr	r2, [pc, #116]	@ (800a7d8 <_free_r+0x90>)
 800a762:	6813      	ldr	r3, [r2, #0]
 800a764:	b933      	cbnz	r3, 800a774 <_free_r+0x2c>
 800a766:	6063      	str	r3, [r4, #4]
 800a768:	6014      	str	r4, [r2, #0]
 800a76a:	4628      	mov	r0, r5
 800a76c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a770:	f7ff be2a 	b.w	800a3c8 <__malloc_unlock>
 800a774:	42a3      	cmp	r3, r4
 800a776:	d908      	bls.n	800a78a <_free_r+0x42>
 800a778:	6820      	ldr	r0, [r4, #0]
 800a77a:	1821      	adds	r1, r4, r0
 800a77c:	428b      	cmp	r3, r1
 800a77e:	bf01      	itttt	eq
 800a780:	6819      	ldreq	r1, [r3, #0]
 800a782:	685b      	ldreq	r3, [r3, #4]
 800a784:	1809      	addeq	r1, r1, r0
 800a786:	6021      	streq	r1, [r4, #0]
 800a788:	e7ed      	b.n	800a766 <_free_r+0x1e>
 800a78a:	461a      	mov	r2, r3
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	b10b      	cbz	r3, 800a794 <_free_r+0x4c>
 800a790:	42a3      	cmp	r3, r4
 800a792:	d9fa      	bls.n	800a78a <_free_r+0x42>
 800a794:	6811      	ldr	r1, [r2, #0]
 800a796:	1850      	adds	r0, r2, r1
 800a798:	42a0      	cmp	r0, r4
 800a79a:	d10b      	bne.n	800a7b4 <_free_r+0x6c>
 800a79c:	6820      	ldr	r0, [r4, #0]
 800a79e:	4401      	add	r1, r0
 800a7a0:	1850      	adds	r0, r2, r1
 800a7a2:	4283      	cmp	r3, r0
 800a7a4:	6011      	str	r1, [r2, #0]
 800a7a6:	d1e0      	bne.n	800a76a <_free_r+0x22>
 800a7a8:	6818      	ldr	r0, [r3, #0]
 800a7aa:	685b      	ldr	r3, [r3, #4]
 800a7ac:	6053      	str	r3, [r2, #4]
 800a7ae:	4408      	add	r0, r1
 800a7b0:	6010      	str	r0, [r2, #0]
 800a7b2:	e7da      	b.n	800a76a <_free_r+0x22>
 800a7b4:	d902      	bls.n	800a7bc <_free_r+0x74>
 800a7b6:	230c      	movs	r3, #12
 800a7b8:	602b      	str	r3, [r5, #0]
 800a7ba:	e7d6      	b.n	800a76a <_free_r+0x22>
 800a7bc:	6820      	ldr	r0, [r4, #0]
 800a7be:	1821      	adds	r1, r4, r0
 800a7c0:	428b      	cmp	r3, r1
 800a7c2:	bf04      	itt	eq
 800a7c4:	6819      	ldreq	r1, [r3, #0]
 800a7c6:	685b      	ldreq	r3, [r3, #4]
 800a7c8:	6063      	str	r3, [r4, #4]
 800a7ca:	bf04      	itt	eq
 800a7cc:	1809      	addeq	r1, r1, r0
 800a7ce:	6021      	streq	r1, [r4, #0]
 800a7d0:	6054      	str	r4, [r2, #4]
 800a7d2:	e7ca      	b.n	800a76a <_free_r+0x22>
 800a7d4:	bd38      	pop	{r3, r4, r5, pc}
 800a7d6:	bf00      	nop
 800a7d8:	20000f04 	.word	0x20000f04

0800a7dc <__sfputc_r>:
 800a7dc:	6893      	ldr	r3, [r2, #8]
 800a7de:	3b01      	subs	r3, #1
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	b410      	push	{r4}
 800a7e4:	6093      	str	r3, [r2, #8]
 800a7e6:	da08      	bge.n	800a7fa <__sfputc_r+0x1e>
 800a7e8:	6994      	ldr	r4, [r2, #24]
 800a7ea:	42a3      	cmp	r3, r4
 800a7ec:	db01      	blt.n	800a7f2 <__sfputc_r+0x16>
 800a7ee:	290a      	cmp	r1, #10
 800a7f0:	d103      	bne.n	800a7fa <__sfputc_r+0x1e>
 800a7f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7f6:	f000 bb9f 	b.w	800af38 <__swbuf_r>
 800a7fa:	6813      	ldr	r3, [r2, #0]
 800a7fc:	1c58      	adds	r0, r3, #1
 800a7fe:	6010      	str	r0, [r2, #0]
 800a800:	7019      	strb	r1, [r3, #0]
 800a802:	4608      	mov	r0, r1
 800a804:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a808:	4770      	bx	lr

0800a80a <__sfputs_r>:
 800a80a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a80c:	4606      	mov	r6, r0
 800a80e:	460f      	mov	r7, r1
 800a810:	4614      	mov	r4, r2
 800a812:	18d5      	adds	r5, r2, r3
 800a814:	42ac      	cmp	r4, r5
 800a816:	d101      	bne.n	800a81c <__sfputs_r+0x12>
 800a818:	2000      	movs	r0, #0
 800a81a:	e007      	b.n	800a82c <__sfputs_r+0x22>
 800a81c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a820:	463a      	mov	r2, r7
 800a822:	4630      	mov	r0, r6
 800a824:	f7ff ffda 	bl	800a7dc <__sfputc_r>
 800a828:	1c43      	adds	r3, r0, #1
 800a82a:	d1f3      	bne.n	800a814 <__sfputs_r+0xa>
 800a82c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a830 <_vfiprintf_r>:
 800a830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a834:	460d      	mov	r5, r1
 800a836:	b09d      	sub	sp, #116	@ 0x74
 800a838:	4614      	mov	r4, r2
 800a83a:	4698      	mov	r8, r3
 800a83c:	4606      	mov	r6, r0
 800a83e:	b118      	cbz	r0, 800a848 <_vfiprintf_r+0x18>
 800a840:	6a03      	ldr	r3, [r0, #32]
 800a842:	b90b      	cbnz	r3, 800a848 <_vfiprintf_r+0x18>
 800a844:	f7ff fe52 	bl	800a4ec <__sinit>
 800a848:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a84a:	07d9      	lsls	r1, r3, #31
 800a84c:	d405      	bmi.n	800a85a <_vfiprintf_r+0x2a>
 800a84e:	89ab      	ldrh	r3, [r5, #12]
 800a850:	059a      	lsls	r2, r3, #22
 800a852:	d402      	bmi.n	800a85a <_vfiprintf_r+0x2a>
 800a854:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a856:	f7ff ff66 	bl	800a726 <__retarget_lock_acquire_recursive>
 800a85a:	89ab      	ldrh	r3, [r5, #12]
 800a85c:	071b      	lsls	r3, r3, #28
 800a85e:	d501      	bpl.n	800a864 <_vfiprintf_r+0x34>
 800a860:	692b      	ldr	r3, [r5, #16]
 800a862:	b99b      	cbnz	r3, 800a88c <_vfiprintf_r+0x5c>
 800a864:	4629      	mov	r1, r5
 800a866:	4630      	mov	r0, r6
 800a868:	f000 fba4 	bl	800afb4 <__swsetup_r>
 800a86c:	b170      	cbz	r0, 800a88c <_vfiprintf_r+0x5c>
 800a86e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a870:	07dc      	lsls	r4, r3, #31
 800a872:	d504      	bpl.n	800a87e <_vfiprintf_r+0x4e>
 800a874:	f04f 30ff 	mov.w	r0, #4294967295
 800a878:	b01d      	add	sp, #116	@ 0x74
 800a87a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a87e:	89ab      	ldrh	r3, [r5, #12]
 800a880:	0598      	lsls	r0, r3, #22
 800a882:	d4f7      	bmi.n	800a874 <_vfiprintf_r+0x44>
 800a884:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a886:	f7ff ff4f 	bl	800a728 <__retarget_lock_release_recursive>
 800a88a:	e7f3      	b.n	800a874 <_vfiprintf_r+0x44>
 800a88c:	2300      	movs	r3, #0
 800a88e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a890:	2320      	movs	r3, #32
 800a892:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a896:	f8cd 800c 	str.w	r8, [sp, #12]
 800a89a:	2330      	movs	r3, #48	@ 0x30
 800a89c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aa4c <_vfiprintf_r+0x21c>
 800a8a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a8a4:	f04f 0901 	mov.w	r9, #1
 800a8a8:	4623      	mov	r3, r4
 800a8aa:	469a      	mov	sl, r3
 800a8ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8b0:	b10a      	cbz	r2, 800a8b6 <_vfiprintf_r+0x86>
 800a8b2:	2a25      	cmp	r2, #37	@ 0x25
 800a8b4:	d1f9      	bne.n	800a8aa <_vfiprintf_r+0x7a>
 800a8b6:	ebba 0b04 	subs.w	fp, sl, r4
 800a8ba:	d00b      	beq.n	800a8d4 <_vfiprintf_r+0xa4>
 800a8bc:	465b      	mov	r3, fp
 800a8be:	4622      	mov	r2, r4
 800a8c0:	4629      	mov	r1, r5
 800a8c2:	4630      	mov	r0, r6
 800a8c4:	f7ff ffa1 	bl	800a80a <__sfputs_r>
 800a8c8:	3001      	adds	r0, #1
 800a8ca:	f000 80a7 	beq.w	800aa1c <_vfiprintf_r+0x1ec>
 800a8ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8d0:	445a      	add	r2, fp
 800a8d2:	9209      	str	r2, [sp, #36]	@ 0x24
 800a8d4:	f89a 3000 	ldrb.w	r3, [sl]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	f000 809f 	beq.w	800aa1c <_vfiprintf_r+0x1ec>
 800a8de:	2300      	movs	r3, #0
 800a8e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a8e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8e8:	f10a 0a01 	add.w	sl, sl, #1
 800a8ec:	9304      	str	r3, [sp, #16]
 800a8ee:	9307      	str	r3, [sp, #28]
 800a8f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a8f4:	931a      	str	r3, [sp, #104]	@ 0x68
 800a8f6:	4654      	mov	r4, sl
 800a8f8:	2205      	movs	r2, #5
 800a8fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8fe:	4853      	ldr	r0, [pc, #332]	@ (800aa4c <_vfiprintf_r+0x21c>)
 800a900:	f7f5 fc1e 	bl	8000140 <memchr>
 800a904:	9a04      	ldr	r2, [sp, #16]
 800a906:	b9d8      	cbnz	r0, 800a940 <_vfiprintf_r+0x110>
 800a908:	06d1      	lsls	r1, r2, #27
 800a90a:	bf44      	itt	mi
 800a90c:	2320      	movmi	r3, #32
 800a90e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a912:	0713      	lsls	r3, r2, #28
 800a914:	bf44      	itt	mi
 800a916:	232b      	movmi	r3, #43	@ 0x2b
 800a918:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a91c:	f89a 3000 	ldrb.w	r3, [sl]
 800a920:	2b2a      	cmp	r3, #42	@ 0x2a
 800a922:	d015      	beq.n	800a950 <_vfiprintf_r+0x120>
 800a924:	9a07      	ldr	r2, [sp, #28]
 800a926:	4654      	mov	r4, sl
 800a928:	2000      	movs	r0, #0
 800a92a:	f04f 0c0a 	mov.w	ip, #10
 800a92e:	4621      	mov	r1, r4
 800a930:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a934:	3b30      	subs	r3, #48	@ 0x30
 800a936:	2b09      	cmp	r3, #9
 800a938:	d94b      	bls.n	800a9d2 <_vfiprintf_r+0x1a2>
 800a93a:	b1b0      	cbz	r0, 800a96a <_vfiprintf_r+0x13a>
 800a93c:	9207      	str	r2, [sp, #28]
 800a93e:	e014      	b.n	800a96a <_vfiprintf_r+0x13a>
 800a940:	eba0 0308 	sub.w	r3, r0, r8
 800a944:	fa09 f303 	lsl.w	r3, r9, r3
 800a948:	4313      	orrs	r3, r2
 800a94a:	9304      	str	r3, [sp, #16]
 800a94c:	46a2      	mov	sl, r4
 800a94e:	e7d2      	b.n	800a8f6 <_vfiprintf_r+0xc6>
 800a950:	9b03      	ldr	r3, [sp, #12]
 800a952:	1d19      	adds	r1, r3, #4
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	9103      	str	r1, [sp, #12]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	bfbb      	ittet	lt
 800a95c:	425b      	neglt	r3, r3
 800a95e:	f042 0202 	orrlt.w	r2, r2, #2
 800a962:	9307      	strge	r3, [sp, #28]
 800a964:	9307      	strlt	r3, [sp, #28]
 800a966:	bfb8      	it	lt
 800a968:	9204      	strlt	r2, [sp, #16]
 800a96a:	7823      	ldrb	r3, [r4, #0]
 800a96c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a96e:	d10a      	bne.n	800a986 <_vfiprintf_r+0x156>
 800a970:	7863      	ldrb	r3, [r4, #1]
 800a972:	2b2a      	cmp	r3, #42	@ 0x2a
 800a974:	d132      	bne.n	800a9dc <_vfiprintf_r+0x1ac>
 800a976:	9b03      	ldr	r3, [sp, #12]
 800a978:	1d1a      	adds	r2, r3, #4
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	9203      	str	r2, [sp, #12]
 800a97e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a982:	3402      	adds	r4, #2
 800a984:	9305      	str	r3, [sp, #20]
 800a986:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aa5c <_vfiprintf_r+0x22c>
 800a98a:	7821      	ldrb	r1, [r4, #0]
 800a98c:	2203      	movs	r2, #3
 800a98e:	4650      	mov	r0, sl
 800a990:	f7f5 fbd6 	bl	8000140 <memchr>
 800a994:	b138      	cbz	r0, 800a9a6 <_vfiprintf_r+0x176>
 800a996:	9b04      	ldr	r3, [sp, #16]
 800a998:	eba0 000a 	sub.w	r0, r0, sl
 800a99c:	2240      	movs	r2, #64	@ 0x40
 800a99e:	4082      	lsls	r2, r0
 800a9a0:	4313      	orrs	r3, r2
 800a9a2:	3401      	adds	r4, #1
 800a9a4:	9304      	str	r3, [sp, #16]
 800a9a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9aa:	4829      	ldr	r0, [pc, #164]	@ (800aa50 <_vfiprintf_r+0x220>)
 800a9ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a9b0:	2206      	movs	r2, #6
 800a9b2:	f7f5 fbc5 	bl	8000140 <memchr>
 800a9b6:	2800      	cmp	r0, #0
 800a9b8:	d03f      	beq.n	800aa3a <_vfiprintf_r+0x20a>
 800a9ba:	4b26      	ldr	r3, [pc, #152]	@ (800aa54 <_vfiprintf_r+0x224>)
 800a9bc:	bb1b      	cbnz	r3, 800aa06 <_vfiprintf_r+0x1d6>
 800a9be:	9b03      	ldr	r3, [sp, #12]
 800a9c0:	3307      	adds	r3, #7
 800a9c2:	f023 0307 	bic.w	r3, r3, #7
 800a9c6:	3308      	adds	r3, #8
 800a9c8:	9303      	str	r3, [sp, #12]
 800a9ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9cc:	443b      	add	r3, r7
 800a9ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9d0:	e76a      	b.n	800a8a8 <_vfiprintf_r+0x78>
 800a9d2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a9d6:	460c      	mov	r4, r1
 800a9d8:	2001      	movs	r0, #1
 800a9da:	e7a8      	b.n	800a92e <_vfiprintf_r+0xfe>
 800a9dc:	2300      	movs	r3, #0
 800a9de:	3401      	adds	r4, #1
 800a9e0:	9305      	str	r3, [sp, #20]
 800a9e2:	4619      	mov	r1, r3
 800a9e4:	f04f 0c0a 	mov.w	ip, #10
 800a9e8:	4620      	mov	r0, r4
 800a9ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9ee:	3a30      	subs	r2, #48	@ 0x30
 800a9f0:	2a09      	cmp	r2, #9
 800a9f2:	d903      	bls.n	800a9fc <_vfiprintf_r+0x1cc>
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d0c6      	beq.n	800a986 <_vfiprintf_r+0x156>
 800a9f8:	9105      	str	r1, [sp, #20]
 800a9fa:	e7c4      	b.n	800a986 <_vfiprintf_r+0x156>
 800a9fc:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa00:	4604      	mov	r4, r0
 800aa02:	2301      	movs	r3, #1
 800aa04:	e7f0      	b.n	800a9e8 <_vfiprintf_r+0x1b8>
 800aa06:	ab03      	add	r3, sp, #12
 800aa08:	9300      	str	r3, [sp, #0]
 800aa0a:	462a      	mov	r2, r5
 800aa0c:	4b12      	ldr	r3, [pc, #72]	@ (800aa58 <_vfiprintf_r+0x228>)
 800aa0e:	a904      	add	r1, sp, #16
 800aa10:	4630      	mov	r0, r6
 800aa12:	f3af 8000 	nop.w
 800aa16:	4607      	mov	r7, r0
 800aa18:	1c78      	adds	r0, r7, #1
 800aa1a:	d1d6      	bne.n	800a9ca <_vfiprintf_r+0x19a>
 800aa1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa1e:	07d9      	lsls	r1, r3, #31
 800aa20:	d405      	bmi.n	800aa2e <_vfiprintf_r+0x1fe>
 800aa22:	89ab      	ldrh	r3, [r5, #12]
 800aa24:	059a      	lsls	r2, r3, #22
 800aa26:	d402      	bmi.n	800aa2e <_vfiprintf_r+0x1fe>
 800aa28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa2a:	f7ff fe7d 	bl	800a728 <__retarget_lock_release_recursive>
 800aa2e:	89ab      	ldrh	r3, [r5, #12]
 800aa30:	065b      	lsls	r3, r3, #25
 800aa32:	f53f af1f 	bmi.w	800a874 <_vfiprintf_r+0x44>
 800aa36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aa38:	e71e      	b.n	800a878 <_vfiprintf_r+0x48>
 800aa3a:	ab03      	add	r3, sp, #12
 800aa3c:	9300      	str	r3, [sp, #0]
 800aa3e:	462a      	mov	r2, r5
 800aa40:	4b05      	ldr	r3, [pc, #20]	@ (800aa58 <_vfiprintf_r+0x228>)
 800aa42:	a904      	add	r1, sp, #16
 800aa44:	4630      	mov	r0, r6
 800aa46:	f000 f879 	bl	800ab3c <_printf_i>
 800aa4a:	e7e4      	b.n	800aa16 <_vfiprintf_r+0x1e6>
 800aa4c:	0800b844 	.word	0x0800b844
 800aa50:	0800b84e 	.word	0x0800b84e
 800aa54:	00000000 	.word	0x00000000
 800aa58:	0800a80b 	.word	0x0800a80b
 800aa5c:	0800b84a 	.word	0x0800b84a

0800aa60 <_printf_common>:
 800aa60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa64:	4616      	mov	r6, r2
 800aa66:	4698      	mov	r8, r3
 800aa68:	688a      	ldr	r2, [r1, #8]
 800aa6a:	690b      	ldr	r3, [r1, #16]
 800aa6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aa70:	4293      	cmp	r3, r2
 800aa72:	bfb8      	it	lt
 800aa74:	4613      	movlt	r3, r2
 800aa76:	6033      	str	r3, [r6, #0]
 800aa78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aa7c:	4607      	mov	r7, r0
 800aa7e:	460c      	mov	r4, r1
 800aa80:	b10a      	cbz	r2, 800aa86 <_printf_common+0x26>
 800aa82:	3301      	adds	r3, #1
 800aa84:	6033      	str	r3, [r6, #0]
 800aa86:	6823      	ldr	r3, [r4, #0]
 800aa88:	0699      	lsls	r1, r3, #26
 800aa8a:	bf42      	ittt	mi
 800aa8c:	6833      	ldrmi	r3, [r6, #0]
 800aa8e:	3302      	addmi	r3, #2
 800aa90:	6033      	strmi	r3, [r6, #0]
 800aa92:	6825      	ldr	r5, [r4, #0]
 800aa94:	f015 0506 	ands.w	r5, r5, #6
 800aa98:	d106      	bne.n	800aaa8 <_printf_common+0x48>
 800aa9a:	f104 0a19 	add.w	sl, r4, #25
 800aa9e:	68e3      	ldr	r3, [r4, #12]
 800aaa0:	6832      	ldr	r2, [r6, #0]
 800aaa2:	1a9b      	subs	r3, r3, r2
 800aaa4:	42ab      	cmp	r3, r5
 800aaa6:	dc26      	bgt.n	800aaf6 <_printf_common+0x96>
 800aaa8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aaac:	6822      	ldr	r2, [r4, #0]
 800aaae:	3b00      	subs	r3, #0
 800aab0:	bf18      	it	ne
 800aab2:	2301      	movne	r3, #1
 800aab4:	0692      	lsls	r2, r2, #26
 800aab6:	d42b      	bmi.n	800ab10 <_printf_common+0xb0>
 800aab8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aabc:	4641      	mov	r1, r8
 800aabe:	4638      	mov	r0, r7
 800aac0:	47c8      	blx	r9
 800aac2:	3001      	adds	r0, #1
 800aac4:	d01e      	beq.n	800ab04 <_printf_common+0xa4>
 800aac6:	6823      	ldr	r3, [r4, #0]
 800aac8:	6922      	ldr	r2, [r4, #16]
 800aaca:	f003 0306 	and.w	r3, r3, #6
 800aace:	2b04      	cmp	r3, #4
 800aad0:	bf02      	ittt	eq
 800aad2:	68e5      	ldreq	r5, [r4, #12]
 800aad4:	6833      	ldreq	r3, [r6, #0]
 800aad6:	1aed      	subeq	r5, r5, r3
 800aad8:	68a3      	ldr	r3, [r4, #8]
 800aada:	bf0c      	ite	eq
 800aadc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aae0:	2500      	movne	r5, #0
 800aae2:	4293      	cmp	r3, r2
 800aae4:	bfc4      	itt	gt
 800aae6:	1a9b      	subgt	r3, r3, r2
 800aae8:	18ed      	addgt	r5, r5, r3
 800aaea:	2600      	movs	r6, #0
 800aaec:	341a      	adds	r4, #26
 800aaee:	42b5      	cmp	r5, r6
 800aaf0:	d11a      	bne.n	800ab28 <_printf_common+0xc8>
 800aaf2:	2000      	movs	r0, #0
 800aaf4:	e008      	b.n	800ab08 <_printf_common+0xa8>
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	4652      	mov	r2, sl
 800aafa:	4641      	mov	r1, r8
 800aafc:	4638      	mov	r0, r7
 800aafe:	47c8      	blx	r9
 800ab00:	3001      	adds	r0, #1
 800ab02:	d103      	bne.n	800ab0c <_printf_common+0xac>
 800ab04:	f04f 30ff 	mov.w	r0, #4294967295
 800ab08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab0c:	3501      	adds	r5, #1
 800ab0e:	e7c6      	b.n	800aa9e <_printf_common+0x3e>
 800ab10:	18e1      	adds	r1, r4, r3
 800ab12:	1c5a      	adds	r2, r3, #1
 800ab14:	2030      	movs	r0, #48	@ 0x30
 800ab16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ab1a:	4422      	add	r2, r4
 800ab1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ab20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ab24:	3302      	adds	r3, #2
 800ab26:	e7c7      	b.n	800aab8 <_printf_common+0x58>
 800ab28:	2301      	movs	r3, #1
 800ab2a:	4622      	mov	r2, r4
 800ab2c:	4641      	mov	r1, r8
 800ab2e:	4638      	mov	r0, r7
 800ab30:	47c8      	blx	r9
 800ab32:	3001      	adds	r0, #1
 800ab34:	d0e6      	beq.n	800ab04 <_printf_common+0xa4>
 800ab36:	3601      	adds	r6, #1
 800ab38:	e7d9      	b.n	800aaee <_printf_common+0x8e>
	...

0800ab3c <_printf_i>:
 800ab3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab40:	7e0f      	ldrb	r7, [r1, #24]
 800ab42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ab44:	2f78      	cmp	r7, #120	@ 0x78
 800ab46:	4691      	mov	r9, r2
 800ab48:	4680      	mov	r8, r0
 800ab4a:	460c      	mov	r4, r1
 800ab4c:	469a      	mov	sl, r3
 800ab4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ab52:	d807      	bhi.n	800ab64 <_printf_i+0x28>
 800ab54:	2f62      	cmp	r7, #98	@ 0x62
 800ab56:	d80a      	bhi.n	800ab6e <_printf_i+0x32>
 800ab58:	2f00      	cmp	r7, #0
 800ab5a:	f000 80d1 	beq.w	800ad00 <_printf_i+0x1c4>
 800ab5e:	2f58      	cmp	r7, #88	@ 0x58
 800ab60:	f000 80b8 	beq.w	800acd4 <_printf_i+0x198>
 800ab64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ab6c:	e03a      	b.n	800abe4 <_printf_i+0xa8>
 800ab6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ab72:	2b15      	cmp	r3, #21
 800ab74:	d8f6      	bhi.n	800ab64 <_printf_i+0x28>
 800ab76:	a101      	add	r1, pc, #4	@ (adr r1, 800ab7c <_printf_i+0x40>)
 800ab78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ab7c:	0800abd5 	.word	0x0800abd5
 800ab80:	0800abe9 	.word	0x0800abe9
 800ab84:	0800ab65 	.word	0x0800ab65
 800ab88:	0800ab65 	.word	0x0800ab65
 800ab8c:	0800ab65 	.word	0x0800ab65
 800ab90:	0800ab65 	.word	0x0800ab65
 800ab94:	0800abe9 	.word	0x0800abe9
 800ab98:	0800ab65 	.word	0x0800ab65
 800ab9c:	0800ab65 	.word	0x0800ab65
 800aba0:	0800ab65 	.word	0x0800ab65
 800aba4:	0800ab65 	.word	0x0800ab65
 800aba8:	0800ace7 	.word	0x0800ace7
 800abac:	0800ac13 	.word	0x0800ac13
 800abb0:	0800aca1 	.word	0x0800aca1
 800abb4:	0800ab65 	.word	0x0800ab65
 800abb8:	0800ab65 	.word	0x0800ab65
 800abbc:	0800ad09 	.word	0x0800ad09
 800abc0:	0800ab65 	.word	0x0800ab65
 800abc4:	0800ac13 	.word	0x0800ac13
 800abc8:	0800ab65 	.word	0x0800ab65
 800abcc:	0800ab65 	.word	0x0800ab65
 800abd0:	0800aca9 	.word	0x0800aca9
 800abd4:	6833      	ldr	r3, [r6, #0]
 800abd6:	1d1a      	adds	r2, r3, #4
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	6032      	str	r2, [r6, #0]
 800abdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800abe0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800abe4:	2301      	movs	r3, #1
 800abe6:	e09c      	b.n	800ad22 <_printf_i+0x1e6>
 800abe8:	6833      	ldr	r3, [r6, #0]
 800abea:	6820      	ldr	r0, [r4, #0]
 800abec:	1d19      	adds	r1, r3, #4
 800abee:	6031      	str	r1, [r6, #0]
 800abf0:	0606      	lsls	r6, r0, #24
 800abf2:	d501      	bpl.n	800abf8 <_printf_i+0xbc>
 800abf4:	681d      	ldr	r5, [r3, #0]
 800abf6:	e003      	b.n	800ac00 <_printf_i+0xc4>
 800abf8:	0645      	lsls	r5, r0, #25
 800abfa:	d5fb      	bpl.n	800abf4 <_printf_i+0xb8>
 800abfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ac00:	2d00      	cmp	r5, #0
 800ac02:	da03      	bge.n	800ac0c <_printf_i+0xd0>
 800ac04:	232d      	movs	r3, #45	@ 0x2d
 800ac06:	426d      	negs	r5, r5
 800ac08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac0c:	4858      	ldr	r0, [pc, #352]	@ (800ad70 <_printf_i+0x234>)
 800ac0e:	230a      	movs	r3, #10
 800ac10:	e011      	b.n	800ac36 <_printf_i+0xfa>
 800ac12:	6821      	ldr	r1, [r4, #0]
 800ac14:	6833      	ldr	r3, [r6, #0]
 800ac16:	0608      	lsls	r0, r1, #24
 800ac18:	f853 5b04 	ldr.w	r5, [r3], #4
 800ac1c:	d402      	bmi.n	800ac24 <_printf_i+0xe8>
 800ac1e:	0649      	lsls	r1, r1, #25
 800ac20:	bf48      	it	mi
 800ac22:	b2ad      	uxthmi	r5, r5
 800ac24:	2f6f      	cmp	r7, #111	@ 0x6f
 800ac26:	4852      	ldr	r0, [pc, #328]	@ (800ad70 <_printf_i+0x234>)
 800ac28:	6033      	str	r3, [r6, #0]
 800ac2a:	bf14      	ite	ne
 800ac2c:	230a      	movne	r3, #10
 800ac2e:	2308      	moveq	r3, #8
 800ac30:	2100      	movs	r1, #0
 800ac32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ac36:	6866      	ldr	r6, [r4, #4]
 800ac38:	60a6      	str	r6, [r4, #8]
 800ac3a:	2e00      	cmp	r6, #0
 800ac3c:	db05      	blt.n	800ac4a <_printf_i+0x10e>
 800ac3e:	6821      	ldr	r1, [r4, #0]
 800ac40:	432e      	orrs	r6, r5
 800ac42:	f021 0104 	bic.w	r1, r1, #4
 800ac46:	6021      	str	r1, [r4, #0]
 800ac48:	d04b      	beq.n	800ace2 <_printf_i+0x1a6>
 800ac4a:	4616      	mov	r6, r2
 800ac4c:	fbb5 f1f3 	udiv	r1, r5, r3
 800ac50:	fb03 5711 	mls	r7, r3, r1, r5
 800ac54:	5dc7      	ldrb	r7, [r0, r7]
 800ac56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ac5a:	462f      	mov	r7, r5
 800ac5c:	42bb      	cmp	r3, r7
 800ac5e:	460d      	mov	r5, r1
 800ac60:	d9f4      	bls.n	800ac4c <_printf_i+0x110>
 800ac62:	2b08      	cmp	r3, #8
 800ac64:	d10b      	bne.n	800ac7e <_printf_i+0x142>
 800ac66:	6823      	ldr	r3, [r4, #0]
 800ac68:	07df      	lsls	r7, r3, #31
 800ac6a:	d508      	bpl.n	800ac7e <_printf_i+0x142>
 800ac6c:	6923      	ldr	r3, [r4, #16]
 800ac6e:	6861      	ldr	r1, [r4, #4]
 800ac70:	4299      	cmp	r1, r3
 800ac72:	bfde      	ittt	le
 800ac74:	2330      	movle	r3, #48	@ 0x30
 800ac76:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ac7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ac7e:	1b92      	subs	r2, r2, r6
 800ac80:	6122      	str	r2, [r4, #16]
 800ac82:	f8cd a000 	str.w	sl, [sp]
 800ac86:	464b      	mov	r3, r9
 800ac88:	aa03      	add	r2, sp, #12
 800ac8a:	4621      	mov	r1, r4
 800ac8c:	4640      	mov	r0, r8
 800ac8e:	f7ff fee7 	bl	800aa60 <_printf_common>
 800ac92:	3001      	adds	r0, #1
 800ac94:	d14a      	bne.n	800ad2c <_printf_i+0x1f0>
 800ac96:	f04f 30ff 	mov.w	r0, #4294967295
 800ac9a:	b004      	add	sp, #16
 800ac9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aca0:	6823      	ldr	r3, [r4, #0]
 800aca2:	f043 0320 	orr.w	r3, r3, #32
 800aca6:	6023      	str	r3, [r4, #0]
 800aca8:	4832      	ldr	r0, [pc, #200]	@ (800ad74 <_printf_i+0x238>)
 800acaa:	2778      	movs	r7, #120	@ 0x78
 800acac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800acb0:	6823      	ldr	r3, [r4, #0]
 800acb2:	6831      	ldr	r1, [r6, #0]
 800acb4:	061f      	lsls	r7, r3, #24
 800acb6:	f851 5b04 	ldr.w	r5, [r1], #4
 800acba:	d402      	bmi.n	800acc2 <_printf_i+0x186>
 800acbc:	065f      	lsls	r7, r3, #25
 800acbe:	bf48      	it	mi
 800acc0:	b2ad      	uxthmi	r5, r5
 800acc2:	6031      	str	r1, [r6, #0]
 800acc4:	07d9      	lsls	r1, r3, #31
 800acc6:	bf44      	itt	mi
 800acc8:	f043 0320 	orrmi.w	r3, r3, #32
 800accc:	6023      	strmi	r3, [r4, #0]
 800acce:	b11d      	cbz	r5, 800acd8 <_printf_i+0x19c>
 800acd0:	2310      	movs	r3, #16
 800acd2:	e7ad      	b.n	800ac30 <_printf_i+0xf4>
 800acd4:	4826      	ldr	r0, [pc, #152]	@ (800ad70 <_printf_i+0x234>)
 800acd6:	e7e9      	b.n	800acac <_printf_i+0x170>
 800acd8:	6823      	ldr	r3, [r4, #0]
 800acda:	f023 0320 	bic.w	r3, r3, #32
 800acde:	6023      	str	r3, [r4, #0]
 800ace0:	e7f6      	b.n	800acd0 <_printf_i+0x194>
 800ace2:	4616      	mov	r6, r2
 800ace4:	e7bd      	b.n	800ac62 <_printf_i+0x126>
 800ace6:	6833      	ldr	r3, [r6, #0]
 800ace8:	6825      	ldr	r5, [r4, #0]
 800acea:	6961      	ldr	r1, [r4, #20]
 800acec:	1d18      	adds	r0, r3, #4
 800acee:	6030      	str	r0, [r6, #0]
 800acf0:	062e      	lsls	r6, r5, #24
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	d501      	bpl.n	800acfa <_printf_i+0x1be>
 800acf6:	6019      	str	r1, [r3, #0]
 800acf8:	e002      	b.n	800ad00 <_printf_i+0x1c4>
 800acfa:	0668      	lsls	r0, r5, #25
 800acfc:	d5fb      	bpl.n	800acf6 <_printf_i+0x1ba>
 800acfe:	8019      	strh	r1, [r3, #0]
 800ad00:	2300      	movs	r3, #0
 800ad02:	6123      	str	r3, [r4, #16]
 800ad04:	4616      	mov	r6, r2
 800ad06:	e7bc      	b.n	800ac82 <_printf_i+0x146>
 800ad08:	6833      	ldr	r3, [r6, #0]
 800ad0a:	1d1a      	adds	r2, r3, #4
 800ad0c:	6032      	str	r2, [r6, #0]
 800ad0e:	681e      	ldr	r6, [r3, #0]
 800ad10:	6862      	ldr	r2, [r4, #4]
 800ad12:	2100      	movs	r1, #0
 800ad14:	4630      	mov	r0, r6
 800ad16:	f7f5 fa13 	bl	8000140 <memchr>
 800ad1a:	b108      	cbz	r0, 800ad20 <_printf_i+0x1e4>
 800ad1c:	1b80      	subs	r0, r0, r6
 800ad1e:	6060      	str	r0, [r4, #4]
 800ad20:	6863      	ldr	r3, [r4, #4]
 800ad22:	6123      	str	r3, [r4, #16]
 800ad24:	2300      	movs	r3, #0
 800ad26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad2a:	e7aa      	b.n	800ac82 <_printf_i+0x146>
 800ad2c:	6923      	ldr	r3, [r4, #16]
 800ad2e:	4632      	mov	r2, r6
 800ad30:	4649      	mov	r1, r9
 800ad32:	4640      	mov	r0, r8
 800ad34:	47d0      	blx	sl
 800ad36:	3001      	adds	r0, #1
 800ad38:	d0ad      	beq.n	800ac96 <_printf_i+0x15a>
 800ad3a:	6823      	ldr	r3, [r4, #0]
 800ad3c:	079b      	lsls	r3, r3, #30
 800ad3e:	d413      	bmi.n	800ad68 <_printf_i+0x22c>
 800ad40:	68e0      	ldr	r0, [r4, #12]
 800ad42:	9b03      	ldr	r3, [sp, #12]
 800ad44:	4298      	cmp	r0, r3
 800ad46:	bfb8      	it	lt
 800ad48:	4618      	movlt	r0, r3
 800ad4a:	e7a6      	b.n	800ac9a <_printf_i+0x15e>
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	4632      	mov	r2, r6
 800ad50:	4649      	mov	r1, r9
 800ad52:	4640      	mov	r0, r8
 800ad54:	47d0      	blx	sl
 800ad56:	3001      	adds	r0, #1
 800ad58:	d09d      	beq.n	800ac96 <_printf_i+0x15a>
 800ad5a:	3501      	adds	r5, #1
 800ad5c:	68e3      	ldr	r3, [r4, #12]
 800ad5e:	9903      	ldr	r1, [sp, #12]
 800ad60:	1a5b      	subs	r3, r3, r1
 800ad62:	42ab      	cmp	r3, r5
 800ad64:	dcf2      	bgt.n	800ad4c <_printf_i+0x210>
 800ad66:	e7eb      	b.n	800ad40 <_printf_i+0x204>
 800ad68:	2500      	movs	r5, #0
 800ad6a:	f104 0619 	add.w	r6, r4, #25
 800ad6e:	e7f5      	b.n	800ad5c <_printf_i+0x220>
 800ad70:	0800b855 	.word	0x0800b855
 800ad74:	0800b866 	.word	0x0800b866

0800ad78 <__sflush_r>:
 800ad78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ad7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad80:	0716      	lsls	r6, r2, #28
 800ad82:	4605      	mov	r5, r0
 800ad84:	460c      	mov	r4, r1
 800ad86:	d454      	bmi.n	800ae32 <__sflush_r+0xba>
 800ad88:	684b      	ldr	r3, [r1, #4]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	dc02      	bgt.n	800ad94 <__sflush_r+0x1c>
 800ad8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	dd48      	ble.n	800ae26 <__sflush_r+0xae>
 800ad94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ad96:	2e00      	cmp	r6, #0
 800ad98:	d045      	beq.n	800ae26 <__sflush_r+0xae>
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ada0:	682f      	ldr	r7, [r5, #0]
 800ada2:	6a21      	ldr	r1, [r4, #32]
 800ada4:	602b      	str	r3, [r5, #0]
 800ada6:	d030      	beq.n	800ae0a <__sflush_r+0x92>
 800ada8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800adaa:	89a3      	ldrh	r3, [r4, #12]
 800adac:	0759      	lsls	r1, r3, #29
 800adae:	d505      	bpl.n	800adbc <__sflush_r+0x44>
 800adb0:	6863      	ldr	r3, [r4, #4]
 800adb2:	1ad2      	subs	r2, r2, r3
 800adb4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800adb6:	b10b      	cbz	r3, 800adbc <__sflush_r+0x44>
 800adb8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800adba:	1ad2      	subs	r2, r2, r3
 800adbc:	2300      	movs	r3, #0
 800adbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800adc0:	6a21      	ldr	r1, [r4, #32]
 800adc2:	4628      	mov	r0, r5
 800adc4:	47b0      	blx	r6
 800adc6:	1c43      	adds	r3, r0, #1
 800adc8:	89a3      	ldrh	r3, [r4, #12]
 800adca:	d106      	bne.n	800adda <__sflush_r+0x62>
 800adcc:	6829      	ldr	r1, [r5, #0]
 800adce:	291d      	cmp	r1, #29
 800add0:	d82b      	bhi.n	800ae2a <__sflush_r+0xb2>
 800add2:	4a2a      	ldr	r2, [pc, #168]	@ (800ae7c <__sflush_r+0x104>)
 800add4:	40ca      	lsrs	r2, r1
 800add6:	07d6      	lsls	r6, r2, #31
 800add8:	d527      	bpl.n	800ae2a <__sflush_r+0xb2>
 800adda:	2200      	movs	r2, #0
 800addc:	6062      	str	r2, [r4, #4]
 800adde:	04d9      	lsls	r1, r3, #19
 800ade0:	6922      	ldr	r2, [r4, #16]
 800ade2:	6022      	str	r2, [r4, #0]
 800ade4:	d504      	bpl.n	800adf0 <__sflush_r+0x78>
 800ade6:	1c42      	adds	r2, r0, #1
 800ade8:	d101      	bne.n	800adee <__sflush_r+0x76>
 800adea:	682b      	ldr	r3, [r5, #0]
 800adec:	b903      	cbnz	r3, 800adf0 <__sflush_r+0x78>
 800adee:	6560      	str	r0, [r4, #84]	@ 0x54
 800adf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800adf2:	602f      	str	r7, [r5, #0]
 800adf4:	b1b9      	cbz	r1, 800ae26 <__sflush_r+0xae>
 800adf6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800adfa:	4299      	cmp	r1, r3
 800adfc:	d002      	beq.n	800ae04 <__sflush_r+0x8c>
 800adfe:	4628      	mov	r0, r5
 800ae00:	f7ff fca2 	bl	800a748 <_free_r>
 800ae04:	2300      	movs	r3, #0
 800ae06:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae08:	e00d      	b.n	800ae26 <__sflush_r+0xae>
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	4628      	mov	r0, r5
 800ae0e:	47b0      	blx	r6
 800ae10:	4602      	mov	r2, r0
 800ae12:	1c50      	adds	r0, r2, #1
 800ae14:	d1c9      	bne.n	800adaa <__sflush_r+0x32>
 800ae16:	682b      	ldr	r3, [r5, #0]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d0c6      	beq.n	800adaa <__sflush_r+0x32>
 800ae1c:	2b1d      	cmp	r3, #29
 800ae1e:	d001      	beq.n	800ae24 <__sflush_r+0xac>
 800ae20:	2b16      	cmp	r3, #22
 800ae22:	d11e      	bne.n	800ae62 <__sflush_r+0xea>
 800ae24:	602f      	str	r7, [r5, #0]
 800ae26:	2000      	movs	r0, #0
 800ae28:	e022      	b.n	800ae70 <__sflush_r+0xf8>
 800ae2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae2e:	b21b      	sxth	r3, r3
 800ae30:	e01b      	b.n	800ae6a <__sflush_r+0xf2>
 800ae32:	690f      	ldr	r7, [r1, #16]
 800ae34:	2f00      	cmp	r7, #0
 800ae36:	d0f6      	beq.n	800ae26 <__sflush_r+0xae>
 800ae38:	0793      	lsls	r3, r2, #30
 800ae3a:	680e      	ldr	r6, [r1, #0]
 800ae3c:	bf08      	it	eq
 800ae3e:	694b      	ldreq	r3, [r1, #20]
 800ae40:	600f      	str	r7, [r1, #0]
 800ae42:	bf18      	it	ne
 800ae44:	2300      	movne	r3, #0
 800ae46:	eba6 0807 	sub.w	r8, r6, r7
 800ae4a:	608b      	str	r3, [r1, #8]
 800ae4c:	f1b8 0f00 	cmp.w	r8, #0
 800ae50:	dde9      	ble.n	800ae26 <__sflush_r+0xae>
 800ae52:	6a21      	ldr	r1, [r4, #32]
 800ae54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ae56:	4643      	mov	r3, r8
 800ae58:	463a      	mov	r2, r7
 800ae5a:	4628      	mov	r0, r5
 800ae5c:	47b0      	blx	r6
 800ae5e:	2800      	cmp	r0, #0
 800ae60:	dc08      	bgt.n	800ae74 <__sflush_r+0xfc>
 800ae62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae6a:	81a3      	strh	r3, [r4, #12]
 800ae6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae74:	4407      	add	r7, r0
 800ae76:	eba8 0800 	sub.w	r8, r8, r0
 800ae7a:	e7e7      	b.n	800ae4c <__sflush_r+0xd4>
 800ae7c:	20400001 	.word	0x20400001

0800ae80 <_fflush_r>:
 800ae80:	b538      	push	{r3, r4, r5, lr}
 800ae82:	690b      	ldr	r3, [r1, #16]
 800ae84:	4605      	mov	r5, r0
 800ae86:	460c      	mov	r4, r1
 800ae88:	b913      	cbnz	r3, 800ae90 <_fflush_r+0x10>
 800ae8a:	2500      	movs	r5, #0
 800ae8c:	4628      	mov	r0, r5
 800ae8e:	bd38      	pop	{r3, r4, r5, pc}
 800ae90:	b118      	cbz	r0, 800ae9a <_fflush_r+0x1a>
 800ae92:	6a03      	ldr	r3, [r0, #32]
 800ae94:	b90b      	cbnz	r3, 800ae9a <_fflush_r+0x1a>
 800ae96:	f7ff fb29 	bl	800a4ec <__sinit>
 800ae9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d0f3      	beq.n	800ae8a <_fflush_r+0xa>
 800aea2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aea4:	07d0      	lsls	r0, r2, #31
 800aea6:	d404      	bmi.n	800aeb2 <_fflush_r+0x32>
 800aea8:	0599      	lsls	r1, r3, #22
 800aeaa:	d402      	bmi.n	800aeb2 <_fflush_r+0x32>
 800aeac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aeae:	f7ff fc3a 	bl	800a726 <__retarget_lock_acquire_recursive>
 800aeb2:	4628      	mov	r0, r5
 800aeb4:	4621      	mov	r1, r4
 800aeb6:	f7ff ff5f 	bl	800ad78 <__sflush_r>
 800aeba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aebc:	07da      	lsls	r2, r3, #31
 800aebe:	4605      	mov	r5, r0
 800aec0:	d4e4      	bmi.n	800ae8c <_fflush_r+0xc>
 800aec2:	89a3      	ldrh	r3, [r4, #12]
 800aec4:	059b      	lsls	r3, r3, #22
 800aec6:	d4e1      	bmi.n	800ae8c <_fflush_r+0xc>
 800aec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aeca:	f7ff fc2d 	bl	800a728 <__retarget_lock_release_recursive>
 800aece:	e7dd      	b.n	800ae8c <_fflush_r+0xc>

0800aed0 <_putc_r>:
 800aed0:	b570      	push	{r4, r5, r6, lr}
 800aed2:	460d      	mov	r5, r1
 800aed4:	4614      	mov	r4, r2
 800aed6:	4606      	mov	r6, r0
 800aed8:	b118      	cbz	r0, 800aee2 <_putc_r+0x12>
 800aeda:	6a03      	ldr	r3, [r0, #32]
 800aedc:	b90b      	cbnz	r3, 800aee2 <_putc_r+0x12>
 800aede:	f7ff fb05 	bl	800a4ec <__sinit>
 800aee2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aee4:	07d8      	lsls	r0, r3, #31
 800aee6:	d405      	bmi.n	800aef4 <_putc_r+0x24>
 800aee8:	89a3      	ldrh	r3, [r4, #12]
 800aeea:	0599      	lsls	r1, r3, #22
 800aeec:	d402      	bmi.n	800aef4 <_putc_r+0x24>
 800aeee:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aef0:	f7ff fc19 	bl	800a726 <__retarget_lock_acquire_recursive>
 800aef4:	68a3      	ldr	r3, [r4, #8]
 800aef6:	3b01      	subs	r3, #1
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	60a3      	str	r3, [r4, #8]
 800aefc:	da05      	bge.n	800af0a <_putc_r+0x3a>
 800aefe:	69a2      	ldr	r2, [r4, #24]
 800af00:	4293      	cmp	r3, r2
 800af02:	db12      	blt.n	800af2a <_putc_r+0x5a>
 800af04:	b2eb      	uxtb	r3, r5
 800af06:	2b0a      	cmp	r3, #10
 800af08:	d00f      	beq.n	800af2a <_putc_r+0x5a>
 800af0a:	6823      	ldr	r3, [r4, #0]
 800af0c:	1c5a      	adds	r2, r3, #1
 800af0e:	6022      	str	r2, [r4, #0]
 800af10:	701d      	strb	r5, [r3, #0]
 800af12:	b2ed      	uxtb	r5, r5
 800af14:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af16:	07da      	lsls	r2, r3, #31
 800af18:	d405      	bmi.n	800af26 <_putc_r+0x56>
 800af1a:	89a3      	ldrh	r3, [r4, #12]
 800af1c:	059b      	lsls	r3, r3, #22
 800af1e:	d402      	bmi.n	800af26 <_putc_r+0x56>
 800af20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af22:	f7ff fc01 	bl	800a728 <__retarget_lock_release_recursive>
 800af26:	4628      	mov	r0, r5
 800af28:	bd70      	pop	{r4, r5, r6, pc}
 800af2a:	4629      	mov	r1, r5
 800af2c:	4622      	mov	r2, r4
 800af2e:	4630      	mov	r0, r6
 800af30:	f000 f802 	bl	800af38 <__swbuf_r>
 800af34:	4605      	mov	r5, r0
 800af36:	e7ed      	b.n	800af14 <_putc_r+0x44>

0800af38 <__swbuf_r>:
 800af38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af3a:	460e      	mov	r6, r1
 800af3c:	4614      	mov	r4, r2
 800af3e:	4605      	mov	r5, r0
 800af40:	b118      	cbz	r0, 800af4a <__swbuf_r+0x12>
 800af42:	6a03      	ldr	r3, [r0, #32]
 800af44:	b90b      	cbnz	r3, 800af4a <__swbuf_r+0x12>
 800af46:	f7ff fad1 	bl	800a4ec <__sinit>
 800af4a:	69a3      	ldr	r3, [r4, #24]
 800af4c:	60a3      	str	r3, [r4, #8]
 800af4e:	89a3      	ldrh	r3, [r4, #12]
 800af50:	071a      	lsls	r2, r3, #28
 800af52:	d501      	bpl.n	800af58 <__swbuf_r+0x20>
 800af54:	6923      	ldr	r3, [r4, #16]
 800af56:	b943      	cbnz	r3, 800af6a <__swbuf_r+0x32>
 800af58:	4621      	mov	r1, r4
 800af5a:	4628      	mov	r0, r5
 800af5c:	f000 f82a 	bl	800afb4 <__swsetup_r>
 800af60:	b118      	cbz	r0, 800af6a <__swbuf_r+0x32>
 800af62:	f04f 37ff 	mov.w	r7, #4294967295
 800af66:	4638      	mov	r0, r7
 800af68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af6a:	6823      	ldr	r3, [r4, #0]
 800af6c:	6922      	ldr	r2, [r4, #16]
 800af6e:	1a98      	subs	r0, r3, r2
 800af70:	6963      	ldr	r3, [r4, #20]
 800af72:	b2f6      	uxtb	r6, r6
 800af74:	4283      	cmp	r3, r0
 800af76:	4637      	mov	r7, r6
 800af78:	dc05      	bgt.n	800af86 <__swbuf_r+0x4e>
 800af7a:	4621      	mov	r1, r4
 800af7c:	4628      	mov	r0, r5
 800af7e:	f7ff ff7f 	bl	800ae80 <_fflush_r>
 800af82:	2800      	cmp	r0, #0
 800af84:	d1ed      	bne.n	800af62 <__swbuf_r+0x2a>
 800af86:	68a3      	ldr	r3, [r4, #8]
 800af88:	3b01      	subs	r3, #1
 800af8a:	60a3      	str	r3, [r4, #8]
 800af8c:	6823      	ldr	r3, [r4, #0]
 800af8e:	1c5a      	adds	r2, r3, #1
 800af90:	6022      	str	r2, [r4, #0]
 800af92:	701e      	strb	r6, [r3, #0]
 800af94:	6962      	ldr	r2, [r4, #20]
 800af96:	1c43      	adds	r3, r0, #1
 800af98:	429a      	cmp	r2, r3
 800af9a:	d004      	beq.n	800afa6 <__swbuf_r+0x6e>
 800af9c:	89a3      	ldrh	r3, [r4, #12]
 800af9e:	07db      	lsls	r3, r3, #31
 800afa0:	d5e1      	bpl.n	800af66 <__swbuf_r+0x2e>
 800afa2:	2e0a      	cmp	r6, #10
 800afa4:	d1df      	bne.n	800af66 <__swbuf_r+0x2e>
 800afa6:	4621      	mov	r1, r4
 800afa8:	4628      	mov	r0, r5
 800afaa:	f7ff ff69 	bl	800ae80 <_fflush_r>
 800afae:	2800      	cmp	r0, #0
 800afb0:	d0d9      	beq.n	800af66 <__swbuf_r+0x2e>
 800afb2:	e7d6      	b.n	800af62 <__swbuf_r+0x2a>

0800afb4 <__swsetup_r>:
 800afb4:	b538      	push	{r3, r4, r5, lr}
 800afb6:	4b29      	ldr	r3, [pc, #164]	@ (800b05c <__swsetup_r+0xa8>)
 800afb8:	4605      	mov	r5, r0
 800afba:	6818      	ldr	r0, [r3, #0]
 800afbc:	460c      	mov	r4, r1
 800afbe:	b118      	cbz	r0, 800afc8 <__swsetup_r+0x14>
 800afc0:	6a03      	ldr	r3, [r0, #32]
 800afc2:	b90b      	cbnz	r3, 800afc8 <__swsetup_r+0x14>
 800afc4:	f7ff fa92 	bl	800a4ec <__sinit>
 800afc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afcc:	0719      	lsls	r1, r3, #28
 800afce:	d422      	bmi.n	800b016 <__swsetup_r+0x62>
 800afd0:	06da      	lsls	r2, r3, #27
 800afd2:	d407      	bmi.n	800afe4 <__swsetup_r+0x30>
 800afd4:	2209      	movs	r2, #9
 800afd6:	602a      	str	r2, [r5, #0]
 800afd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800afdc:	81a3      	strh	r3, [r4, #12]
 800afde:	f04f 30ff 	mov.w	r0, #4294967295
 800afe2:	e033      	b.n	800b04c <__swsetup_r+0x98>
 800afe4:	0758      	lsls	r0, r3, #29
 800afe6:	d512      	bpl.n	800b00e <__swsetup_r+0x5a>
 800afe8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800afea:	b141      	cbz	r1, 800affe <__swsetup_r+0x4a>
 800afec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aff0:	4299      	cmp	r1, r3
 800aff2:	d002      	beq.n	800affa <__swsetup_r+0x46>
 800aff4:	4628      	mov	r0, r5
 800aff6:	f7ff fba7 	bl	800a748 <_free_r>
 800affa:	2300      	movs	r3, #0
 800affc:	6363      	str	r3, [r4, #52]	@ 0x34
 800affe:	89a3      	ldrh	r3, [r4, #12]
 800b000:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b004:	81a3      	strh	r3, [r4, #12]
 800b006:	2300      	movs	r3, #0
 800b008:	6063      	str	r3, [r4, #4]
 800b00a:	6923      	ldr	r3, [r4, #16]
 800b00c:	6023      	str	r3, [r4, #0]
 800b00e:	89a3      	ldrh	r3, [r4, #12]
 800b010:	f043 0308 	orr.w	r3, r3, #8
 800b014:	81a3      	strh	r3, [r4, #12]
 800b016:	6923      	ldr	r3, [r4, #16]
 800b018:	b94b      	cbnz	r3, 800b02e <__swsetup_r+0x7a>
 800b01a:	89a3      	ldrh	r3, [r4, #12]
 800b01c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b024:	d003      	beq.n	800b02e <__swsetup_r+0x7a>
 800b026:	4621      	mov	r1, r4
 800b028:	4628      	mov	r0, r5
 800b02a:	f000 f83f 	bl	800b0ac <__smakebuf_r>
 800b02e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b032:	f013 0201 	ands.w	r2, r3, #1
 800b036:	d00a      	beq.n	800b04e <__swsetup_r+0x9a>
 800b038:	2200      	movs	r2, #0
 800b03a:	60a2      	str	r2, [r4, #8]
 800b03c:	6962      	ldr	r2, [r4, #20]
 800b03e:	4252      	negs	r2, r2
 800b040:	61a2      	str	r2, [r4, #24]
 800b042:	6922      	ldr	r2, [r4, #16]
 800b044:	b942      	cbnz	r2, 800b058 <__swsetup_r+0xa4>
 800b046:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b04a:	d1c5      	bne.n	800afd8 <__swsetup_r+0x24>
 800b04c:	bd38      	pop	{r3, r4, r5, pc}
 800b04e:	0799      	lsls	r1, r3, #30
 800b050:	bf58      	it	pl
 800b052:	6962      	ldrpl	r2, [r4, #20]
 800b054:	60a2      	str	r2, [r4, #8]
 800b056:	e7f4      	b.n	800b042 <__swsetup_r+0x8e>
 800b058:	2000      	movs	r0, #0
 800b05a:	e7f7      	b.n	800b04c <__swsetup_r+0x98>
 800b05c:	20000178 	.word	0x20000178

0800b060 <__swhatbuf_r>:
 800b060:	b570      	push	{r4, r5, r6, lr}
 800b062:	460c      	mov	r4, r1
 800b064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b068:	2900      	cmp	r1, #0
 800b06a:	b096      	sub	sp, #88	@ 0x58
 800b06c:	4615      	mov	r5, r2
 800b06e:	461e      	mov	r6, r3
 800b070:	da0d      	bge.n	800b08e <__swhatbuf_r+0x2e>
 800b072:	89a3      	ldrh	r3, [r4, #12]
 800b074:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b078:	f04f 0100 	mov.w	r1, #0
 800b07c:	bf14      	ite	ne
 800b07e:	2340      	movne	r3, #64	@ 0x40
 800b080:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b084:	2000      	movs	r0, #0
 800b086:	6031      	str	r1, [r6, #0]
 800b088:	602b      	str	r3, [r5, #0]
 800b08a:	b016      	add	sp, #88	@ 0x58
 800b08c:	bd70      	pop	{r4, r5, r6, pc}
 800b08e:	466a      	mov	r2, sp
 800b090:	f000 f848 	bl	800b124 <_fstat_r>
 800b094:	2800      	cmp	r0, #0
 800b096:	dbec      	blt.n	800b072 <__swhatbuf_r+0x12>
 800b098:	9901      	ldr	r1, [sp, #4]
 800b09a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b09e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b0a2:	4259      	negs	r1, r3
 800b0a4:	4159      	adcs	r1, r3
 800b0a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b0aa:	e7eb      	b.n	800b084 <__swhatbuf_r+0x24>

0800b0ac <__smakebuf_r>:
 800b0ac:	898b      	ldrh	r3, [r1, #12]
 800b0ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b0b0:	079d      	lsls	r5, r3, #30
 800b0b2:	4606      	mov	r6, r0
 800b0b4:	460c      	mov	r4, r1
 800b0b6:	d507      	bpl.n	800b0c8 <__smakebuf_r+0x1c>
 800b0b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b0bc:	6023      	str	r3, [r4, #0]
 800b0be:	6123      	str	r3, [r4, #16]
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	6163      	str	r3, [r4, #20]
 800b0c4:	b003      	add	sp, #12
 800b0c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0c8:	ab01      	add	r3, sp, #4
 800b0ca:	466a      	mov	r2, sp
 800b0cc:	f7ff ffc8 	bl	800b060 <__swhatbuf_r>
 800b0d0:	9f00      	ldr	r7, [sp, #0]
 800b0d2:	4605      	mov	r5, r0
 800b0d4:	4639      	mov	r1, r7
 800b0d6:	4630      	mov	r0, r6
 800b0d8:	f7ff f8f0 	bl	800a2bc <_malloc_r>
 800b0dc:	b948      	cbnz	r0, 800b0f2 <__smakebuf_r+0x46>
 800b0de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0e2:	059a      	lsls	r2, r3, #22
 800b0e4:	d4ee      	bmi.n	800b0c4 <__smakebuf_r+0x18>
 800b0e6:	f023 0303 	bic.w	r3, r3, #3
 800b0ea:	f043 0302 	orr.w	r3, r3, #2
 800b0ee:	81a3      	strh	r3, [r4, #12]
 800b0f0:	e7e2      	b.n	800b0b8 <__smakebuf_r+0xc>
 800b0f2:	89a3      	ldrh	r3, [r4, #12]
 800b0f4:	6020      	str	r0, [r4, #0]
 800b0f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0fa:	81a3      	strh	r3, [r4, #12]
 800b0fc:	9b01      	ldr	r3, [sp, #4]
 800b0fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b102:	b15b      	cbz	r3, 800b11c <__smakebuf_r+0x70>
 800b104:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b108:	4630      	mov	r0, r6
 800b10a:	f000 f81d 	bl	800b148 <_isatty_r>
 800b10e:	b128      	cbz	r0, 800b11c <__smakebuf_r+0x70>
 800b110:	89a3      	ldrh	r3, [r4, #12]
 800b112:	f023 0303 	bic.w	r3, r3, #3
 800b116:	f043 0301 	orr.w	r3, r3, #1
 800b11a:	81a3      	strh	r3, [r4, #12]
 800b11c:	89a3      	ldrh	r3, [r4, #12]
 800b11e:	431d      	orrs	r5, r3
 800b120:	81a5      	strh	r5, [r4, #12]
 800b122:	e7cf      	b.n	800b0c4 <__smakebuf_r+0x18>

0800b124 <_fstat_r>:
 800b124:	b538      	push	{r3, r4, r5, lr}
 800b126:	4d07      	ldr	r5, [pc, #28]	@ (800b144 <_fstat_r+0x20>)
 800b128:	2300      	movs	r3, #0
 800b12a:	4604      	mov	r4, r0
 800b12c:	4608      	mov	r0, r1
 800b12e:	4611      	mov	r1, r2
 800b130:	602b      	str	r3, [r5, #0]
 800b132:	f7fd fde4 	bl	8008cfe <_fstat>
 800b136:	1c43      	adds	r3, r0, #1
 800b138:	d102      	bne.n	800b140 <_fstat_r+0x1c>
 800b13a:	682b      	ldr	r3, [r5, #0]
 800b13c:	b103      	cbz	r3, 800b140 <_fstat_r+0x1c>
 800b13e:	6023      	str	r3, [r4, #0]
 800b140:	bd38      	pop	{r3, r4, r5, pc}
 800b142:	bf00      	nop
 800b144:	20001044 	.word	0x20001044

0800b148 <_isatty_r>:
 800b148:	b538      	push	{r3, r4, r5, lr}
 800b14a:	4d06      	ldr	r5, [pc, #24]	@ (800b164 <_isatty_r+0x1c>)
 800b14c:	2300      	movs	r3, #0
 800b14e:	4604      	mov	r4, r0
 800b150:	4608      	mov	r0, r1
 800b152:	602b      	str	r3, [r5, #0]
 800b154:	f7fd fdd8 	bl	8008d08 <_isatty>
 800b158:	1c43      	adds	r3, r0, #1
 800b15a:	d102      	bne.n	800b162 <_isatty_r+0x1a>
 800b15c:	682b      	ldr	r3, [r5, #0]
 800b15e:	b103      	cbz	r3, 800b162 <_isatty_r+0x1a>
 800b160:	6023      	str	r3, [r4, #0]
 800b162:	bd38      	pop	{r3, r4, r5, pc}
 800b164:	20001044 	.word	0x20001044

0800b168 <__udivmoddi4>:
 800b168:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b16c:	9d08      	ldr	r5, [sp, #32]
 800b16e:	460e      	mov	r6, r1
 800b170:	4604      	mov	r4, r0
 800b172:	460f      	mov	r7, r1
 800b174:	2b00      	cmp	r3, #0
 800b176:	d14a      	bne.n	800b20e <__udivmoddi4+0xa6>
 800b178:	4694      	mov	ip, r2
 800b17a:	458c      	cmp	ip, r1
 800b17c:	fab2 f282 	clz	r2, r2
 800b180:	d960      	bls.n	800b244 <__udivmoddi4+0xdc>
 800b182:	b142      	cbz	r2, 800b196 <__udivmoddi4+0x2e>
 800b184:	f1c2 0320 	rsb	r3, r2, #32
 800b188:	4097      	lsls	r7, r2
 800b18a:	fa20 f303 	lsr.w	r3, r0, r3
 800b18e:	fa0c fc02 	lsl.w	ip, ip, r2
 800b192:	431f      	orrs	r7, r3
 800b194:	4094      	lsls	r4, r2
 800b196:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800b19a:	fa1f f68c 	uxth.w	r6, ip
 800b19e:	fbb7 f1fe 	udiv	r1, r7, lr
 800b1a2:	0c23      	lsrs	r3, r4, #16
 800b1a4:	fb0e 7711 	mls	r7, lr, r1, r7
 800b1a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b1ac:	fb01 f006 	mul.w	r0, r1, r6
 800b1b0:	4298      	cmp	r0, r3
 800b1b2:	d90a      	bls.n	800b1ca <__udivmoddi4+0x62>
 800b1b4:	eb1c 0303 	adds.w	r3, ip, r3
 800b1b8:	f101 37ff 	add.w	r7, r1, #4294967295
 800b1bc:	f080 8115 	bcs.w	800b3ea <__udivmoddi4+0x282>
 800b1c0:	4298      	cmp	r0, r3
 800b1c2:	f240 8112 	bls.w	800b3ea <__udivmoddi4+0x282>
 800b1c6:	3902      	subs	r1, #2
 800b1c8:	4463      	add	r3, ip
 800b1ca:	1a1b      	subs	r3, r3, r0
 800b1cc:	b2a4      	uxth	r4, r4
 800b1ce:	fbb3 f0fe 	udiv	r0, r3, lr
 800b1d2:	fb0e 3310 	mls	r3, lr, r0, r3
 800b1d6:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800b1da:	fb00 f606 	mul.w	r6, r0, r6
 800b1de:	42a6      	cmp	r6, r4
 800b1e0:	d90a      	bls.n	800b1f8 <__udivmoddi4+0x90>
 800b1e2:	eb1c 0404 	adds.w	r4, ip, r4
 800b1e6:	f100 33ff 	add.w	r3, r0, #4294967295
 800b1ea:	f080 8100 	bcs.w	800b3ee <__udivmoddi4+0x286>
 800b1ee:	42a6      	cmp	r6, r4
 800b1f0:	f240 80fd 	bls.w	800b3ee <__udivmoddi4+0x286>
 800b1f4:	4464      	add	r4, ip
 800b1f6:	3802      	subs	r0, #2
 800b1f8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800b1fc:	1ba4      	subs	r4, r4, r6
 800b1fe:	2100      	movs	r1, #0
 800b200:	b11d      	cbz	r5, 800b20a <__udivmoddi4+0xa2>
 800b202:	40d4      	lsrs	r4, r2
 800b204:	2300      	movs	r3, #0
 800b206:	e9c5 4300 	strd	r4, r3, [r5]
 800b20a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b20e:	428b      	cmp	r3, r1
 800b210:	d905      	bls.n	800b21e <__udivmoddi4+0xb6>
 800b212:	b10d      	cbz	r5, 800b218 <__udivmoddi4+0xb0>
 800b214:	e9c5 0100 	strd	r0, r1, [r5]
 800b218:	2100      	movs	r1, #0
 800b21a:	4608      	mov	r0, r1
 800b21c:	e7f5      	b.n	800b20a <__udivmoddi4+0xa2>
 800b21e:	fab3 f183 	clz	r1, r3
 800b222:	2900      	cmp	r1, #0
 800b224:	d146      	bne.n	800b2b4 <__udivmoddi4+0x14c>
 800b226:	42b3      	cmp	r3, r6
 800b228:	d302      	bcc.n	800b230 <__udivmoddi4+0xc8>
 800b22a:	4282      	cmp	r2, r0
 800b22c:	f200 80f5 	bhi.w	800b41a <__udivmoddi4+0x2b2>
 800b230:	1a84      	subs	r4, r0, r2
 800b232:	eb66 0203 	sbc.w	r2, r6, r3
 800b236:	2001      	movs	r0, #1
 800b238:	4617      	mov	r7, r2
 800b23a:	2d00      	cmp	r5, #0
 800b23c:	d0e5      	beq.n	800b20a <__udivmoddi4+0xa2>
 800b23e:	e9c5 4700 	strd	r4, r7, [r5]
 800b242:	e7e2      	b.n	800b20a <__udivmoddi4+0xa2>
 800b244:	2a00      	cmp	r2, #0
 800b246:	f040 8093 	bne.w	800b370 <__udivmoddi4+0x208>
 800b24a:	eba1 030c 	sub.w	r3, r1, ip
 800b24e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800b252:	fa1f fe8c 	uxth.w	lr, ip
 800b256:	2101      	movs	r1, #1
 800b258:	fbb3 f6f7 	udiv	r6, r3, r7
 800b25c:	fb07 3016 	mls	r0, r7, r6, r3
 800b260:	0c23      	lsrs	r3, r4, #16
 800b262:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b266:	fb0e f006 	mul.w	r0, lr, r6
 800b26a:	4298      	cmp	r0, r3
 800b26c:	d908      	bls.n	800b280 <__udivmoddi4+0x118>
 800b26e:	eb1c 0303 	adds.w	r3, ip, r3
 800b272:	f106 38ff 	add.w	r8, r6, #4294967295
 800b276:	d202      	bcs.n	800b27e <__udivmoddi4+0x116>
 800b278:	4298      	cmp	r0, r3
 800b27a:	f200 80d0 	bhi.w	800b41e <__udivmoddi4+0x2b6>
 800b27e:	4646      	mov	r6, r8
 800b280:	1a1b      	subs	r3, r3, r0
 800b282:	b2a4      	uxth	r4, r4
 800b284:	fbb3 f0f7 	udiv	r0, r3, r7
 800b288:	fb07 3310 	mls	r3, r7, r0, r3
 800b28c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800b290:	fb0e fe00 	mul.w	lr, lr, r0
 800b294:	45a6      	cmp	lr, r4
 800b296:	d908      	bls.n	800b2aa <__udivmoddi4+0x142>
 800b298:	eb1c 0404 	adds.w	r4, ip, r4
 800b29c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b2a0:	d202      	bcs.n	800b2a8 <__udivmoddi4+0x140>
 800b2a2:	45a6      	cmp	lr, r4
 800b2a4:	f200 80b6 	bhi.w	800b414 <__udivmoddi4+0x2ac>
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	eba4 040e 	sub.w	r4, r4, lr
 800b2ae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800b2b2:	e7a5      	b.n	800b200 <__udivmoddi4+0x98>
 800b2b4:	f1c1 0720 	rsb	r7, r1, #32
 800b2b8:	408b      	lsls	r3, r1
 800b2ba:	fa22 fc07 	lsr.w	ip, r2, r7
 800b2be:	ea4c 0c03 	orr.w	ip, ip, r3
 800b2c2:	fa06 fe01 	lsl.w	lr, r6, r1
 800b2c6:	fa20 f407 	lsr.w	r4, r0, r7
 800b2ca:	fa26 f307 	lsr.w	r3, r6, r7
 800b2ce:	ea44 040e 	orr.w	r4, r4, lr
 800b2d2:	fa00 f801 	lsl.w	r8, r0, r1
 800b2d6:	ea4f 401c 	mov.w	r0, ip, lsr #16
 800b2da:	ea4f 4914 	mov.w	r9, r4, lsr #16
 800b2de:	fbb3 fef0 	udiv	lr, r3, r0
 800b2e2:	fa1f f68c 	uxth.w	r6, ip
 800b2e6:	fb00 331e 	mls	r3, r0, lr, r3
 800b2ea:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 800b2ee:	fb0e f906 	mul.w	r9, lr, r6
 800b2f2:	4599      	cmp	r9, r3
 800b2f4:	fa02 f201 	lsl.w	r2, r2, r1
 800b2f8:	d90b      	bls.n	800b312 <__udivmoddi4+0x1aa>
 800b2fa:	eb1c 0303 	adds.w	r3, ip, r3
 800b2fe:	f10e 3aff 	add.w	sl, lr, #4294967295
 800b302:	f080 8085 	bcs.w	800b410 <__udivmoddi4+0x2a8>
 800b306:	4599      	cmp	r9, r3
 800b308:	f240 8082 	bls.w	800b410 <__udivmoddi4+0x2a8>
 800b30c:	f1ae 0e02 	sub.w	lr, lr, #2
 800b310:	4463      	add	r3, ip
 800b312:	eba3 0909 	sub.w	r9, r3, r9
 800b316:	b2a4      	uxth	r4, r4
 800b318:	fbb9 f3f0 	udiv	r3, r9, r0
 800b31c:	fb00 9913 	mls	r9, r0, r3, r9
 800b320:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 800b324:	fb03 f606 	mul.w	r6, r3, r6
 800b328:	42a6      	cmp	r6, r4
 800b32a:	d908      	bls.n	800b33e <__udivmoddi4+0x1d6>
 800b32c:	eb1c 0404 	adds.w	r4, ip, r4
 800b330:	f103 30ff 	add.w	r0, r3, #4294967295
 800b334:	d268      	bcs.n	800b408 <__udivmoddi4+0x2a0>
 800b336:	42a6      	cmp	r6, r4
 800b338:	d966      	bls.n	800b408 <__udivmoddi4+0x2a0>
 800b33a:	3b02      	subs	r3, #2
 800b33c:	4464      	add	r4, ip
 800b33e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800b342:	1ba4      	subs	r4, r4, r6
 800b344:	fba0 e602 	umull	lr, r6, r0, r2
 800b348:	42b4      	cmp	r4, r6
 800b34a:	4673      	mov	r3, lr
 800b34c:	46b1      	mov	r9, r6
 800b34e:	d352      	bcc.n	800b3f6 <__udivmoddi4+0x28e>
 800b350:	d04f      	beq.n	800b3f2 <__udivmoddi4+0x28a>
 800b352:	b15d      	cbz	r5, 800b36c <__udivmoddi4+0x204>
 800b354:	ebb8 0203 	subs.w	r2, r8, r3
 800b358:	eb64 0409 	sbc.w	r4, r4, r9
 800b35c:	fa04 f707 	lsl.w	r7, r4, r7
 800b360:	fa22 f301 	lsr.w	r3, r2, r1
 800b364:	431f      	orrs	r7, r3
 800b366:	40cc      	lsrs	r4, r1
 800b368:	e9c5 7400 	strd	r7, r4, [r5]
 800b36c:	2100      	movs	r1, #0
 800b36e:	e74c      	b.n	800b20a <__udivmoddi4+0xa2>
 800b370:	f1c2 0120 	rsb	r1, r2, #32
 800b374:	fa20 f301 	lsr.w	r3, r0, r1
 800b378:	fa0c fc02 	lsl.w	ip, ip, r2
 800b37c:	fa26 f101 	lsr.w	r1, r6, r1
 800b380:	4096      	lsls	r6, r2
 800b382:	4333      	orrs	r3, r6
 800b384:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800b388:	fa1f fe8c 	uxth.w	lr, ip
 800b38c:	fbb1 f0f7 	udiv	r0, r1, r7
 800b390:	fb07 1610 	mls	r6, r7, r0, r1
 800b394:	0c19      	lsrs	r1, r3, #16
 800b396:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 800b39a:	fb00 f60e 	mul.w	r6, r0, lr
 800b39e:	428e      	cmp	r6, r1
 800b3a0:	fa04 f402 	lsl.w	r4, r4, r2
 800b3a4:	d908      	bls.n	800b3b8 <__udivmoddi4+0x250>
 800b3a6:	eb1c 0101 	adds.w	r1, ip, r1
 800b3aa:	f100 38ff 	add.w	r8, r0, #4294967295
 800b3ae:	d22d      	bcs.n	800b40c <__udivmoddi4+0x2a4>
 800b3b0:	428e      	cmp	r6, r1
 800b3b2:	d92b      	bls.n	800b40c <__udivmoddi4+0x2a4>
 800b3b4:	3802      	subs	r0, #2
 800b3b6:	4461      	add	r1, ip
 800b3b8:	1b89      	subs	r1, r1, r6
 800b3ba:	b29b      	uxth	r3, r3
 800b3bc:	fbb1 f6f7 	udiv	r6, r1, r7
 800b3c0:	fb07 1116 	mls	r1, r7, r6, r1
 800b3c4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800b3c8:	fb06 f10e 	mul.w	r1, r6, lr
 800b3cc:	4299      	cmp	r1, r3
 800b3ce:	d908      	bls.n	800b3e2 <__udivmoddi4+0x27a>
 800b3d0:	eb1c 0303 	adds.w	r3, ip, r3
 800b3d4:	f106 38ff 	add.w	r8, r6, #4294967295
 800b3d8:	d214      	bcs.n	800b404 <__udivmoddi4+0x29c>
 800b3da:	4299      	cmp	r1, r3
 800b3dc:	d912      	bls.n	800b404 <__udivmoddi4+0x29c>
 800b3de:	3e02      	subs	r6, #2
 800b3e0:	4463      	add	r3, ip
 800b3e2:	1a5b      	subs	r3, r3, r1
 800b3e4:	ea46 4100 	orr.w	r1, r6, r0, lsl #16
 800b3e8:	e736      	b.n	800b258 <__udivmoddi4+0xf0>
 800b3ea:	4639      	mov	r1, r7
 800b3ec:	e6ed      	b.n	800b1ca <__udivmoddi4+0x62>
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	e702      	b.n	800b1f8 <__udivmoddi4+0x90>
 800b3f2:	45f0      	cmp	r8, lr
 800b3f4:	d2ad      	bcs.n	800b352 <__udivmoddi4+0x1ea>
 800b3f6:	ebbe 0302 	subs.w	r3, lr, r2
 800b3fa:	eb66 060c 	sbc.w	r6, r6, ip
 800b3fe:	3801      	subs	r0, #1
 800b400:	46b1      	mov	r9, r6
 800b402:	e7a6      	b.n	800b352 <__udivmoddi4+0x1ea>
 800b404:	4646      	mov	r6, r8
 800b406:	e7ec      	b.n	800b3e2 <__udivmoddi4+0x27a>
 800b408:	4603      	mov	r3, r0
 800b40a:	e798      	b.n	800b33e <__udivmoddi4+0x1d6>
 800b40c:	4640      	mov	r0, r8
 800b40e:	e7d3      	b.n	800b3b8 <__udivmoddi4+0x250>
 800b410:	46d6      	mov	lr, sl
 800b412:	e77e      	b.n	800b312 <__udivmoddi4+0x1aa>
 800b414:	4464      	add	r4, ip
 800b416:	3802      	subs	r0, #2
 800b418:	e747      	b.n	800b2aa <__udivmoddi4+0x142>
 800b41a:	4608      	mov	r0, r1
 800b41c:	e70d      	b.n	800b23a <__udivmoddi4+0xd2>
 800b41e:	3e02      	subs	r6, #2
 800b420:	4463      	add	r3, ip
 800b422:	e72d      	b.n	800b280 <__udivmoddi4+0x118>

0800b424 <_init>:
 800b424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b426:	bf00      	nop
 800b428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b42a:	bc08      	pop	{r3}
 800b42c:	469e      	mov	lr, r3
 800b42e:	4770      	bx	lr

0800b430 <_fini>:
 800b430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b432:	bf00      	nop
 800b434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b436:	bc08      	pop	{r3}
 800b438:	469e      	mov	lr, r3
 800b43a:	4770      	bx	lr
