#include <cstdio>
#include <iostream>
#include <cstdlib>
#include <memory>

#include "FileProcessor.h"
#include "OracleFileProcessor.h"
#include "Cache.h"
#include "AddressChunkCache.h"

#include "MemoryHierarchy.h"

void PrintSimulatorConfiguration(int blockSize,
	int l1_size, int l1_assoc,
	int l2_size, int l2_assoc,
	ReplacementPolicy replacementPolicy,
	bool isInclusive,
	std::string traceFile)
{
	std::cout << "===== Simulator configuration =====" << std::endl;
	std::cout << "BLOCKSIZE:             " << blockSize << std::endl;
	std::cout << "L1_SIZE:               " << l1_size << std::endl;
	std::cout << "L1_ASSOC:              " << l1_assoc << std::endl;
	std::cout << "L2_SIZE:               " << l2_size << std::endl;
	std::cout << "L2_ASSOC:              " << l2_assoc << std::endl;

	std::string repl;
	switch (replacementPolicy)
	{
		case ReplacementPolicy::FIFO: repl = "FIFO"; break;
		case ReplacementPolicy::LRU: repl = "LRU"; break;
		case ReplacementPolicy::OPTIMAL: repl = "optimal"; break;
	}
	std::cout << "REPLACEMENT POLICY:    " << repl << std::endl;

	std::string inclusion = isInclusive ? "inclusive" : "non-inclusive";
	std::cout << "INCLUSION PROPERTY:    " << inclusion << std::endl;

	std::string base_filename = traceFile.substr(traceFile.find_last_of("/\\") + 1);
	std::cout << "trace_file:            " << base_filename << std::endl;
}

/// <summary>
/// The simulator accepts 8 Command Line args, the following are:
/// BLOCKSIZE: Positive integer. Block size in bytes. (Same block size for all 
/// 	caches in the memory hierarchy.) 
/// L1_SIZE: Positive integer. L1 cache size in bytes. 
/// L1_ASSOC: Positive integer. L1 set-associa vity (1 is direct-mapped). 
/// L2_SIZE: Positive integer. L2 cache size in bytes. L2_SIZE = 0 signifies 
/// 	that there is no L2 cache. 
/// L2_ASSOC: Positive integer. L2 set-associa vity (1 is direct-mapped). 
/// REPLACEMENT_POLICY: Posi ve integer. 0 for LRU, 1 for FIFO, 2 
/// 	for opmal. 
/// INCLUSION_PROPERTY: Positive integer. 0 for non-inclusive, 1 for inclusive. 
/// trace_file: Character string. Full name of trace file including any extensions. 
/// </summary>
int main(int argc, char** argv)
{
	int blockSize,
		l1_size, l1_assoc,
		l2_size, l2_assoc, isInclusive,
		n, m;

	ReplacementPolicy replacementPolicy;

	std::string traceFile;

	if (argc < 8)
	{
		std::cerr << "Error: Not enough arguments." << std::endl;
		return EXIT_FAILURE;
	}

	// Read in command line arguments
	blockSize = atoi(argv[1]);
	l1_size = atoi(argv[2]);
	l1_assoc = atoi(argv[3]);
	l2_size = atoi(argv[4]);
	l2_assoc = atoi(argv[5]);
	replacementPolicy = (ReplacementPolicy) atoi(argv[6]);
	isInclusive = atoi(argv[7]);
	traceFile = argv[8];
	n = atoi(argv[9]);
	m = atoi(argv[10]);

	if (blockSize == 0 || l1_assoc == 0 || (l2_size > 0 && l2_assoc == 0))
	{
		std::cerr << "Error: Block size and associativity must not be zero." << std::endl;
		return EXIT_FAILURE;
	}

	PrintSimulatorConfiguration(blockSize,
		l1_size, l1_assoc,
		l2_size, l2_assoc,
		replacementPolicy,
		isInclusive,
		traceFile);

	// Create the memory hierarchy
	std::vector<std::shared_ptr<ICache>> caches;
	caches.push_back(std::make_shared<Cache>(Cache(l1_size, l1_assoc, blockSize, replacementPolicy, "L1")));
	if (l2_size != 0)
	{
		//caches.push_back(std::make_shared<Cache>(Cache(l2_size, l2_assoc, blockSize, replacementPolicy, "L2")));
		caches.push_back(std::make_shared<AddressChunkCache>(AddressChunkCache(l2_size, l2_assoc, blockSize, n, m, replacementPolicy, "L2")));
	}
	MemoryHierarchy mh = MemoryHierarchy(caches, isInclusive == 1);

	// Load the file and run the simulated cache
	Instruction next;
	if (replacementPolicy == ReplacementPolicy::OPTIMAL)
	{
		OracleFileProcessor oracleProcessor = OracleFileProcessor(traceFile);
		while (!oracleProcessor.Finished())
		{
			next = oracleProcessor.Next();
			if (next.operation != MemoryOperation::None)
				mh.ProcessRequest(next);
		}
	}
	else
	{
		FileProcessor processor = FileProcessor(traceFile);
		while (!processor.Finished())
		{
			next = processor.Next();
			if (next.operation != MemoryOperation::None)
				mh.ProcessRequest(next);
		}
	}

	std::cout << mh.ToString();

	std::cout << "Read Misses L2: " << mh.cacheModules[1].get()->statistics.readMisses << std::endl;
	std::cout << "Write Misses L2: " << mh.cacheModules[1].get()->statistics.writeMisses << std::endl;
}
