{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583250370022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583250370024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 15:46:09 2020 " "Processing started: Tue Mar 03 15:46:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583250370024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250370024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250370024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583250371519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583250371519 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "first_nios2_system.qsys " "Elaborating Platform Designer system entity \"first_nios2_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250381999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:26 Progress: Loading system_template_de1_soc/first_nios2_system.qsys " "2020.03.03.15:46:26 Progress: Loading system_template_de1_soc/first_nios2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250386515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:26 Progress: Reading input file " "2020.03.03.15:46:26 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250386991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:27 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.03.03.15:46:27 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250387103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:27 Progress: Parameterizing module clk_0 " "2020.03.03.15:46:27 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250387902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:27 Progress: Adding cpu \[altera_nios2_qsys 16.1\] " "2020.03.03.15:46:27 Progress: Adding cpu \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250387904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Parameterizing module cpu " "2020.03.03.15:46:28 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2020.03.03.15:46:28 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Parameterizing module jtag_uart " "2020.03.03.15:46:28 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Adding led_pio \[altera_avalon_pio 18.1\] " "2020.03.03.15:46:28 Progress: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Parameterizing module led_pio " "2020.03.03.15:46:28 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2020.03.03.15:46:28 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Parameterizing module onchip_mem " "2020.03.03.15:46:28 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2020.03.03.15:46:28 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Parameterizing module sdram " "2020.03.03.15:46:28 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\] " "2020.03.03.15:46:28 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Parameterizing module sys_clk_timer " "2020.03.03.15:46:28 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2020.03.03.15:46:28 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Parameterizing module sysid " "2020.03.03.15:46:28 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Building connections " "2020.03.03.15:46:28 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Parameterizing connections " "2020.03.03.15:46:28 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:28 Progress: Validating " "2020.03.03.15:46:28 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250388834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.03.15:46:29 Progress: Done reading input file " "2020.03.03.15:46:29 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250389314 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "First_nios2_system.cpu: Nios II Classic cores are no longer recommended for new projects " "First_nios2_system.cpu: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250389692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "First_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250389692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "First_nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250389694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "First_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250389694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.sysid: Time stamp will be automatically updated when this component is generated. " "First_nios2_system.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250389694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system: Generating first_nios2_system \"first_nios2_system\" for QUARTUS_SYNTH " "First_nios2_system: Generating first_nios2_system \"first_nios2_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250390799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'first_nios2_system_cpu' " "Cpu: Starting RTL generation for module 'first_nios2_system_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250394685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=first_nios2_system_cpu --dir=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0002_cpu_gen/ --quartus_bindir=C:/intelfpga/18.1/quartus/bin64 --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0002_cpu_gen//first_nios2_system_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=first_nios2_system_cpu --dir=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0002_cpu_gen/ --quartus_bindir=C:/intelfpga/18.1/quartus/bin64 --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0002_cpu_gen//first_nios2_system_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250394685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:35 (*) Starting Nios II generation " "Cpu: # 2020.03.03 15:46:35 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:35 (*)   Checking for plaintext license. " "Cpu: # 2020.03.03 15:46:35 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:36 (*)   Couldn't query license setup in Quartus directory C:/intelfpga/18.1/quartus/bin64 " "Cpu: # 2020.03.03 15:46:36 (*)   Couldn't query license setup in Quartus directory C:/intelfpga/18.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.03.03 15:46:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:36 (*)   Plaintext license not found. " "Cpu: # 2020.03.03 15:46:36 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:36 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.03.03 15:46:36 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:36 (*)   Couldn't query license setup in Quartus directory C:/intelfpga/18.1/quartus/bin64 " "Cpu: # 2020.03.03 15:46:36 (*)   Couldn't query license setup in Quartus directory C:/intelfpga/18.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.03.03 15:46:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:37 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2020.03.03 15:46:37 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:37 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.03.03 15:46:37 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:37 (*)   Creating all objects for CPU " "Cpu: # 2020.03.03 15:46:37 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:37 (*)     Pipeline frontend " "Cpu: # 2020.03.03 15:46:37 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:38 (*)   Generating RTL from CPU objects " "Cpu: # 2020.03.03 15:46:38 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:40 (*)   Creating encrypted RTL " "Cpu: # 2020.03.03 15:46:40 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.03 15:46:40 (*) Done Nios II generation " "Cpu: # 2020.03.03 15:46:40 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'first_nios2_system_cpu' " "Cpu: Done RTL generation for module 'first_nios2_system_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"first_nios2_system\" instantiated altera_nios2_qsys \"cpu\" " "Cpu: \"first_nios2_system\" instantiated altera_nios2_qsys \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0003_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0003_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250400859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250401167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"first_nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"first_nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250401174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'first_nios2_system_led_pio' " "Led_pio: Starting RTL generation for module 'first_nios2_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250401198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_led_pio --dir=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0004_led_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0004_led_pio_gen//first_nios2_system_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_led_pio --dir=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0004_led_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0004_led_pio_gen//first_nios2_system_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250401198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'first_nios2_system_led_pio' " "Led_pio: Done RTL generation for module 'first_nios2_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250401420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"first_nios2_system\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"first_nios2_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250401426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'first_nios2_system_sdram' " "Sdram: Starting RTL generation for module 'first_nios2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250401445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=first_nios2_system_sdram --dir=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0005_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0005_sdram_gen//first_nios2_system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=first_nios2_system_sdram --dir=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0005_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0005_sdram_gen//first_nios2_system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250401445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'first_nios2_system_sdram' " "Sdram: Done RTL generation for module 'first_nios2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250401826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"first_nios2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"first_nios2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250401832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250401845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0006_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0006_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0006_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8324_47644829599811247.dir/0006_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250401847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250402148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"first_nios2_system\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"first_nios2_system\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250402155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"first_nios2_system\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"first_nios2_system\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250402165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250403995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250404165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250404337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250404504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250404668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250404830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"first_nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"first_nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"first_nios2_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"first_nios2_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"first_nios2_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"first_nios2_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\" " "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v " "Reusing file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_address_alignment.sv " "Reusing file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250406757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250407015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250407026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250407036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system: Done \"first_nios2_system\" with 35 modules, 60 files " "First_nios2_system: Done \"first_nios2_system\" with 35 modules, 60 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250407042 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "first_nios2_system.qsys " "Finished elaborating Platform Designer system entity \"first_nios2_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250408311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hello_world.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.bdf" "" { Schematic "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/ip/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "ip/pll/pll_0002.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/ip/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/first_nios2_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/first_nios2_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system " "Found entity 1: first_nios2_system" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/first_nios2_system/submodules/altera_default_burst_converter.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/first_nios2_system/submodules/altera_incr_burst_converter.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_address_alignment.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409368 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409426 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409426 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409426 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409426 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583250409448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409549 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_controller.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/altera_wrap_burst_converter.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583250409693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/first_nios2_system/submodules/altera_wrap_burst_converter.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250409701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250409701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_ic_data_module " "Found entity 1: first_nios2_system_cpu_ic_data_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_cpu_ic_tag_module " "Found entity 2: first_nios2_system_cpu_ic_tag_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_cpu_register_bank_a_module " "Found entity 3: first_nios2_system_cpu_register_bank_a_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_cpu_register_bank_b_module " "Found entity 4: first_nios2_system_cpu_register_bank_b_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_cpu_nios2_oci_debug " "Found entity 5: first_nios2_system_cpu_nios2_oci_debug" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "6 first_nios2_system_cpu_ociram_sp_ram_module " "Found entity 6: first_nios2_system_cpu_ociram_sp_ram_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "7 first_nios2_system_cpu_nios2_ocimem " "Found entity 7: first_nios2_system_cpu_nios2_ocimem" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "8 first_nios2_system_cpu_nios2_avalon_reg " "Found entity 8: first_nios2_system_cpu_nios2_avalon_reg" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "9 first_nios2_system_cpu_nios2_oci_break " "Found entity 9: first_nios2_system_cpu_nios2_oci_break" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "10 first_nios2_system_cpu_nios2_oci_xbrk " "Found entity 10: first_nios2_system_cpu_nios2_oci_xbrk" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "11 first_nios2_system_cpu_nios2_oci_dbrk " "Found entity 11: first_nios2_system_cpu_nios2_oci_dbrk" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "12 first_nios2_system_cpu_nios2_oci_itrace " "Found entity 12: first_nios2_system_cpu_nios2_oci_itrace" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "13 first_nios2_system_cpu_nios2_oci_td_mode " "Found entity 13: first_nios2_system_cpu_nios2_oci_td_mode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "14 first_nios2_system_cpu_nios2_oci_dtrace " "Found entity 14: first_nios2_system_cpu_nios2_oci_dtrace" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "15 first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "16 first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "17 first_nios2_system_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: first_nios2_system_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "18 first_nios2_system_cpu_nios2_oci_fifo " "Found entity 18: first_nios2_system_cpu_nios2_oci_fifo" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "19 first_nios2_system_cpu_nios2_oci_pib " "Found entity 19: first_nios2_system_cpu_nios2_oci_pib" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "20 first_nios2_system_cpu_nios2_oci_im " "Found entity 20: first_nios2_system_cpu_nios2_oci_im" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "21 first_nios2_system_cpu_nios2_performance_monitors " "Found entity 21: first_nios2_system_cpu_nios2_performance_monitors" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "22 first_nios2_system_cpu_nios2_oci " "Found entity 22: first_nios2_system_cpu_nios2_oci" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""} { "Info" "ISGN_ENTITY_NAME" "23 first_nios2_system_cpu " "Found entity 23: first_nios2_system_cpu" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_sysclk " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_sysclk" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_tck " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_tck" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_wrapper " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_wrapper" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_oci_test_bench " "Found entity 1: first_nios2_system_cpu_oci_test_bench" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_oci_test_bench.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_test_bench " "Found entity 1: first_nios2_system_cpu_test_bench" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_test_bench.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_irq_mapper " "Found entity 1: first_nios2_system_irq_mapper" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: first_nios2_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410629 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_jtag_uart_scfifo_w " "Found entity 2: first_nios2_system_jtag_uart_scfifo_w" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410629 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: first_nios2_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410629 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_jtag_uart_scfifo_r " "Found entity 4: first_nios2_system_jtag_uart_scfifo_r" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410629 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_jtag_uart " "Found entity 5: first_nios2_system_jtag_uart" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_led_pio " "Found entity 1: first_nios2_system_led_pio" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0 " "Found entity 1: first_nios2_system_mm_interconnect_0" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: first_nios2_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: first_nios2_system_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_demux " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_mux " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583250410865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583250410866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410884 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router " "Found entity 2: first_nios2_system_mm_interconnect_0_router" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583250410896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583250410898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410917 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router_001 " "Found entity 2: first_nios2_system_mm_interconnect_0_router_001" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583250410928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583250410930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410949 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router_002 " "Found entity 2: first_nios2_system_mm_interconnect_0_router_002" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583250410962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583250410963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410980 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router_004 " "Found entity 2: first_nios2_system_mm_interconnect_0_router_004" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250410980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250410980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583250410994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583250410995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250411013 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router_007 " "Found entity 2: first_nios2_system_mm_interconnect_0_router_007" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250411013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250411013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_demux " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250411032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250411032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250411054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250411054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_mux " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250411078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250411078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250411103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250411103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sdram_input_efifo_module " "Found entity 1: first_nios2_system_sdram_input_efifo_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250411139 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_sdram " "Found entity 2: first_nios2_system_sdram" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250411139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250411139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sys_clk_timer " "Found entity 1: first_nios2_system_sys_clk_timer" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250411164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250411164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sysid " "Found entity 1: first_nios2_system_sysid" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250411185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250411185 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1812) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1812): conditional expression evaluates to a constant" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1583250411200 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1814) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1814): conditional expression evaluates to a constant" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1583250411200 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1972) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1972): conditional expression evaluates to a constant" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1583250411201 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(2802) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(2802): conditional expression evaluates to a constant" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1583250411203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_sdram.v(318) " "Verilog HDL or VHDL warning at first_nios2_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1583250411208 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_sdram.v(328) " "Verilog HDL or VHDL warning at first_nios2_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1583250411210 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_sdram.v(338) " "Verilog HDL or VHDL warning at first_nios2_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1583250411210 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_sdram.v(682) " "Verilog HDL or VHDL warning at first_nios2_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1583250411211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello_world " "Elaborating entity \"hello_world\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583250413135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system first_nios2_system:inst " "Elaborating entity \"first_nios2_system\" for hierarchy \"first_nios2_system:inst\"" {  } { { "hello_world.bdf" "inst" { Schematic "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 136 856 1368 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250413194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu first_nios2_system:inst\|first_nios2_system_cpu:cpu " "Elaborating entity \"first_nios2_system_cpu\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "cpu" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250413311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_test_bench first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_test_bench:the_first_nios2_system_cpu_test_bench " "Elaborating entity \"first_nios2_system_cpu_test_bench\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_test_bench:the_first_nios2_system_cpu_test_bench\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_test_bench" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 4875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250413573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ic_data_module first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data " "Elaborating entity \"first_nios2_system_cpu_ic_data_module\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ic_data" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 5733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250413678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250413985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250414047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414048 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583250414048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekj1 " "Found entity 1: altsyncram_ekj1" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250414170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250414170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekj1 first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated " "Elaborating entity \"altsyncram_ekj1\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250414185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ic_tag_module first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag " "Elaborating entity \"first_nios2_system_cpu_ic_tag_module\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ic_tag" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 5799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250414348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250414475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250414533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250414533 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583250414533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7o1 " "Found entity 1: altsyncram_j7o1" {  } { { "db/altsyncram_j7o1.tdf" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/altsyncram_j7o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250414664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250414664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7o1 first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_j7o1:auto_generated " "Elaborating entity \"altsyncram_j7o1\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_j7o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250414679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_register_bank_a_module first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a " "Elaborating entity \"first_nios2_system_cpu_register_bank_a_module\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_register_bank_a" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 6342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250415249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250415349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250415414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250415415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250415415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250415415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250415415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250415415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250415415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250415415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250415415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250415415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250415415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250415415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250415415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250415415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250415415 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583250415415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0o1 " "Found entity 1: altsyncram_q0o1" {  } { { "db/altsyncram_q0o1.tdf" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/altsyncram_q0o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250415531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250415531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q0o1 first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_q0o1:auto_generated " "Elaborating entity \"altsyncram_q0o1\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_q0o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250415547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_register_bank_b_module first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b " "Elaborating entity \"first_nios2_system_cpu_register_bank_b_module\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_register_bank_b" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 6364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250416332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250416427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 267 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250416483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250416483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250416483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250416483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250416483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250416483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250416483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250416483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250416483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250416483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250416483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250416483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250416483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250416483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250416483 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 267 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583250416483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r0o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r0o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r0o1 " "Found entity 1: altsyncram_r0o1" {  } { { "db/altsyncram_r0o1.tdf" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/altsyncram_r0o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250416601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250416601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r0o1 first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_r0o1:auto_generated " "Elaborating entity \"altsyncram_r0o1\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_r0o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250416616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci " "Elaborating entity \"first_nios2_system_cpu_nios2_oci\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 6896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250417422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_debug first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_debug\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_debug" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250417534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_altera_std_synchronizer" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250417694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250417745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250417745 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583250417745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_ocimem first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem " "Elaborating entity \"first_nios2_system_cpu_nios2_ocimem\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_ocimem" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250417815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ociram_sp_ram_module first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram " "Elaborating entity \"first_nios2_system_cpu_ociram_sp_ram_module\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ociram_sp_ram" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250417935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250418032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 478 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250418088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250418090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250418090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250418090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250418090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250418090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250418090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250418090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250418090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250418090 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 478 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583250418090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qmf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qmf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qmf1 " "Found entity 1: altsyncram_qmf1" {  } { { "db/altsyncram_qmf1.tdf" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qmf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250418209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250418209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qmf1 first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated " "Elaborating entity \"altsyncram_qmf1\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250418227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_avalon_reg first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_nios2_avalon_reg " "Elaborating entity \"first_nios2_system_cpu_nios2_avalon_reg\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_nios2_avalon_reg\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_avalon_reg" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250419043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_break first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_break:the_first_nios2_system_cpu_nios2_oci_break " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_break\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_break:the_first_nios2_system_cpu_nios2_oci_break\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_break" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250419137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_xbrk first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_nios2_oci_xbrk " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_xbrk\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_xbrk" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250419267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_dbrk first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_nios2_oci_dbrk " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_dbrk\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_dbrk" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250419367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_itrace first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_itrace\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_itrace" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250419462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_dtrace first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_dtrace\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_dtrace" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250419598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_td_mode first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\|first_nios2_system_cpu_nios2_oci_td_mode:first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_td_mode\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\|first_nios2_system_cpu_nios2_oci_td_mode:first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250419738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifo first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifo\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_fifo" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250419853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt:the_first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt:the_first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250419970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc:the_first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc:the_first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250420063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifo_cnt_inc first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifo_cnt_inc:the_first_nios2_system_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifo_cnt_inc:the_first_nios2_system_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_fifo_cnt_inc" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250420156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_oci_test_bench first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_oci_test_bench:the_first_nios2_system_cpu_oci_test_bench " "Elaborating entity \"first_nios2_system_cpu_oci_test_bench\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_oci_test_bench:the_first_nios2_system_cpu_oci_test_bench\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_oci_test_bench" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250420219 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "first_nios2_system_cpu_oci_test_bench " "Entity \"first_nios2_system_cpu_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_oci_test_bench" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2322 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1583250420220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_pib first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_pib:the_first_nios2_system_cpu_nios2_oci_pib " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_pib\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_pib:the_first_nios2_system_cpu_nios2_oci_pib\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_pib" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250420317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_im first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_im:the_first_nios2_system_cpu_nios2_oci_im " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_im\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_im:the_first_nios2_system_cpu_nios2_oci_im\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_im" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250420411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_wrapper first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_jtag_debug_module_wrapper" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250420481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_tck first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_tck\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "the_first_nios2_system_cpu_jtag_debug_module_tck" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250420550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_sysclk first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_sysclk:the_first_nios2_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_sysclk:the_first_nios2_system_cpu_jtag_debug_module_sysclk\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "the_first_nios2_system_cpu_jtag_debug_module_sysclk" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250420700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "first_nios2_system_cpu_jtag_debug_module_phy" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250420948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250420998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Instantiated megafunction \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250420998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250420998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250420998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250420998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250420998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250420998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250420998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250420998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250420998 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583250420998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250421029 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250421082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250421913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250422189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart " "Elaborating entity \"first_nios2_system_jtag_uart\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "jtag_uart" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250422362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart_scfifo_w first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w " "Elaborating entity \"first_nios2_system_jtag_uart_scfifo_w\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "the_first_nios2_system_jtag_uart_scfifo_w" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250422436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "wfifo" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250422828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250422881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250422881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250422881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250422881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250422881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250422881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250422881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250422881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250422881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250422881 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583250422881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250422994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250422994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250423012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250423159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250423159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250423180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250423313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250423313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250423362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250423524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250423524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250423565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250423743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250423743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250423774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250423941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250423941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250423971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart_scfifo_r first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r " "Elaborating entity \"first_nios2_system_jtag_uart_scfifo_r\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "the_first_nios2_system_jtag_uart_scfifo_r" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250424125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "first_nios2_system_jtag_uart_alt_jtag_atlantic" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250424830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250424899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250424899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250424899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250424899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250424899 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583250424899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250424962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250425047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_led_pio first_nios2_system:inst\|first_nios2_system_led_pio:led_pio " "Elaborating entity \"first_nios2_system_led_pio\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "led_pio" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250425164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sdram first_nios2_system:inst\|first_nios2_system_sdram:sdram " "Elaborating entity \"first_nios2_system_sdram\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_sdram:sdram\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "sdram" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250425266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sdram_input_efifo_module first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module " "Elaborating entity \"first_nios2_system_sdram_input_efifo_module\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" "the_first_nios2_system_sdram_input_efifo_module" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250425393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sys_clk_timer first_nios2_system:inst\|first_nios2_system_sys_clk_timer:sys_clk_timer " "Elaborating entity \"first_nios2_system_sys_clk_timer\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "sys_clk_timer" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250425510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sysid first_nios2_system:inst\|first_nios2_system_sysid:sysid " "Elaborating entity \"first_nios2_system_sysid\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_sysid:sysid\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "sysid" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250425602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0 first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"first_nios2_system_mm_interconnect_0\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "mm_interconnect_0" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250425678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250425964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250426044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250426116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250426200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250426365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250426461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250426533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250426619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250426703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250426793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250426869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250426974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250427059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "sdram_s1_agent" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250427262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250427337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250427415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250427535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router:router " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "router" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250427614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_default_decode first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router:router\|first_nios2_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_default_decode\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router:router\|first_nios2_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250427730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_001 first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_001\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "router_001" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250427808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_001_default_decode first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_001:router_001\|first_nios2_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_001:router_001\|first_nios2_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250427899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_002 first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_002\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "router_002" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250428000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_002_default_decode first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_002:router_002\|first_nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_002:router_002\|first_nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250428076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_004 first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_004\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "router_004" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250428190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_004_default_decode first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_004:router_004\|first_nios2_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_004:router_004\|first_nios2_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250428268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_007 first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_007\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "router_007" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250428414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_007_default_decode first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_007:router_007\|first_nios2_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_007:router_007\|first_nios2_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250428491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250428559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250428645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250428717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_cmd_demux first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"first_nios2_system_mm_interconnect_0_cmd_demux\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cmd_demux" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250428797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_cmd_demux_001 first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cmd_demux_001" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250428905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_cmd_mux first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"first_nios2_system_mm_interconnect_0_cmd_mux\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cmd_mux" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250428992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_cmd_mux_002 first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cmd_mux_002" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250429099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250429179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250429250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_rsp_demux first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"first_nios2_system_mm_interconnect_0_rsp_demux\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "rsp_demux" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250429395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_rsp_demux_002 first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "rsp_demux_002" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250429502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_rsp_mux first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"first_nios2_system_mm_interconnect_0_rsp_mux\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "rsp_mux" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250429635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250429732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250429792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_rsp_mux_001 first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "rsp_mux_001" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250429863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250429947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250430045 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583250430053 "|hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583250430054 "|hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583250430054 "|hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250430189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_avalon_st_adapter first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"first_nios2_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250430293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250430392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_avalon_st_adapter_005 first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250430607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250430687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_irq_mapper first_nios2_system:inst\|first_nios2_system_irq_mapper:irq_mapper " "Elaborating entity \"first_nios2_system_irq_mapper\" for hierarchy \"first_nios2_system:inst\|first_nios2_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "irq_mapper" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250430767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller first_nios2_system:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"first_nios2_system:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "rst_controller" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250430840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer first_nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"first_nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250430916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer first_nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"first_nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250430983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst2 " "Elaborating entity \"pll\" for hierarchy \"pll:inst2\"" {  } { { "hello_world.bdf" "inst2" { Schematic "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 24 600 760 168 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250431057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:inst2\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:inst2\|pll_0002:pll_inst\"" {  } { { "ip/pll.v" "pll_inst" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/ip/pll.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250431122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip/pll/pll_0002.v" "altera_pll_i" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/ip/pll/pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250431328 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1583250431344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip/pll/pll_0002.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/ip/pll/pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250431398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -250 ps " "Parameter \"phase_shift1\" = \"-250 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250431398 ""}  } { { "ip/pll/pll_0002.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/ip/pll/pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583250431398 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_first_nios2_system_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_first_nios2_system_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_itrace" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3252 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1583250433100 "|hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583250433665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.03.15:47:17 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl " "2020.03.03.15:47:17 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250437988 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250440650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250440875 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250442525 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250442676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250442832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250443004 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250443017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250443023 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583250443784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slded954572/alt_sld_fab.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/slded954572/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250444358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250444358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250444509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250444509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250444561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250444561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250444678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250444678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250444805 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250444805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250444805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250444926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250444926 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583250450325 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1583250450325 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1583250450325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250450468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"first_nios2_system:inst\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583250450468 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583250450468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583250450602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250450602 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583250451493 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_CKE VCC " "Pin \"oDRAM_CKE\" is stuck at VCC" {  } { { "hello_world.bdf" "" { Schematic "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 352 360 536 368 "oDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583250453043 "|hello_world|oDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1583250453043 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250453312 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "321 " "321 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583250454796 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250455148 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/hello_world.map.smsg " "Generated suppressed messages file H:/DSD_Material/Task3/DSD_Material_Students/system_template_de1_soc/hello_world.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250456670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583250460971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583250460971 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1583250461585 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1583250461585 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1583250461603 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1583250461603 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3101 " "Implemented 3101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583250462084 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583250462084 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1583250462084 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2865 " "Implemented 2865 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583250462084 ""} { "Info" "ICUT_CUT_TM_RAMS" "182 " "Implemented 182 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583250462084 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1583250462084 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583250462084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583250462778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 15:47:42 2020 " "Processing ended: Tue Mar 03 15:47:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583250462778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583250462778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583250462778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583250462778 ""}
