// Seed: 3534897416
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_5 = id_4;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output supply0 id_2,
    output wor id_3,
    output logic id_4,
    input wire id_5,
    input wand id_6,
    output supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    output wor id_11
);
  wire id_13;
  assign id_7 = 1;
  final @(negedge 1) id_4 <= (1'b0);
  module_0(
      id_13, id_13, id_13, id_13
  );
  assign id_2 = 1 & 1 + id_0;
  wire id_14;
  tri1 id_15 = id_6;
endmodule
