<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='102' type='IndexedMap&lt;std::pair&lt;unsigned int, SmallVector&lt;unsigned int, 4&gt; &gt;, llvm::VirtReg2IndexFunctor&gt;'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='759' u='m' c='_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='760' u='m' c='_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='761' u='m' c='_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='768' u='m' c='_ZN4llvm19MachineRegisterInfo20addRegAllocationHintEjj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='778' u='m' c='_ZN4llvm19MachineRegisterInfo15clearSimpleHintEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='780' u='m' c='_ZN4llvm19MachineRegisterInfo15clearSimpleHintEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='789' u='m' c='_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='790' u='m' c='_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='791' u='m' c='_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='807' u='m' c='_ZNK4llvm19MachineRegisterInfo21getRegAllocationHintsEj'/>
<offset>1664</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='94'>/// RegAllocHints - This vector records register allocation hints for
  /// virtual registers. For each virtual register, it keeps a pair of hint
  /// type and hints vector making up the allocation hints. Only the first
  /// hint may be target specific, and in that case this is reflected by the
  /// first member of the pair being non-zero. If the hinted register is
  /// virtual, it means the allocator should prefer the physical register
  /// allocated to it if any.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='50' u='m' c='_ZN4llvm19MachineRegisterInfoC1EPNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='149' u='m' c='_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE'/>
