// Seed: 3316533799
module module_0 #(
    parameter id_1 = 32'd27
) ();
  logic _id_1;
  ;
  assign id_1 = id_1;
  wire [id_1 : -1] id_2;
  parameter id_3 = 1;
  final $clog2(id_1);
  ;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  module_0 modCall_1 ();
  logic id_10, id_11;
  id_12 :
  assert property (@(posedge id_12) -1 ? id_9 : id_11)
  else $signed(43);
  ;
endmodule
