LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY C is 
PORT (
 x0, x1, x2, x3 : IN STD_LOGIC;
 l0, l1, l2, l3 : OUT STD_LOGIC );
 END C;
  ARCHITECTURE Behavior OF C IS
 BEGIN 
 l0 <= ((NOT x1) AND x2 ) OR ((NOT x3) AND x4);
 l1 <= ((NOT x1) AND x2 AND (NOT x3)) OR (x1 AND (NOT x3) AND (NOT x4)) OR (x2 and x3 and (not x4));
 l2 <= ((not x1) and x2) or ((not x1) and (not x3) and x4) or (x1 and (not x3) and (not x4)) ;
 l3 <= (x1 and (not x3) and x4);
 END Behavior;