// Seed: 1739857418
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input wor id_2,
    output tri0 id_3
);
  assign id_0 = (id_2 == -1 < 1);
endmodule
module module_1 (
    output tri   id_0,
    input  tri0  id_1
    , id_9,
    input  tri0  id_2,
    input  tri   id_3
    , id_10,
    input  tri0  id_4,
    input  tri0  id_5,
    output uwire id_6,
    input  tri   id_7
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_8 = 1;
  parameter id_9 = 1;
  logic id_10;
  wire  id_11;
  ;
endmodule
module module_3 #(
    parameter id_2 = 32'd45,
    parameter id_4 = 32'd46,
    parameter id_8 = 32'd51
) (
    input wand id_0
    , id_6,
    input tri0 id_1,
    input tri0 _id_2,
    input supply0 id_3,
    input uwire _id_4
    , id_7
);
  localparam id_8 = -1'b0;
  module_2 modCall_1 (
      id_6,
      id_7,
      id_6,
      id_6,
      id_7,
      id_6,
      id_7
  );
  logic id_9;
  parameter id_10 = id_8;
  logic id_11;
  ;
  supply1 id_12;
  assign id_12 = 1;
  logic [id_8 : id_4  *  -1 'b0 +  id_8  -  id_2] id_13;
  ;
  logic id_14;
  assign id_9 = id_10;
  logic id_15;
endmodule
