<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port." projectName="mul_v2" solutionName="solution1" date="2021-12-17T09:39:07.886-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'mul_v2_I' will not be exposed as RTL port." projectName="mul_v2" solutionName="solution1" date="2021-12-17T09:39:07.877-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="mul_v2" solutionName="solution1" date="2021-12-17T09:39:07.812-0500" type="Warning"/>
        <logs message="WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26" projectName="mul_v2" solutionName="solution1" date="2021-12-17T09:39:02.115-0500" type="Warning"/>
        <logs message="WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27" projectName="mul_v2" solutionName="solution1" date="2021-12-17T09:39:02.054-0500" type="Warning"/>
        <logs message="WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472" projectName="mul_v2" solutionName="solution1" date="2021-12-17T09:39:02.049-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
