#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan  1 23:35:13 2021
# Process ID: 7280
# Current directory: C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.runs/synth_1
# Command line: vivado.exe -log riscv_core.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_core.tcl
# Log file: C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.runs/synth_1/riscv_core.vds
# Journal file: C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source riscv_core.tcl -notrace
Command: synth_design -top riscv_core -part xcvu190-flgc2104-1HV-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu190'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu190'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4596 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 595.406 ; gain = 201.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_core' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/riscv_core.sv:9]
INFO: [Synth 8-6157] synthesizing module 'singlecycle_datapath' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/singlecycle_datapath.sv:9]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/adder.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/adder.sv:9]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (2#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/alu.sv:9]
INFO: [Synth 8-6157] synthesizing module 'multiplexer4' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/multiplexer4.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'multiplexer' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/multiplexer.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplexer' (3#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/multiplexer.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer4' (4#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/multiplexer4.sv:9]
INFO: [Synth 8-6157] synthesizing module 'multiplexer2' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/multiplexer2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'multiplexer__parameterized0' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/multiplexer.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter CHANNELS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplexer__parameterized0' (4#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/multiplexer.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer2' (5#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/multiplexer2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'multiplexer8' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/multiplexer8.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'multiplexer__parameterized1' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/multiplexer.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter CHANNELS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplexer__parameterized1' (5#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/multiplexer.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer8' (6#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/multiplexer8.sv:9]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/register.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INITIAL bound to: 4194304 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (7#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/register.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/regfile.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/regfile.sv:9]
INFO: [Synth 8-6157] synthesizing module 'instruction_decoder' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/instruction_decoder.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'instruction_decoder' (9#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/instruction_decoder.sv:9]
INFO: [Synth 8-6157] synthesizing module 'immediate_generator' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/immediate_generator.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'immediate_generator' (10#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/immediate_generator.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'singlecycle_datapath' (11#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/singlecycle_datapath.sv:9]
INFO: [Synth 8-6157] synthesizing module 'singlecycle_ctlpath' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/singlecycle_ctlpath.sv:9]
INFO: [Synth 8-6157] synthesizing module 'singlecycle_control' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/singlecycle_control.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'singlecycle_control' (12#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/singlecycle_control.sv:9]
INFO: [Synth 8-6157] synthesizing module 'control_transfer' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/control_transfer.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'control_transfer' (13#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/control_transfer.sv:9]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/alu_control.sv:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/alu_control.sv:26]
INFO: [Synth 8-226] default block is never used [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/alu_control.sv:47]
INFO: [Synth 8-226] default block is never used [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/alu_control.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (14#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/alu_control.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'singlecycle_ctlpath' (15#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/singlecycle_ctlpath.sv:9]
INFO: [Synth 8-6157] synthesizing module 'data_memory_interface' [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/data_memory_interface.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'data_memory_interface' (16#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/data_memory_interface.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core' (17#1) [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/riscv_core.sv:9]
WARNING: [Synth 8-3331] design data_memory_interface has unconnected port clock
WARNING: [Synth 8-3331] design alu_control has unconnected port inst_funct7[6]
WARNING: [Synth 8-3331] design alu_control has unconnected port inst_funct7[4]
WARNING: [Synth 8-3331] design alu_control has unconnected port inst_funct7[3]
WARNING: [Synth 8-3331] design alu_control has unconnected port inst_funct7[2]
WARNING: [Synth 8-3331] design alu_control has unconnected port inst_funct7[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 652.098 ; gain = 258.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 659.539 ; gain = 265.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu190-flgc2104-1HV-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 659.566 ; gain = 265.496
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu190-flgc2104-1HV-e
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/alu.sv:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/alu.sv:76]
INFO: [Synth 8-6904] The RAM "regfile:/register_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 709.266 ; gain = 315.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
Module multiplexer 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module multiplexer__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module immediate_generator 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module singlecycle_control 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module control_transfer 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
Module alu_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
Module data_memory_interface 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1800 (col length:120)
BRAMs: 7560 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.srcs/sources_1/rv/alu.sv:77]
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
INFO: [Synth 8-6904] The RAM "riscv_core/singlecycle_datapath/regfile/register_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1382.559 ; gain = 988.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------------+-----------+----------------------+----------------+
|riscv_core  | singlecycle_datapath/regfile/register_reg | Implied   | 32 x 32              | RAM32M16 x 6   | 
+------------+-------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1383.449 ; gain = 989.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------------+-----------+----------------------+----------------+
|riscv_core  | singlecycle_datapath/regfile/register_reg | Implied   | 32 x 32              | RAM32M16 x 6   | 
+------------+-------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1437.000 ; gain = 1042.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1449.285 ; gain = 1055.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1449.285 ; gain = 1055.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1449.285 ; gain = 1055.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1449.285 ; gain = 1055.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1449.285 ; gain = 1055.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1449.285 ; gain = 1055.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |   686|
|3     |DSP48E2  |     8|
|4     |LUT1     |   297|
|5     |LUT2     |   262|
|6     |LUT3     |  3447|
|7     |LUT4     |   126|
|8     |LUT5     |  1014|
|9     |LUT6     |   719|
|10    |MUXF7    |    21|
|11    |RAM32M16 |     6|
|12    |FDCE     |    31|
|13    |FDPE     |     1|
|14    |IBUF     |    66|
|15    |OBUF     |   102|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------+---------------------+------+
|      |Instance                    |Module               |Cells |
+------+----------------------------+---------------------+------+
|1     |top                         |                     |  6787|
|2     |  singlecycle_datapath      |singlecycle_datapath |  6616|
|3     |    adder_pc_plus_4         |adder                |     4|
|4     |    adder_pc_plus_immediate |adder_0              |     4|
|5     |    alu                     |alu                  |  4666|
|6     |    program_counter         |register             |   156|
|7     |    regfile                 |regfile              |  1786|
+------+----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1449.285 ; gain = 1055.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1449.285 ; gain = 1055.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1449.285 ; gain = 1055.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 788 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1517.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 8 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 66 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1517.809 ; gain = 1148.551
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1517.809 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Emre/Desktop/riscv-simple-sv-master/riscvVivado/riscvVivado.runs/synth_1/riscv_core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_core_utilization_synth.rpt -pb riscv_core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  1 23:35:58 2021...
