
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.123505                       # Number of seconds simulated
sim_ticks                                123504518802                       # Number of ticks simulated
final_tick                               688802950629                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156952                       # Simulator instruction rate (inst/s)
host_op_rate                                   203125                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2116623                       # Simulator tick rate (ticks/s)
host_mem_usage                               67387080                       # Number of bytes of host memory used
host_seconds                                 58349.81                       # Real time elapsed on the host
sim_insts                                  9158089525                       # Number of instructions simulated
sim_ops                                   11852328586                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2071808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2066816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2075008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1225472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2071680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3410304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3407104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1226880                       # Number of bytes read from this memory
system.physmem.bytes_read::total             17593472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3735680                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3735680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16186                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16147                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16211                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9574                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        16185                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        26643                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        26618                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         9585                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                137449                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           29185                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                29185                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16775159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        35238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16734740                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        35238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16801069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        42492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9922487                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        38347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16774123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        39383                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27612787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        38347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27586877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        45602                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9933888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               142452051                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36274                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        35238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        35238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        42492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        38347                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        39383                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        38347                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        45602                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             310920                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          30247314                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               30247314                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          30247314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16775159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        35238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16734740                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        35238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16801069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        42492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9922487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        38347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16774123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        39383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27612787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        38347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27586877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        45602                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9933888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              172699365                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               296173907                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21803554                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19461031                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1737807                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14481734                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14206238                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310305                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52115                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230251180                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123879799                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21803554                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15516543                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27609621                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5712126                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5390378                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13934563                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1705690                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    267215736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.760131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       239606115     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4202404      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133696      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4157653      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1333991      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3839099      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          607908      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          988919      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10345951      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    267215736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073617                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418267                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228270526                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7424350                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27554296                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22399                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3944161                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2064342                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20366                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138591518                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38357                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3944161                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228500253                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4582350                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2119337                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27328395                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       741236                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138393073                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          200                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        107740                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       553189                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181396306                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627290129                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627290129                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034306                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34361974                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18584                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9393                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1768921                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24939301                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4065885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26117                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       924980                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137682679                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18647                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128892337                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82223                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24913688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51076857                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    267215736                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.482353                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.095667                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    210758919     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17714779      6.63%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18926031      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10968865      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5674873      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1420078      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1679510      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39489      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33192      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    267215736                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215243     57.30%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87424     23.27%     80.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        72973     19.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101085077     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012779      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22753576     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4031715      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128892337                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435191                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375640                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002914                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    525458272                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162615366                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125613138                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129267977                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       101837                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5101235                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          361                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        99940                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3944161                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3774371                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91230                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137701423                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18321                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24939301                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4065885                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9389                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45903                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2132                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          361                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1171648                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       670293                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1841941                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127263505                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22432871                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1628831                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   97                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26464377                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19336042                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031506                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429692                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125641743                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125613138                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76000973                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165653761                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.424120                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458794                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615979                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25090493                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1726954                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    263271575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.427756                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.296870                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    221312544     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16501162      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10570199      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3352078      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5531301      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1080757      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       685393      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       628290      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3609851      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    263271575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615979                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267929                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436174                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3609851                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           397367819                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279360296                       # The number of ROB writes
system.switch_cpus0.timesIdled                5135891                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28958171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.961739                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.961739                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.337639                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.337639                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591491354                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163687488                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147145992                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus1.numCycles               296173907                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21744636                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19408653                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1736193                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     14408153                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14166420                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1306730                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52006                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    229655455                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             123563393                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21744636                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15473150                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27537380                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5708056                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5506365                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13900956                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1704083                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    266661350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.519224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.759770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       239123970     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         4188845      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2130923      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4146139      1.55%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1329448      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3829625      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          605360      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          986555      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10320485      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    266661350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073418                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.417199                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       227682158                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7533024                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27482169                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22179                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3941816                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2058482                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        20304                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     138236925                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        38237                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3941816                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       227910878                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4705173                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2108141                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27257225                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       738113                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     138039419                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          178                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        106306                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       551531                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    180930517                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    625698219                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    625698219                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    146589061                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34341446                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18516                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9357                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1760988                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     24880228                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4053425                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        25934                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       923600                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         137332047                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18580                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        128544324                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        82873                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24901541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51066315                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    266661350                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.482051                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.095456                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    210363857     78.89%     78.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17659948      6.62%     85.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     18873392      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10936608      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5662415      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1418501      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1674090      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        39249      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        33290      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    266661350                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         215083     57.32%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         87230     23.25%     80.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        72926     19.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    100810656     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1009662      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9160      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     22695732     17.66%     96.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4019114      3.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     128544324                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.434016                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             375239                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002919                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    524208110                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162252493                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    125266422                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     128919563                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       100959                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      5098147                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       100328                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3941816                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3901026                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91069                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    137350721                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18299                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     24880228                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4053425                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9353                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         2150                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1169593                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       670374                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1839967                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    126914167                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     22372819                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1630157                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   94                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            26391730                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19279998                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4018911                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.428512                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             125294928                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125266422                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75791242                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        165220327                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.422949                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.458728                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99703088                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112277932                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25077822                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18473                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1725366                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    262719534                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.427368                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.296298                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    220887005     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16449068      6.26%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10538840      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3342558      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5516261      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1077836      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       684094      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       626254      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3597618      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    262719534                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99703088                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112277932                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              23735174                       # Number of memory references committed
system.switch_cpus1.commit.loads             19782077                       # Number of loads committed
system.switch_cpus1.commit.membars               9217                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17216503                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         98139567                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1407564                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3597618                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           396477293                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          278656513                       # The number of ROB writes
system.switch_cpus1.timesIdled                5124969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               29512557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99703088                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112277932                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99703088                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.970559                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.970559                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336637                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336637                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       589871264                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      163235172                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146764490                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18454                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus2.numCycles               296173214                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21825905                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19480799                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1742746                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14496491                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14219833                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1311773                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        52132                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    230539345                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             124005041                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21825905                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15531606                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27639320                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5725839                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5338351                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13953394                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1710688                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    267490350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.519492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.760127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       239851030     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         4206100      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2136177      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4161012      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1338346      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3843644      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          608892      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          988536      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10356613      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    267490350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073693                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.418691                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       228554492                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7376377                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27584343                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22218                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3952916                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2066768                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        20388                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     138740042                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        38321                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3952916                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       228784527                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4557496                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2096951                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27358311                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       740145                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     138542549                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          194                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        106023                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       553484                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    181596961                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    627976657                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    627976657                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    147159754                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34437080                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18601                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9404                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1762614                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     24962796                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4070062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        26185                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       928097                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         137830370                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18665                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        129021851                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        82351                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24964777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51174562                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    267490350                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482342                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.095633                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    210974969     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17735788      6.63%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     18943341      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10978681      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      5683153      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1421503      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1680399      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        39311      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        33205      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    267490350                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         215588     57.32%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         87531     23.27%     80.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        73006     19.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    101191716     78.43%     78.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1013594      0.79%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9198      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     22771896     17.65%     96.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4035447      3.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     129021851                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.435630                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             376125                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002915                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    525992528                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    162814152                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    125735471                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     129397976                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       100630                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      5108201                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          348                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       100698                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3952916                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3747896                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91417                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    137849136                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        18267                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     24962796                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4070062                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9399                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45919                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         2157                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          348                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1175129                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       672348                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1847477                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    127386528                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     22450352                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1635323                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  101                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            26485576                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19353170                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4035224                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.430108                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             125763998                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            125735471                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76071132                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        165832137                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.424534                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458724                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100084742                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112711706                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25142409                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18550                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1731880                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    263537434                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.427688                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.296751                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    221541845     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16516776      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10577634      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3354570      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5537411      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1081796      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       686465      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       628958      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3611979      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    263537434                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100084742                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112711706                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              23823927                       # Number of memory references committed
system.switch_cpus2.commit.loads             19854563                       # Number of loads committed
system.switch_cpus2.commit.membars               9255                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17282583                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         98519908                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1413343                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3611979                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           397779193                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          279664378                       # The number of ROB writes
system.switch_cpus2.timesIdled                5142184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               28682864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100084742                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112711706                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100084742                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.959224                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.959224                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.337926                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.337926                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       592060572                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      163851824                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147290387                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18532                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  61                       # Number of system calls
system.switch_cpus3.numCycles               296173907                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24069108                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19695439                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2346346                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9934845                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9472743                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2483443                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       106835                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    231566660                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             134614155                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24069108                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11956186                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28096399                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6413325                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6360515                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         14166481                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2348423                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    270060038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       241963639     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1311406      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2080678      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2813107      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2900733      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2450687      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1375490      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2034248      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13130050      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    270060038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081267                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454511                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       229183393                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      8764123                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28044162                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        32298                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4036061                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3960968                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     165173807                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1972                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4036061                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       229816182                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1728438                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      5576270                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27450836                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1452248                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     165110755                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          191                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        214169                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       623968                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    230364777                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    768153830                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    768153830                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    199664435                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30700327                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40776                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21148                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4288561                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15453056                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8373468                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        98527                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1946582                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         164902431                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40920                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        156555346                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        21396                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18305183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     43876000                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1340                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    270060038                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579706                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.271133                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    203854737     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     27193077     10.07%     85.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13777564      5.10%     90.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10424257      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8193905      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3314467      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2072684      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1084465      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       144882      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    270060038                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          29100     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         97034     37.04%     48.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       135802     51.85%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    131667309     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2340730      1.50%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        19624      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14180042      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8347641      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     156555346                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528593                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             261936                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001673                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    583454059                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    183249163                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    154220410                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     156817282                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       321082                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2482522                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          633                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       122327                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4036061                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1379054                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       141289                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    164943513                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        66812                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15453056                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8373468                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21152                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        118955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          633                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1362198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1322890                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2685088                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    154408905                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13345077                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2146438                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  162                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21692410                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21939797                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8347333                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521345                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             154220674                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            154220410                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         88531402                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        238588004                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520709                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371064                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    116392402                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    143218883                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21724647                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        39580                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2376076                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    266023977                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538368                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.387350                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    207300146     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     29091789     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     11002751      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5244066      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4409447      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2532425      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2227792      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1001759      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3213802      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    266023977                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    116392402                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     143218883                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21221672                       # Number of memory references committed
system.switch_cpus3.commit.loads             12970531                       # Number of loads committed
system.switch_cpus3.commit.membars              19746                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          20652764                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        129038003                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2949143                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3213802                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           427752912                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          333923204                       # The number of ROB writes
system.switch_cpus3.timesIdled                3506182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               26113869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          116392402                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            143218883                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    116392402                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.544615                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.544615                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392987                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392987                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       694947257                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      214819409                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      153120448                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         39546                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus4.numCycles               296173907                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21777611                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19438267                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1737567                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     14438210                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        14186300                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1308854                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        52112                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    229985038                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             123750741                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21777611                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     15495154                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27578917                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5712145                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5407330                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         13919894                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1705211                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    266936100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.519483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.760184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       239357183     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         4196348      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2132227      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         4151160      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1333088      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3834802      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          606995      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          988117      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10336180      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    266936100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073530                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.417831                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       228009876                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7435898                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27523834                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        22056                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3944432                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      2061308                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        20353                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     138447914                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        38336                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3944432                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       228238560                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4618107                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      2097337                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27298361                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       739299                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     138249906                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          197                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        106364                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       552521                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    181206281                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    626654916                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    626654916                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    146840616                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        34365665                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        18562                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         9386                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1764088                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     24914336                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      4061671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        26238                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       926292                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         137539001                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        18624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        128740073                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        82392                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     24916718                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     51115288                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          116                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    266936100                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482288                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.095638                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    210549820     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     17689921      6.63%     85.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     18902290      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     10955250      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      5668897      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1421103      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1676288      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        39257      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        33274      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    266936100                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         215180     57.33%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         87347     23.27%     80.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        72803     19.40%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    100964163     78.42%     78.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1011537      0.79%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         9177      0.01%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     22728198     17.65%     96.87% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      4026998      3.13%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     128740073                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.434677                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             375330                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002915                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    524873968                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    162474700                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    125462657                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     129115403                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       101872                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      5100378                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          368                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       101381                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3944432                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3812846                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        90923                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    137557733                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        18289                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     24914336                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      4061671                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         9380                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         45788                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         2161                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          368                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1170440                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       671251                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1841691                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    127110971                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     22406801                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1629102                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  108                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            26433571                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19309795                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           4026770                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.429177                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             125491393                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            125462657                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         75909739                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        165472823                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.423611                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.458744                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     99871209                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    112469020                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     25093775                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        18508                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1726727                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    262991668                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.427652                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.296679                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    221087568     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     16477119      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     10556854      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      3348822      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      5526194      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1079268      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       684633      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       626867      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3604343      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    262991668                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     99871209                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     112469020                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              23774248                       # Number of memory references committed
system.switch_cpus4.commit.loads             19813958                       # Number of loads committed
system.switch_cpus4.commit.membars               9235                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17245556                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         98307140                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1410098                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3604343                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           396949743                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          279073151                       # The number of ROB writes
system.switch_cpus4.timesIdled                5131964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               29237807                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           99871209                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            112469020                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     99871209                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.965558                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.965558                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.337205                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.337205                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       590792706                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      163489989                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      146990349                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         18488                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus5.numCycles               296173907                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22888437                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     18716331                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2235113                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9697018                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         9055733                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2357596                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        99863                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    222297736                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             129778072                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22888437                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     11413329                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27215969                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6458967                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       6094753                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         13664576                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2251177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    259783470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.958927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       232567501     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1476364      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2335794      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3702828      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1548699      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1740190      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1825723      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1197666      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13388705      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    259783470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077280                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438182                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       220275310                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      8133679                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27131772                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        68203                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       4174504                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3755093                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          487                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     158501486                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3191                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       4174504                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       220595586                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        2077978                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      5118856                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         26883561                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       932983                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     158408067                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        26169                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        271028                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       347156                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        44496                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    219923775                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    736883308                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    736883308                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    188112856                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        31810919                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        40183                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        21996                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2815952                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     15105546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8117786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       245067                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1839801                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         158195092                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        40307                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        149887918                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       186305                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     19728056                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     43847589                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3632                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    259783470                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576972                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268962                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    196546562     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     25395520      9.78%     85.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     13893041      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9454948      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8832847      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2550788      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1974103      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       673762      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       461899      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    259783470                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          34815     12.59%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        106394     38.47%     51.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       135367     48.94%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    125568085     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2365675      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        18184      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     13857742      9.25%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      8078232      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     149887918                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.506081                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             276576                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001845                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    560022187                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    177965095                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    147495828                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     150164494                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       453549                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2691374                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          433                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1671                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       226669                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         9335                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       4174504                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1334330                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       135865                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    158235556                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        59232                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     15105546                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8117786                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        21989                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        100310                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1671                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1309935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1269851                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2579786                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    147769017                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     13037131                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2118901                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  157                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21113394                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        20807451                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           8076263                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.498927                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             147496803                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            147495828                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         86242504                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        225244313                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.498004                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382884                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    110493019                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    135434153                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     22801751                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        36675                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2282386                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    255608966                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.529849                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.383067                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    200629004     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     26625554     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10367149      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5584956      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4184480      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2332677      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1438041      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1286958      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3160147      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    255608966                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    110493019                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     135434153                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20305289                       # Number of memory references committed
system.switch_cpus5.commit.loads             12414172                       # Number of loads committed
system.switch_cpus5.commit.membars              18298                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          19440759                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        122036016                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2750965                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3160147                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           410683982                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          320646555                       # The number of ROB writes
system.switch_cpus5.timesIdled                3588005                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               36390437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          110493019                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            135434153                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    110493019                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.680476                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.680476                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.373068                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.373068                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       666381362                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      204471035                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      147840975                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         36640                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus6.numCycles               296173907                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22862813                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     18695731                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2236964                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9641017                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9043073                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2355496                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        99615                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    222205189                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             129664207                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22862813                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11398569                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             27183716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6464074                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6102727                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         13661405                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2252998                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    259669864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       232486148     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1467948      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2327772      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3702302      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1545434      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1736894      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1827685      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1203927      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13371754      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    259669864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077194                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437798                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       220180751                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      8143324                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         27099961                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        68095                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4177731                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3750204                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          479                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     158368408                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3175                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4177731                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       220495715                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2111407                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      5086870                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         26856532                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       941607                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     158280203                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        32833                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        271001                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       348418                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        51025                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    219753680                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    736283555                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    736283555                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    187942773                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        31810868                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        40322                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        22150                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2823549                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15091200                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8111042                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       245343                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1841719                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         158086202                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        40443                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        149787035                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       184922                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     19729858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     43806653                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3798                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    259669864                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.576836                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268890                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    196476652     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25382156      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13877501      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9446720      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8829943      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2548840      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1972208      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       674255      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       461589      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    259669864                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34792     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        106152     38.44%     51.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       135237     48.97%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    125489487     83.78%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2363616      1.58%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18168      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     13843978      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8071786      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     149787035                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.505740                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             276181                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001844                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    559705033                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    177858145                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    147394079                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     150063216                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       450872                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2688235                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          372                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1675                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       227032                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         9314                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4177731                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1353579                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       135739                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    158126796                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         9953                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15091200                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8111042                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        22137                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        100294                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1675                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1312153                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1270169                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2582322                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    147663737                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13022812                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2123294                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  151                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21092669                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        20789464                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8069857                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.498571                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             147395038                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            147394079                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         86182673                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        225102590                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.497661                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382860                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    110393191                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    135311782                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     22815283                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        36645                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2284277                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    255492133                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.529612                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.382666                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    200557619     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     26603553     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10358684      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5579874      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4181156      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2334005      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1437287      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1286772      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3153183      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    255492133                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    110393191                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     135311782                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              20286975                       # Number of memory references committed
system.switch_cpus6.commit.loads             12402965                       # Number of loads committed
system.switch_cpus6.commit.membars              18282                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19423187                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        121925769                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2748483                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3153183                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           410465274                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          320432113                       # The number of ROB writes
system.switch_cpus6.timesIdled                3588673                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               36504043                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          110393191                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            135311782                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    110393191                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.682900                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.682900                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372731                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372731                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       665909604                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      204329598                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      147712441                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         36612                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  61                       # Number of system calls
system.switch_cpus7.numCycles               296173907                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        24090621                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19711118                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2346315                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9980906                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         9485064                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2487918                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       107029                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    231794772                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             134730012                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           24090621                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11972982                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             28121063                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6407808                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       6325085                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         14177652                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2348292                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    270271862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.953814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       242150799     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1313049      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2081125      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2817079      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2902364      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2453272      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1381075      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         2037321      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13135778      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    270271862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081339                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454902                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       229409090                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      8731042                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         28069233                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        31964                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       4030532                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3966397                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          387                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     165308892                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2007                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       4030532                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       230041902                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1730197                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      5541195                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         27475653                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1452380                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     165247187                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          200                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        213844                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       624125                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    230558875                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    768793228                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    768793228                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    199918122                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        30640715                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        40823                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        21167                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          4288631                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     15460491                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      8383243                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        98184                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      2006539                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         165039603                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        40968                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        156717001                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        21519                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18259002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     43763933                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1337                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    270271862                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579849                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270946                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    203949691     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     27278508     10.09%     85.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13810526      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3     10417444      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8192139      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3318798      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2074627      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1086231      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       143898      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    270271862                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          29821     11.43%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         95914     36.77%     48.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       135147     51.80%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    131799206     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2343123      1.50%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        19649      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     14198067      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      8356956      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     156717001                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.529138                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             260882                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001665                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    583988260                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    183340204                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    154382270                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     156977883                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       319514                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2473477                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          132                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          633                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       121610                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       4030532                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1380903                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       141499                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    165080735                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        66861                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     15460491                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      8383243                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        21173                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        119141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          633                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1362649                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1320416                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2683065                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    154571375                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13360619                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2145621                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  164                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21717268                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        21964517                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           8356649                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521894                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             154382506                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            154382270                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         88620310                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        238805701                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521255                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371098                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    116540288                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    143400831                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21679911                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        39631                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2376077                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    266241330                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538612                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.387045                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    207405293     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     29164666     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     11013277      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5252674      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4436217      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2539223      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      2212700      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1003834      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3213446      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    266241330                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    116540288                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     143400831                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              21248647                       # Number of memory references committed
system.switch_cpus7.commit.loads             12987014                       # Number of loads committed
system.switch_cpus7.commit.membars              19772                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          20678985                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        129201950                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2952887                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3213446                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           428107833                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          334192094                       # The number of ROB writes
system.switch_cpus7.timesIdled                3508281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               25902045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          116540288                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            143400831                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    116540288                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.541386                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.541386                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393486                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393486                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       695690699                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      215044313                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      153256712                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         39596                       # number of misc regfile writes
system.l20.replacements                         16221                       # number of replacements
system.l20.tagsinuse                      4095.802877                       # Cycle average of tags in use
system.l20.total_refs                          258785                       # Total number of references to valid blocks.
system.l20.sampled_refs                         20317                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.737363                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.291438                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.559181                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3005.913487                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1032.038771                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012522                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001601                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.733866                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.251963                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46121                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46122                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8260                       # number of Writeback hits
system.l20.Writeback_hits::total                 8260                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           82                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   82                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46203                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46204                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46203                       # number of overall hits
system.l20.overall_hits::total                  46204                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16186                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16221                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16186                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16221                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16186                       # number of overall misses
system.l20.overall_misses::total                16221                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19885904                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7231060366                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7250946270                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19885904                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7231060366                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7250946270                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19885904                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7231060366                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7250946270                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        62307                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              62343                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8260                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8260                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           82                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               82                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        62389                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               62425                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        62389                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              62425                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259778                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260190                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259437                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259848                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259437                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259848                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 568168.685714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 446747.829359                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 447009.818753                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 568168.685714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 446747.829359                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 447009.818753                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 568168.685714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 446747.829359                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 447009.818753                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2445                       # number of writebacks
system.l20.writebacks::total                     2445                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16186                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16221                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16186                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16221                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16186                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16221                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     17372368                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6068234489                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6085606857                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     17372368                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6068234489                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6085606857                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     17372368                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6068234489                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6085606857                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259778                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260190                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259437                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259848                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259437                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259848                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 496353.371429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 374906.369023                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 375168.414833                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 496353.371429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 374906.369023                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 375168.414833                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 496353.371429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 374906.369023                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 375168.414833                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16181                       # number of replacements
system.l21.tagsinuse                      4095.788867                       # Cycle average of tags in use
system.l21.total_refs                          258689                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20277                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.757755                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           51.275593                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.384683                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3003.772836                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1034.355755                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012518                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001559                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.733343                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.252528                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999948                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        46049                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  46050                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8236                       # number of Writeback hits
system.l21.Writeback_hits::total                 8236                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           86                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   86                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        46135                       # number of demand (read+write) hits
system.l21.demand_hits::total                   46136                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        46135                       # number of overall hits
system.l21.overall_hits::total                  46136                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16147                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16181                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16147                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16181                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16147                       # number of overall misses
system.l21.overall_misses::total                16181                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     21492252                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7535773751                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7557266003                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     21492252                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7535773751                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7557266003                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     21492252                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7535773751                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7557266003                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        62196                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              62231                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8236                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8236                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           86                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               86                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        62282                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               62317                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        62282                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              62317                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.259615                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.260015                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259256                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259656                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259256                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259656                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 632125.058824                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 466698.070911                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 467045.671034                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 632125.058824                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 466698.070911                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 467045.671034                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 632125.058824                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 466698.070911                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 467045.671034                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2439                       # number of writebacks
system.l21.writebacks::total                     2439                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16147                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16181                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16147                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16181                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16147                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16181                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     19048901                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6375359993                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6394408894                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     19048901                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6375359993                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6394408894                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     19048901                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6375359993                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6394408894                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259615                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.260015                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259256                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259656                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259256                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259656                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 560261.794118                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 394832.476188                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 395180.081206                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 560261.794118                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 394832.476188                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 395180.081206                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 560261.794118                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 394832.476188                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 395180.081206                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         16245                       # number of replacements
system.l22.tagsinuse                      4095.800191                       # Cycle average of tags in use
system.l22.total_refs                          258870                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20341                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.726513                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           51.288927                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.914816                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3004.961437                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1032.635011                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012522                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001688                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.733633                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.252108                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        46187                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  46188                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8279                       # number of Writeback hits
system.l22.Writeback_hits::total                 8279                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           82                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   82                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        46269                       # number of demand (read+write) hits
system.l22.demand_hits::total                   46270                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        46269                       # number of overall hits
system.l22.overall_hits::total                  46270                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        16212                       # number of ReadReq misses
system.l22.ReadReq_misses::total                16246                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        16212                       # number of demand (read+write) misses
system.l22.demand_misses::total                 16246                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        16212                       # number of overall misses
system.l22.overall_misses::total                16246                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     19358885                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   7081093571                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     7100452456                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     19358885                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   7081093571                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      7100452456                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     19358885                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   7081093571                       # number of overall miss cycles
system.l22.overall_miss_latency::total     7100452456                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        62399                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              62434                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8279                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8279                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           82                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               82                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        62481                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               62516                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        62481                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              62516                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.259812                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.260211                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.259471                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.259869                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.259471                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.259869                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 569378.970588                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 436780.999938                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 437058.504001                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 569378.970588                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 436780.999938                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 437058.504001                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 569378.970588                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 436780.999938                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 437058.504001                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2448                       # number of writebacks
system.l22.writebacks::total                     2448                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        16212                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           16246                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        16212                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            16246                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        16212                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           16246                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     16917685                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5916587675                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5933505360                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     16917685                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5916587675                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5933505360                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     16917685                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5916587675                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5933505360                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.259812                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.260211                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.259471                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.259869                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.259471                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.259869                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 497578.970588                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 364951.127251                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 365228.693832                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 497578.970588                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 364951.127251                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 365228.693832                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 497578.970588                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 364951.127251                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 365228.693832                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9618                       # number of replacements
system.l23.tagsinuse                      4095.376854                       # Cycle average of tags in use
system.l23.total_refs                          331279                       # Total number of references to valid blocks.
system.l23.sampled_refs                         13714                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.156264                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.529897                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.073262                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2587.037780                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1417.735915                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019172                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002948                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.631601                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.346127                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999848                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        37718                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  37720                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           11610                       # number of Writeback hits
system.l23.Writeback_hits::total                11610                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          178                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  178                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        37896                       # number of demand (read+write) hits
system.l23.demand_hits::total                   37898                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        37896                       # number of overall hits
system.l23.overall_hits::total                  37898                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9575                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9616                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9575                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9616                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9575                       # number of overall misses
system.l23.overall_misses::total                 9616                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     29777029                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4463055202                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4492832231                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     29777029                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4463055202                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4492832231                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     29777029                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4463055202                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4492832231                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        47293                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              47336                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        11610                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            11610                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          178                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              178                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        47471                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               47514                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        47471                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              47514                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.202461                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.203143                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.201702                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.202382                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.201702                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.202382                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       726269                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 466115.425796                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 467224.649646                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       726269                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 466115.425796                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 467224.649646                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       726269                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 466115.425796                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 467224.649646                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                5115                       # number of writebacks
system.l23.writebacks::total                     5115                       # number of writebacks
system.l23.ReadReq_mshr_hits::switch_cpus3.data            1                       # number of ReadReq MSHR hits
system.l23.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l23.demand_mshr_hits::switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l23.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l23.overall_mshr_hits::switch_cpus3.data            1                       # number of overall MSHR hits
system.l23.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9574                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9615                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9574                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9615                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9574                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9615                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     26832666                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3774464985                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3801297651                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     26832666                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3774464985                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3801297651                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     26832666                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3774464985                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3801297651                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.202440                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.203122                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.201681                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.202361                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.201681                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.202361                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 654455.268293                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 394241.172446                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 395350.769735                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 654455.268293                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 394241.172446                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 395350.769735                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 654455.268293                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 394241.172446                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 395350.769735                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         16222                       # number of replacements
system.l24.tagsinuse                      4095.802120                       # Cycle average of tags in use
system.l24.total_refs                          258774                       # Total number of references to valid blocks.
system.l24.sampled_refs                         20318                       # Sample count of references to valid blocks.
system.l24.avg_refs                         12.736195                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           51.290787                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     6.939304                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  3005.525874                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1032.046156                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.012522                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001694                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.733771                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.251964                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        46106                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  46107                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            8264                       # number of Writeback hits
system.l24.Writeback_hits::total                 8264                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           82                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   82                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        46188                       # number of demand (read+write) hits
system.l24.demand_hits::total                   46189                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        46188                       # number of overall hits
system.l24.overall_hits::total                  46189                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        16185                       # number of ReadReq misses
system.l24.ReadReq_misses::total                16222                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        16185                       # number of demand (read+write) misses
system.l24.demand_misses::total                 16222                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        16185                       # number of overall misses
system.l24.overall_misses::total                16222                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     22157616                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   7361729333                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     7383886949                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     22157616                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   7361729333                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      7383886949                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     22157616                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   7361729333                       # number of overall miss cycles
system.l24.overall_miss_latency::total     7383886949                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        62291                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              62329                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         8264                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             8264                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           82                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               82                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        62373                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               62411                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        62373                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              62411                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.259829                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.260264                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.259487                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.259922                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.259487                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.259922                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 598854.486486                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 454848.892987                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 455177.348601                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 598854.486486                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 454848.892987                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 455177.348601                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 598854.486486                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 454848.892987                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 455177.348601                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                2446                       # number of writebacks
system.l24.writebacks::total                     2446                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        16185                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           16222                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        16185                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            16222                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        16185                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           16222                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     19500982                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   6199017549                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   6218518531                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     19500982                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   6199017549                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   6218518531                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     19500982                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   6199017549                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   6218518531                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.259829                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.260264                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.259487                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.259922                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.259487                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.259922                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 527053.567568                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 383010.043188                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 383338.585316                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 527053.567568                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 383010.043188                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 383338.585316                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 527053.567568                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 383010.043188                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 383338.585316                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         26683                       # number of replacements
system.l25.tagsinuse                      4095.572284                       # Cycle average of tags in use
system.l25.total_refs                          379976                       # Total number of references to valid blocks.
system.l25.sampled_refs                         30779                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.345300                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.270901                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     8.794679                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2707.121437                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1342.385267                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009099                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002147                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.660918                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.327731                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        53917                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  53918                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           15215                       # number of Writeback hits
system.l25.Writeback_hits::total                15215                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          150                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        54067                       # number of demand (read+write) hits
system.l25.demand_hits::total                   54068                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        54067                       # number of overall hits
system.l25.overall_hits::total                  54068                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        26642                       # number of ReadReq misses
system.l25.ReadReq_misses::total                26680                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        26643                       # number of demand (read+write) misses
system.l25.demand_misses::total                 26681                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        26643                       # number of overall misses
system.l25.overall_misses::total                26681                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     24900950                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  13934935066                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    13959836016                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       157347                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       157347                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     24900950                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  13935092413                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     13959993363                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     24900950                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  13935092413                       # number of overall miss cycles
system.l25.overall_miss_latency::total    13959993363                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        80559                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              80598                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        15215                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            15215                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          151                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        80710                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               80749                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        80710                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              80749                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.330714                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.331026                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.006623                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.006623                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.330108                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.330419                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.330108                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.330419                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 655288.157895                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 523043.880565                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 523232.234483                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       157347                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       157347                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 655288.157895                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 523030.154750                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 523218.521157                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 655288.157895                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 523030.154750                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 523218.521157                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4590                       # number of writebacks
system.l25.writebacks::total                     4590                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        26642                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           26680                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        26643                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            26681                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        26643                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           26681                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     22171183                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  12021190109                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  12043361292                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data        85547                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total        85547                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     22171183                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  12021275656                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  12043446839                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     22171183                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  12021275656                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  12043446839                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.330714                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.331026                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.006623                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.006623                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.330108                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.330419                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.330108                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.330419                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 583452.184211                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 451212.000188                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 451400.348276                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data        85547                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total        85547                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 583452.184211                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 451198.275570                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 451386.636146                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 583452.184211                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 451198.275570                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 451386.636146                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         26657                       # number of replacements
system.l26.tagsinuse                      4095.570682                       # Cycle average of tags in use
system.l26.total_refs                          379924                       # Total number of references to valid blocks.
system.l26.sampled_refs                         30753                       # Sample count of references to valid blocks.
system.l26.avg_refs                         12.354047                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.269240                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     8.664488                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2708.483418                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1341.153536                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009099                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002115                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.661251                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.327430                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        53859                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  53860                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           15221                       # number of Writeback hits
system.l26.Writeback_hits::total                15221                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          150                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        54009                       # number of demand (read+write) hits
system.l26.demand_hits::total                   54010                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        54009                       # number of overall hits
system.l26.overall_hits::total                  54010                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        26617                       # number of ReadReq misses
system.l26.ReadReq_misses::total                26654                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        26618                       # number of demand (read+write) misses
system.l26.demand_misses::total                 26655                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        26618                       # number of overall misses
system.l26.overall_misses::total                26655                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     31176445                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  13947722033                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    13978898478                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       234920                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       234920                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     31176445                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  13947956953                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     13979133398                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     31176445                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  13947956953                       # number of overall miss cycles
system.l26.overall_miss_latency::total    13979133398                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        80476                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              80514                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        15221                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            15221                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          151                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        80627                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               80665                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        80627                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              80665                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.330745                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.331048                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.006623                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.006623                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.330138                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.330441                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.330138                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.330441                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 842606.621622                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 524015.555209                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 524457.810385                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       234920                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       234920                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 842606.621622                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 524004.694305                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 524446.947965                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 842606.621622                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 524004.694305                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 524446.947965                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4580                       # number of writebacks
system.l26.writebacks::total                     4580                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        26617                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           26654                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        26618                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            26655                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        26618                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           26655                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     28516944                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  12035239910                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  12063756854                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       163120                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       163120                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     28516944                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  12035403030                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  12063919974                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     28516944                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  12035403030                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  12063919974                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.330745                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.331048                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.006623                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.006623                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.330138                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.330441                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.330138                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.330441                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 770728.216216                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 452163.651426                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 452605.869813                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       163120                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       163120                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 770728.216216                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 452152.792471                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 452595.009342                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 770728.216216                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 452152.792471                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 452595.009342                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          9632                       # number of replacements
system.l27.tagsinuse                      4095.371316                       # Cycle average of tags in use
system.l27.total_refs                          331333                       # Total number of references to valid blocks.
system.l27.sampled_refs                         13728                       # Sample count of references to valid blocks.
system.l27.avg_refs                         24.135562                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.524449                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.214655                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2585.791899                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1417.840313                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019171                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003226                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.631297                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.346152                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        37756                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  37758                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           11626                       # number of Writeback hits
system.l27.Writeback_hits::total                11626                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          179                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  179                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        37935                       # number of demand (read+write) hits
system.l27.demand_hits::total                   37937                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        37935                       # number of overall hits
system.l27.overall_hits::total                  37937                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           44                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         9586                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 9630                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           44                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         9586                       # number of demand (read+write) misses
system.l27.demand_misses::total                  9630                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           44                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         9586                       # number of overall misses
system.l27.overall_misses::total                 9630                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     39780438                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   4357381575                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     4397162013                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     39780438                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   4357381575                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      4397162013                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     39780438                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   4357381575                       # number of overall miss cycles
system.l27.overall_miss_latency::total     4397162013                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           46                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        47342                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              47388                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        11626                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            11626                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          179                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              179                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           46                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        47521                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               47567                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           46                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        47521                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              47567                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.956522                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.202484                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.203216                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.956522                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.201721                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.202451                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.956522                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.201721                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.202451                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 904100.863636                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 454556.809410                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 456610.800935                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 904100.863636                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 454556.809410                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 456610.800935                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 904100.863636                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 454556.809410                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 456610.800935                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                5122                       # number of writebacks
system.l27.writebacks::total                     5122                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           44                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         9585                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            9629                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           44                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         9585                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             9629                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           44                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         9585                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            9629                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     36621238                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   3667751404                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   3704372642                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     36621238                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   3667751404                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   3704372642                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     36621238                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   3667751404                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   3704372642                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.202463                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.203195                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.956522                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.201700                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.202430                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.956522                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.201700                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.202430                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 832300.863636                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 382655.336881                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 384710.005400                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 832300.863636                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 382655.336881                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 384710.005400                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 832300.863636                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 382655.336881                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 384710.005400                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               560.089116                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013966784                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1801006.721137                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.948114                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.141002                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056007                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.897579                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13934515                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13934515                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13934515                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13934515                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13934515                       # number of overall hits
system.cpu0.icache.overall_hits::total       13934515                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     25472499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25472499                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     25472499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25472499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     25472499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25472499                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13934563                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13934563                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13934563                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13934563                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13934563                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13934563                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 530677.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 530677.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 530677.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 530677.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 530677.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 530677.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     20303323                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20303323                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     20303323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20303323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     20303323                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20303323                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 563981.194444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 563981.194444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 563981.194444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 563981.194444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 563981.194444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 563981.194444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62389                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243195451                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62645                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3882.120696                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.516107                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.483893                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783266                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216734                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20486040                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20486040                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946828                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946828                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9313                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9313                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24432868                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24432868                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24432868                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24432868                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       213037                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       213037                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          395                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          395                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       213432                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        213432                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       213432                       # number of overall misses
system.cpu0.dcache.overall_misses::total       213432                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  48856568182                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  48856568182                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     34123725                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     34123725                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  48890691907                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  48890691907                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  48890691907                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  48890691907                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20699077                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20699077                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24646300                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24646300                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24646300                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24646300                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010292                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010292                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000100                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008660                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008660                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008660                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008660                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 229333.722227                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 229333.722227                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86389.177215                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86389.177215                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 229069.173821                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 229069.173821                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 229069.173821                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 229069.173821                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8260                       # number of writebacks
system.cpu0.dcache.writebacks::total             8260                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       150730                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       150730                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          313                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          313                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       151043                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       151043                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       151043                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       151043                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62307                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62307                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           82                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           82                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62389                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62389                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62389                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62389                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10386534664                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10386534664                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5366936                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5366936                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10391901600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10391901600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10391901600                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10391901600                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002531                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002531                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002531                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002531                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 166699.322131                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 166699.322131                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65450.439024                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65450.439024                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 166566.247255                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 166566.247255                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 166566.247255                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 166566.247255                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               559.840542                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013933180                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1804151.565836                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    33.823494                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.017048                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.054204                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842976                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.897180                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13900911                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13900911                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13900911                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13900911                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13900911                       # number of overall hits
system.cpu1.icache.overall_hits::total       13900911                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     26123899                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     26123899                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     26123899                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     26123899                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     26123899                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     26123899                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13900956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13900956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13900956                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13900956                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13900956                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13900956                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 580531.088889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 580531.088889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 580531.088889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 580531.088889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 580531.088889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 580531.088889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     21877574                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     21877574                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     21877574                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     21877574                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     21877574                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     21877574                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 625073.542857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 625073.542857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 625073.542857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 625073.542857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 625073.542857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 625073.542857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 62282                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               243129363                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 62538                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3887.706083                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.196188                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.803812                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.778110                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.221890                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     20432836                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20432836                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3934013                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3934013                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9275                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9275                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9227                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9227                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     24366849                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        24366849                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     24366849                       # number of overall hits
system.cpu1.dcache.overall_hits::total       24366849                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       212289                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       212289                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          423                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          423                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       212712                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        212712                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       212712                       # number of overall misses
system.cpu1.dcache.overall_misses::total       212712                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  50648381337                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  50648381337                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     36721869                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     36721869                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  50685103206                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  50685103206                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  50685103206                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  50685103206                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     20645125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20645125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3934436                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3934436                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9227                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9227                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     24579561                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     24579561                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     24579561                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     24579561                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010283                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010283                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000108                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000108                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008654                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008654                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008654                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008654                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 238582.222051                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 238582.222051                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86812.929078                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86812.929078                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 238280.412981                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 238280.412981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 238280.412981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 238280.412981                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8236                       # number of writebacks
system.cpu1.dcache.writebacks::total             8236                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       150093                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       150093                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          337                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          337                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       150430                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       150430                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       150430                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       150430                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        62196                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        62196                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           86                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           86                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        62282                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        62282                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        62282                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        62282                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10686376468                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10686376468                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5638543                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5638543                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10692015011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10692015011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10692015011                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10692015011                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002534                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002534                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171817.745000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 171817.745000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65564.453488                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65564.453488                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 171671.028724                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 171671.028724                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 171671.028724                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 171671.028724                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               559.448949                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013985616                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1804244.868327                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.431980                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.016968                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.053577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.842976                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.896553                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13953347                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13953347                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13953347                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13953347                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13953347                       # number of overall hits
system.cpu2.icache.overall_hits::total       13953347                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     24492206                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24492206                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     24492206                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24492206                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     24492206                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24492206                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13953394                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13953394                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13953394                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13953394                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13953394                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13953394                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 521110.765957                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 521110.765957                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 521110.765957                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 521110.765957                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 521110.765957                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 521110.765957                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     19724351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19724351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     19724351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19724351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     19724351                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19724351                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 563552.885714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 563552.885714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 563552.885714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 563552.885714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 563552.885714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 563552.885714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 62480                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               243216135                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 62736                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3876.819290                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   200.073713                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    55.926287                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.781538                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.218462                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     20503308                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20503308                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3950235                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3950235                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9314                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9314                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9266                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9266                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     24453543                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        24453543                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     24453543                       # number of overall hits
system.cpu2.dcache.overall_hits::total       24453543                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       213141                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       213141                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          391                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          391                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       213532                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        213532                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       213532                       # number of overall misses
system.cpu2.dcache.overall_misses::total       213532                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  48019804602                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  48019804602                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     33958959                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     33958959                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  48053763561                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  48053763561                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  48053763561                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  48053763561                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     20716449                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20716449                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3950626                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3950626                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9266                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9266                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     24667075                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     24667075                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     24667075                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     24667075                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010288                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010288                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000099                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008657                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008657                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008657                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008657                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 225295.952454                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 225295.952454                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86851.557545                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86851.557545                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 225042.445914                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 225042.445914                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 225042.445914                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 225042.445914                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8279                       # number of writebacks
system.cpu2.dcache.writebacks::total             8279                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       150742                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       150742                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          309                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          309                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       151051                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       151051                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       151051                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       151051                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        62399                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        62399                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           82                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           82                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        62481                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        62481                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        62481                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        62481                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  10241040632                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10241040632                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5381919                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5381919                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  10246422551                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10246422551                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  10246422551                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10246422551                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002533                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002533                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 164121.871056                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 164121.871056                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65633.158537                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65633.158537                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 163992.614571                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 163992.614571                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 163992.614571                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 163992.614571                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.984415                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1087301962                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2099038.536680                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.984415                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067283                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.828501                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     14166425                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14166425                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     14166425                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14166425                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     14166425                       # number of overall hits
system.cpu3.icache.overall_hits::total       14166425                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     34998077                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     34998077                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     34998077                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     34998077                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     34998077                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     34998077                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     14166481                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14166481                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     14166481                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14166481                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     14166481                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14166481                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 624965.660714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 624965.660714                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 624965.660714                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 624965.660714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 624965.660714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 624965.660714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     30266653                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30266653                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     30266653                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30266653                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     30266653                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30266653                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 703875.651163                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 703875.651163                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 703875.651163                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 703875.651163                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 703875.651163                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 703875.651163                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 47471                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               180200128                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 47727                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3775.643305                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.523065                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.476935                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912199                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087801                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9756333                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9756333                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8212142                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8212142                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        21011                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        21011                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        19773                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        19773                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17968475                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17968475                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17968475                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17968475                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       152067                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       152067                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1050                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1050                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       153117                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        153117                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       153117                       # number of overall misses
system.cpu3.dcache.overall_misses::total       153117                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  28374898587                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  28374898587                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     88398252                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     88398252                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  28463296839                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  28463296839                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  28463296839                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  28463296839                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9908400                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9908400                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8213192                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8213192                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        21011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        21011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        19773                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19773                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18121592                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18121592                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18121592                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18121592                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015347                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015347                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000128                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008449                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008449                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008449                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008449                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 186594.715402                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 186594.715402                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84188.811429                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84188.811429                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 185892.466800                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 185892.466800                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 185892.466800                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 185892.466800                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11610                       # number of writebacks
system.cpu3.dcache.writebacks::total            11610                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       104774                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       104774                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          872                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          872                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       105646                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       105646                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       105646                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       105646                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        47293                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        47293                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          178                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          178                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        47471                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        47471                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47471                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47471                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   7001630600                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7001630600                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     11480036                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11480036                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   7013110636                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7013110636                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   7013110636                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7013110636                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004773                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004773                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002620                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002620                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002620                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002620                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 148047.926754                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 148047.926754                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64494.584270                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64494.584270                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 147734.630322                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 147734.630322                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 147734.630322                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 147734.630322                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     3                       # number of replacements
system.cpu4.icache.tagsinuse               560.515703                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1013952114                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1794605.511504                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    36.229847                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   524.285855                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.058061                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.840202                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.898262                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13919845                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13919845                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13919845                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13919845                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13919845                       # number of overall hits
system.cpu4.icache.overall_hits::total       13919845                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     28107397                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     28107397                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     28107397                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     28107397                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     28107397                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     28107397                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13919894                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13919894                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13919894                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13919894                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13919894                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13919894                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 573620.346939                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 573620.346939                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 573620.346939                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 573620.346939                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 573620.346939                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 573620.346939                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     22559250                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     22559250                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     22559250                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     22559250                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     22559250                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     22559250                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 593664.473684                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 593664.473684                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 593664.473684                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 593664.473684                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 593664.473684                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 593664.473684                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 62373                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               243166365                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 62629                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3882.648054                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   199.652233                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    56.347767                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.779892                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.220108                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     20462616                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       20462616                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3941204                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3941204                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         9289                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         9289                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         9244                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         9244                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     24403820                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        24403820                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     24403820                       # number of overall hits
system.cpu4.dcache.overall_hits::total       24403820                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       212481                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       212481                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          391                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          391                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       212872                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        212872                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       212872                       # number of overall misses
system.cpu4.dcache.overall_misses::total       212872                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  49709335003                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  49709335003                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     33856162                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     33856162                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  49743191165                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  49743191165                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  49743191165                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  49743191165                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     20675097                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     20675097                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3941595                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3941595                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         9289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         9289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         9244                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         9244                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     24616692                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     24616692                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     24616692                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     24616692                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010277                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010277                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000099                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008647                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008647                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008647                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008647                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 233947.199999                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 233947.199999                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86588.649616                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86588.649616                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 233676.534091                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 233676.534091                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 233676.534091                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 233676.534091                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8264                       # number of writebacks
system.cpu4.dcache.writebacks::total             8264                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       150190                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       150190                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          309                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          309                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       150499                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       150499                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       150499                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       150499                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        62291                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        62291                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           82                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           82                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        62373                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        62373                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        62373                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        62373                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  10516119547                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  10516119547                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      5350144                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      5350144                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  10521469691                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  10521469691                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  10521469691                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  10521469691                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002534                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002534                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 168822.455042                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 168822.455042                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65245.658537                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65245.658537                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 168686.285588                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 168686.285588                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 168686.285588                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 168686.285588                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               528.129548                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1092850997                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2065880.901701                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.129548                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061105                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.846361                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     13664520                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13664520                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     13664520                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13664520                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     13664520                       # number of overall hits
system.cpu5.icache.overall_hits::total       13664520                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           56                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           56                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           56                       # number of overall misses
system.cpu5.icache.overall_misses::total           56                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     31502300                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     31502300                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     31502300                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     31502300                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     31502300                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     31502300                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     13664576                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13664576                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     13664576                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13664576                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     13664576                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13664576                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 562541.071429                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 562541.071429                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 562541.071429                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 562541.071429                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 562541.071429                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 562541.071429                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           17                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           17                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     25295029                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     25295029                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     25295029                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     25295029                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     25295029                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     25295029                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 648590.487179                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 648590.487179                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 648590.487179                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 648590.487179                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 648590.487179                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 648590.487179                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 80710                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               194490052                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 80966                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2402.120050                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.361911                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.638089                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.915476                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.084524                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9477092                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9477092                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7853174                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7853174                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        21800                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        21800                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        18320                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        18320                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17330266                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17330266                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17330266                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17330266                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       207423                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       207423                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          925                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          925                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       208348                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        208348                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       208348                       # number of overall misses
system.cpu5.dcache.overall_misses::total       208348                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  47770339428                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  47770339428                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     78686468                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     78686468                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  47849025896                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  47849025896                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  47849025896                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  47849025896                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9684515                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9684515                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7854099                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7854099                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        21800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        21800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        18320                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18320                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17538614                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17538614                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     17538614                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17538614                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021418                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021418                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000118                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011879                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011879                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011879                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011879                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 230303.965462                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 230303.965462                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85066.451892                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85066.451892                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 229659.156296                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 229659.156296                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 229659.156296                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 229659.156296                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        15215                       # number of writebacks
system.cpu5.dcache.writebacks::total            15215                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       126864                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       126864                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          774                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          774                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       127638                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       127638                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       127638                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       127638                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        80559                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        80559                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          151                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        80710                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        80710                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        80710                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        80710                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  17697296930                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  17697296930                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9910763                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9910763                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  17707207693                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  17707207693                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  17707207693                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  17707207693                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008318                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008318                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004602                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004602                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004602                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004602                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 219681.189315                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 219681.189315                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65634.192053                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65634.192053                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 219392.983435                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 219392.983435                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 219392.983435                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 219392.983435                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               527.083617                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1092847828                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2069787.553030                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.083617                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.059429                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.844685                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13661351                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13661351                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13661351                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13661351                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13661351                       # number of overall hits
system.cpu6.icache.overall_hits::total       13661351                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     47636660                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     47636660                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     47636660                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     47636660                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     47636660                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     47636660                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13661405                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13661405                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13661405                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13661405                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13661405                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13661405                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 882160.370370                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 882160.370370                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 882160.370370                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 882160.370370                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 882160.370370                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 882160.370370                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           16                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           16                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     31599149                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     31599149                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     31599149                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     31599149                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     31599149                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     31599149                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 831556.552632                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 831556.552632                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 831556.552632                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 831556.552632                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 831556.552632                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 831556.552632                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 80627                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               194474205                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 80883                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2404.389118                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.361506                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.638494                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915475                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084525                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9468203                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9468203                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7846098                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7846098                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        21932                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        21932                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18306                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18306                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17314301                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17314301                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17314301                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17314301                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       207177                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       207177                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          920                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          920                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       208097                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        208097                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       208097                       # number of overall misses
system.cpu6.dcache.overall_misses::total       208097                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  47707422138                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  47707422138                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     78751972                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     78751972                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  47786174110                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  47786174110                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  47786174110                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  47786174110                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9675380                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9675380                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7847018                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7847018                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        21932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        21932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18306                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18306                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17522398                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17522398                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17522398                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17522398                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021413                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021413                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000117                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011876                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011876                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011876                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011876                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 230273.737616                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 230273.737616                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85599.969565                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85599.969565                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 229634.132688                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 229634.132688                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 229634.132688                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 229634.132688                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        15221                       # number of writebacks
system.cpu6.dcache.writebacks::total            15221                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       126701                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       126701                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          769                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          769                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       127470                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       127470                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       127470                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       127470                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        80476                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        80476                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          151                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        80627                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        80627                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        80627                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        80627                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  17705450890                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  17705450890                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10007140                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10007140                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  17715458030                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  17715458030                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  17715458030                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  17715458030                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008318                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008318                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004601                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004601                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004601                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004601                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 220009.082087                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 220009.082087                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66272.450331                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66272.450331                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 219721.160777                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 219721.160777                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 219721.160777                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 219721.160777                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.889759                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1087313132                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2086973.381958                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    44.889759                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.071939                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.833157                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     14177595                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       14177595                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     14177595                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        14177595                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     14177595                       # number of overall hits
system.cpu7.icache.overall_hits::total       14177595                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           57                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           57                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           57                       # number of overall misses
system.cpu7.icache.overall_misses::total           57                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     46746647                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     46746647                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     46746647                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     46746647                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     46746647                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     46746647                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     14177652                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     14177652                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     14177652                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     14177652                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     14177652                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     14177652                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 820116.614035                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 820116.614035                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 820116.614035                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 820116.614035                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 820116.614035                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 820116.614035                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           46                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           46                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           46                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     40327560                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     40327560                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     40327560                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     40327560                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     40327560                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     40327560                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 876686.086957                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 876686.086957                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 876686.086957                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 876686.086957                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 876686.086957                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 876686.086957                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 47521                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               180223737                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 47777                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3772.186136                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.522537                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.477463                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912197                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087803                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9769467                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9769467                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      8222576                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       8222576                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        21027                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        21027                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        19798                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        19798                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17992043                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17992043                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17992043                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17992043                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       152092                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       152092                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         1062                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1062                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       153154                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        153154                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       153154                       # number of overall misses
system.cpu7.dcache.overall_misses::total       153154                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  27952638531                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  27952638531                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     89470105                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     89470105                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  28042108636                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  28042108636                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  28042108636                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  28042108636                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9921559                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9921559                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      8223638                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      8223638                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        21027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        21027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        19798                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        19798                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     18145197                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     18145197                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     18145197                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     18145197                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015329                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015329                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000129                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008440                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008440                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008440                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008440                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 183787.697782                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 183787.697782                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84246.803202                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84246.803202                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 183097.461614                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 183097.461614                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 183097.461614                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 183097.461614                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        11626                       # number of writebacks
system.cpu7.dcache.writebacks::total            11626                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       104750                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       104750                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          883                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          883                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       105633                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       105633                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       105633                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       105633                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        47342                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        47342                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          179                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          179                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        47521                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        47521                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        47521                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        47521                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6898495178                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6898495178                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     11551498                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     11551498                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6910046676                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6910046676                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6910046676                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6910046676                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004772                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004772                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002619                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002619                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002619                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002619                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 145716.175447                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 145716.175447                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64533.508380                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64533.508380                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 145410.380169                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 145410.380169                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 145410.380169                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 145410.380169                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
