INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/semester_project.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pwm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/semester_project.srcs/sources_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_wrapper'
