 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 18:14:05 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          3.04
  Critical Path Slack:          -1.82
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -1841.68
  No. of Violating Paths:     1117.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               7955
  Buf/Inv Cell Count:            1440
  Buf Cell Count:                 115
  Inv Cell Count:                1325
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6763
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    32860.264970
  Noncombinational Area: 24194.440071
  Buf/Inv Area:           6067.068659
  Total Buffer Area:           730.70
  Total Inverter Area:        5336.37
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             57054.705041
  Design Area:           57054.705041


  Design Rules
  -----------------------------------
  Total Number of Nets:          7969
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                 29.31
  Mapping Optimization:               36.91
  -----------------------------------------
  Overall Compile Time:               81.50
  Overall Compile Wall Clock Time:    83.04

  --------------------------------------------------------------------

  Design  WNS: 1.82  TNS: 1841.68  Number of Violating Paths: 1117


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
