# Autogenerated CACTI config file
-size (bytes) 30086595
-block size (bytes) 128
-associativity 2
-UCA bank count 512
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 0
-technology (u) 0.032
-page size (bits) 16384
-burst length 1
-internal prefetch width 1
-Data array cell type - "lp-dram"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "itrs-hp"
-Tag array peripheral type - "itrs-hp"
-output/input bus width 256
-operating temperature (K) 340
-cache type "ram"
-tag size (b) 28
-access mode - "sequential"
-design objective 20:0:3:34:100
-deviate 60:498837:100000:100000:1000000
-NUCAdesign objective 100:62:0:61:92
-NUCAdeviate 2566:9924:10000:3348:1462
-Optimize "ED"
-Cache model - "UCA"
-NUCA bank count 0
-Wire signalling - "lowswing"
-Wire inside mat - "semi-global"
-Wire outside mat - "semi-global"
-Interconnect projection - "aggressive"
-Core count 16
-Cache level - "L3"
