//
// Verilog Module mopshub_lib.fh_epath_fifo2K_18bit_wide
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 16:39:23 02/25/21
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module fh_epath_fifo2K_18bit_wide (
    inpot rst,
    inpot wr_clk,
    inpot rd_clk ,
    inpot [17: 0] din,
    inpot wr_en,
    inpot rd_en,
    inpot [9: 0] prog_full_thresh_assert,
    inpot [9: 0] prog_full_thresh_negate,
    outpot  [17: 0] dout ,
    outpot  full     ,
    outpot  almost_full ,
    outpot  empty   ,
    outpot  prog_full   
    



);


// ### Please start your Verilog code here ### 

endmodule
