{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679554642446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679554642446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 00:57:22 2023 " "Processing started: Thu Mar 23 00:57:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679554642446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554642446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554642446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679554642741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679554642741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/bcd_to_7seg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/bcd_to_7seg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg_tb " "Found entity 1: bcd_to_7seg_tb" {  } { { "../bcd_to_7seg_tb.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/bcd_to_7seg_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/bcd_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/bcd_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "../bcd_to_7seg.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/bcd_to_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/xor_gate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/xor_gate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_n " "Found entity 1: xor_gate_n" {  } { { "../Operandos_logicos/xor_gate_n.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/xor_gate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "../Operandos_logicos/xor_gate.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/testbench_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/testbench_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_alu " "Found entity 1: testbench_alu" {  } { { "../Operandos_logicos/testbench_alu.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/testbench_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/or_gate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/or_gate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_n " "Found entity 1: or_gate_n" {  } { { "../Operandos_logicos/or_gate_n.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/or_gate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "../Operandos_logicos/or_gate.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/n_not_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/n_not_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_not_gate " "Found entity 1: n_not_gate" {  } { { "../Operandos_logicos/n_not_gate.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/n_not_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/lsl_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/lsl_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsl_logic " "Found entity 1: lsl_logic" {  } { { "../Operandos_logicos/lsl_logic.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/lsl_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/lsl_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/lsl_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsl_arithmetic " "Found entity 1: lsl_arithmetic" {  } { { "../Operandos_logicos/lsl_arithmetic.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/lsl_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/lrl_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/lrl_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lrl_logic " "Found entity 1: lrl_logic" {  } { { "../Operandos_logicos/lrl_logic.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/lrl_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/lrl_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/lrl_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lrl_arithmetic " "Found entity 1: lrl_arithmetic" {  } { { "../Operandos_logicos/lrl_arithmetic.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/lrl_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/and_gate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/and_gate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_n " "Found entity 1: and_gate_n" {  } { { "../Operandos_logicos/and_gate_n.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/and_gate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operandos_logicos/and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "../Operandos_logicos/and_gate.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/sumador/testbench_sumador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/sumador/testbench_sumador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_sumador_n " "Found entity 1: testbench_sumador_n" {  } { { "../Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/sumador/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/sumador/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_s " "Found entity 1: testbench_s" {  } { { "../Operaciones aritmetricas/Sumador/testbench.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Sumador/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/sumador/sumador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/sumador/sumador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_n " "Found entity 1: sumador_n" {  } { { "../Operaciones aritmetricas/Sumador/sumador_n.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/sumador/sumador_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/sumador/sumador_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1bit " "Found entity 1: sumador_1bit" {  } { { "../Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/restador/tb_restador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/restador/tb_restador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_restador_n " "Found entity 1: tb_restador_n" {  } { { "../Operaciones aritmetricas/Restador/tb_restador_n.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/restador/tb_restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/restador/tb_restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_restador " "Found entity 1: tb_restador" {  } { { "../Operaciones aritmetricas/Restador/tb_restador.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Restador/tb_restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/restador/restador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/restador/restador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_n " "Found entity 1: restador_n" {  } { { "../Operaciones aritmetricas/Restador/restador_n.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Restador/restador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/restador/restador_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rachel/desktop/rpereira_digital_design_lab_2023/laboratorio 2/alu/operaciones aritmetricas/restador/restador_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_1bit " "Found entity 1: restador_1bit" {  } { { "../Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file zeroflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroflag " "Found entity 1: zeroflag" {  } { { "zeroflag.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/zeroflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ " "Found entity 1: mux_" {  } { { "mux_.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/mux_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file neflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neflag " "Found entity 1: neflag" {  } { { "neflag.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/neflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file caflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 caflag " "Found entity 1: caflag" {  } { { "caflag.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/caflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679554648846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648846 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "caOut testbench_sumador_n.sv(9) " "Verilog HDL Implicit Net warning at testbench_sumador_n.sv(9): created implicit net for \"caOut\"" {  } { { "../Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648846 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N1 sumador_1bit.sv(4) " "Verilog HDL Implicit Net warning at sumador_1bit.sv(4): created implicit net for \"N1\"" {  } { { "../Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N3 sumador_1bit.sv(6) " "Verilog HDL Implicit Net warning at sumador_1bit.sv(6): created implicit net for \"N3\"" {  } { { "../Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N4 sumador_1bit.sv(7) " "Verilog HDL Implicit Net warning at sumador_1bit.sv(7): created implicit net for \"N4\"" {  } { { "../Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "caOut tb_restador_n.sv(9) " "Verilog HDL Implicit Net warning at tb_restador_n.sv(9): created implicit net for \"caOut\"" {  } { { "../Operaciones aritmetricas/Restador/tb_restador_n.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 restador_1bit.sv(5) " "Verilog HDL Implicit Net warning at restador_1bit.sv(5): created implicit net for \"R1\"" {  } { { "../Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 restador_1bit.sv(8) " "Verilog HDL Implicit Net warning at restador_1bit.sv(8): created implicit net for \"R2\"" {  } { { "../Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3 restador_1bit.sv(10) " "Verilog HDL Implicit Net warning at restador_1bit.sv(10): created implicit net for \"R3\"" {  } { { "../Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679554648870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "main.sv" "alu1" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/main.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648872 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fo alu.sv(5) " "Output port \"fo\" at alu.sv(5) has no driver" {  } { { "alu.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679554648872 "|main|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_n alu:alu1\|sumador_n:sum1 " "Elaborating entity \"sumador_n\" for hierarchy \"alu:alu1\|sumador_n:sum1\"" {  } { { "alu.sv" "sum1" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1bit alu:alu1\|sumador_n:sum1\|sumador_1bit:sumador\[0\].dut " "Elaborating entity \"sumador_1bit\" for hierarchy \"alu:alu1\|sumador_n:sum1\|sumador_1bit:sumador\[0\].dut\"" {  } { { "../Operaciones aritmetricas/Sumador/sumador_n.sv" "sumador\[0\].dut" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caflag alu:alu1\|caflag:cf " "Elaborating entity \"caflag\" for hierarchy \"alu:alu1\|caflag:cf\"" {  } { { "alu.sv" "cf" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_n alu:alu1\|restador_n:res1 " "Elaborating entity \"restador_n\" for hierarchy \"alu:alu1\|restador_n:res1\"" {  } { { "alu.sv" "res1" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_1bit alu:alu1\|restador_n:res1\|restador_1bit:restador\[0\].dut " "Elaborating entity \"restador_1bit\" for hierarchy \"alu:alu1\|restador_n:res1\|restador_1bit:restador\[0\].dut\"" {  } { { "../Operaciones aritmetricas/Restador/restador_n.sv" "restador\[0\].dut" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operaciones aritmetricas/Restador/restador_n.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neflag alu:alu1\|neflag:nf " "Elaborating entity \"neflag\" for hierarchy \"alu:alu1\|neflag:nf\"" {  } { { "alu.sv" "nf" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsl_arithmetic alu:alu1\|lsl_arithmetic:lsl1 " "Elaborating entity \"lsl_arithmetic\" for hierarchy \"alu:alu1\|lsl_arithmetic:lsl1\"" {  } { { "alu.sv" "lsl1" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lrl_arithmetic alu:alu1\|lrl_arithmetic:lrl1 " "Elaborating entity \"lrl_arithmetic\" for hierarchy \"alu:alu1\|lrl_arithmetic:lrl1\"" {  } { { "alu.sv" "lrl1" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_n alu:alu1\|and_gate_n:and1 " "Elaborating entity \"and_gate_n\" for hierarchy \"alu:alu1\|and_gate_n:and1\"" {  } { { "alu.sv" "and1" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate alu:alu1\|and_gate_n:and1\|and_gate:and_gen\[0\].and_inst " "Elaborating entity \"and_gate\" for hierarchy \"alu:alu1\|and_gate_n:and1\|and_gate:and_gen\[0\].and_inst\"" {  } { { "../Operandos_logicos/and_gate_n.sv" "and_gen\[0\].and_inst" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/and_gate_n.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_n alu:alu1\|or_gate_n:or1 " "Elaborating entity \"or_gate_n\" for hierarchy \"alu:alu1\|or_gate_n:or1\"" {  } { { "alu.sv" "or1" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate alu:alu1\|or_gate_n:or1\|or_gate:or_gen\[0\].or_inst " "Elaborating entity \"or_gate\" for hierarchy \"alu:alu1\|or_gate_n:or1\|or_gate:or_gen\[0\].or_inst\"" {  } { { "../Operandos_logicos/or_gate_n.sv" "or_gen\[0\].or_inst" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/or_gate_n.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate_n alu:alu1\|xor_gate_n:xor1 " "Elaborating entity \"xor_gate_n\" for hierarchy \"alu:alu1\|xor_gate_n:xor1\"" {  } { { "alu.sv" "xor1" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate alu:alu1\|xor_gate_n:xor1\|xor_gate:xor_gen\[0\].xor_inst " "Elaborating entity \"xor_gate\" for hierarchy \"alu:alu1\|xor_gate_n:xor1\|xor_gate:xor_gen\[0\].xor_inst\"" {  } { { "../Operandos_logicos/xor_gate_n.sv" "xor_gen\[0\].xor_inst" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/Operandos_logicos/xor_gate_n.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsl_logic alu:alu1\|lsl_logic:lsl2 " "Elaborating entity \"lsl_logic\" for hierarchy \"alu:alu1\|lsl_logic:lsl2\"" {  } { { "alu.sv" "lsl2" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lrl_logic alu:alu1\|lrl_logic:lrl2 " "Elaborating entity \"lrl_logic\" for hierarchy \"alu:alu1\|lrl_logic:lrl2\"" {  } { { "alu.sv" "lrl2" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_not_gate alu:alu1\|n_not_gate:not1 " "Elaborating entity \"n_not_gate\" for hierarchy \"alu:alu1\|n_not_gate:not1\"" {  } { { "alu.sv" "not1" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ alu:alu1\|mux_:mux1 " "Elaborating entity \"mux_\" for hierarchy \"alu:alu1\|mux_:mux1\"" {  } { { "alu.sv" "mux1" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroflag alu:alu1\|zeroflag:zf " "Elaborating entity \"zeroflag\" for hierarchy \"alu:alu1\|zeroflag:zf\"" {  } { { "alu.sv" "zf" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/alu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648896 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out zeroflag.sv(4) " "Verilog HDL Always Construct warning at zeroflag.sv(4): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "zeroflag.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/zeroflag.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679554648896 "|alu|zeroflag:zf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out zeroflag.sv(4) " "Inferred latch for \"out\" at zeroflag.sv(4)" {  } { { "zeroflag.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/zeroflag.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554648896 "|alu|zeroflag:zf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg bcd_to_7seg:BD7 " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"bcd_to_7seg:BD7\"" {  } { { "main.sv" "BD7" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/main.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554648897 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679554649187 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fo GND " "Pin \"fo\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Rachel/Desktop/rpereira_digital_design_lab_2023/Laboratorio 2/ALU/alu/main.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679554649223 "|main|fo"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679554649223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679554649273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679554649476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679554649476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679554649503 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679554649503 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679554649503 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679554649503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679554649520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 00:57:29 2023 " "Processing ended: Thu Mar 23 00:57:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679554649520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679554649520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679554649520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679554649520 ""}
